<!DOCTYPE html>
<html lang="en" data-bs-theme="light">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        
        <meta name="author" content="RSP">
        <link rel="canonical" href="https://iot-kmutnb.github.io/blogs/teaching/digital_logic_lab_2025-1/lab_sheet-2/">
        <link rel="shortcut icon" href="../../../img/favicon.ico">
        <title>Lab Sheet 2 - IoT Engineering Education</title>
        <link href="../../../css/bootstrap.min.css" rel="stylesheet">
        <link href="../../../css/fontawesome.min.css" rel="stylesheet">
        <link href="../../../css/brands.min.css" rel="stylesheet">
        <link href="../../../css/solid.min.css" rel="stylesheet">
        <link href="../../../css/v4-font-face.min.css" rel="stylesheet">
        <link href="../../../css/base.css" rel="stylesheet">
        <link id="hljs-light" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" >
        <link id="hljs-dark" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github-dark.min.css" disabled>
        <link href="../../../css/extra.css" rel="stylesheet">
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/yaml.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/c.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/cpp.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/arduino.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/python.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/javascript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/typescript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/json.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/rust.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/vhdl.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/verilog.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/bash.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/text.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/plaintext.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/matlab.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/julia.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/go.min.js"></script>
        <script>hljs.highlightAll();</script>
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-966FQ6RN6W"></script>
        <script>
          window.dataLayer = window.dataLayer || [];
          function gtag(){dataLayer.push(arguments);}
          gtag('js', new Date());

          gtag('config', "G-966FQ6RN6W");
        </script> 
    </head>

    <body>
        <div class="navbar fixed-top navbar-expand-lg navbar-dark bg-primary">
            <div class="container">
                <a class="navbar-brand" href="../../..">IoT Engineering Education</a>
                <!-- Expander button -->
                <button type="button" class="navbar-toggler" data-bs-toggle="collapse" data-bs-target="#navbar-collapse" aria-controls="navbar-collapse" aria-expanded="false" aria-label="Toggle navigation">
                    <span class="navbar-toggler-icon"></span>
                </button>

                <!-- Expanded navigation -->
                <div id="navbar-collapse" class="navbar-collapse collapse">
                        <!-- Main navigation -->
                        <ul class="nav navbar-nav">
                            <li class="nav-item">
                                <a href="../../.." class="nav-link">Home</a>
                            </li>
                            <li class="nav-item">
                                <a href="../../../about/" class="nav-link">About</a>
                            </li>
                        </ul>

                    <ul class="nav navbar-nav ms-md-auto">
                        <li class="nav-item">
                            <a href="#" class="nav-link" data-bs-toggle="modal" data-bs-target="#mkdocs_search_modal">
                                <i class="fa fa-search"></i> Search
                            </a>
                        </li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="container">
            <div class="row">
                    <div class="col-md-3"><div class="navbar-expand-md bs-sidebar hidden-print affix" role="complementary">
    <div class="navbar-header">
        <button type="button" class="navbar-toggler collapsed" data-bs-toggle="collapse" data-bs-target="#toc-collapse" title="Table of Contents">
            <span class="fa fa-angle-down"></span>
        </button>
    </div>

    
    <div id="toc-collapse" class="navbar-collapse collapse card bg-body-tertiary">
        <ul class="nav flex-column">
            
            <li class="nav-item" data-bs-level="1"><a href="#lab-sheet-2" class="nav-link">Lab Sheet 2</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="2"><a href="#lab-1-combinational-logic-circuits-using-slide-switches-and-leds-as-io-devices" class="nav-link">Lab 1: Combinational Logic Circuits Using Slide Switches and LEDs as I/O Devices</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#hardware-required" class="nav-link">Hardware Required</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure" class="nav-link">Lab Procedure</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-11-inverting-io-buffers" class="nav-link">Lab 1.1: Inverting I/O Buffers</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#post-lab-questions-for-lab-11" class="nav-link">Post-Lab Questions for Lab 1.1</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-12-priority-encoder" class="nav-link">Lab 1.2: Priority Encoder</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#post-lab-questions-for-lab-12" class="nav-link">Post-Lab Questions for Lab 1.2</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-13-4b-to-10b-decoder" class="nav-link">Lab 1.3: 4b-to-10b Decoder</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#post-lab-questions-for-lab-13" class="nav-link">Post-Lab Questions for Lab 1.3</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-2-combinational-logic-circuits-using-push-buttons-and-7-segment-displays-as-io-devices" class="nav-link">Lab 2: Combinational Logic Circuits Using Push Buttons and 7-Segment Displays as I/O Devices</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective_1" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure_1" class="nav-link">Lab Procedure</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-3-binary-to-gray-code-conversion-vhdl-simulation" class="nav-link">Lab 3: Binary-to-Gray Code Conversion &amp; VHDL Simulation</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective_2" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#binary-to-gray-code-converter" class="nav-link">Binary-to-Gray Code Converter</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure_2" class="nav-link">Lab Procedure:</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
              </ul>
            </li>
        </ul>
    </div>
</div></div>
                    <div class="col-md-9" role="main">

<h1 id="lab-sheet-2"><strong>Lab Sheet 2</strong><a class="headerlink" href="#lab-sheet-2" title="Permanent link">#</a></h1>
<p>This lab sheet contains the following lab activities:</p>
<ul>
<li><a href="#lab-1-combinational-logic-circuits-using-slide-switches-and-leds-as-io-devices"><strong>Lab 1: Combinational Logic Circuits Using Slide Switches and LEDs as I/O Devices</strong></a><ul>
<li><a href="#lab-11-inverting-io-buffers"><strong>Lab 1.1: Inverting I/O Buffers</strong></a></li>
<li><a href="#lab-12-priority-encoder"><strong>Lab 1.2: Priority Encoder</strong></a></li>
<li><a href="#lab-13-4b-to-10b-decoder"><strong>Lab 1.3: 4b-to-10b Decoder</strong></a></li>
</ul>
</li>
<li><a href="#lab-2-combinational-logic-circuits-using-push-buttons-and-7-segment-displays-as-io-devices"><strong>Lab 2: Combinational Logic Circuits Using Push Buttons, 7-Segment Displays as I/O Devices</strong></a></li>
<li><a href="#lab-3-binary-to-gray-code-conversion-vhdl-simulation"><strong>Lab 3: Binary-to-Gray Code Conversion &amp; VHDL Simulation</strong></a></li>
</ul>
<hr />
<h2 id="lab-1-combinational-logic-circuits-using-slide-switches-and-leds-as-io-devices"><strong>Lab 1: Combinational Logic Circuits Using Slide Switches and LEDs as I/O Devices</strong><a class="headerlink" href="#lab-1-combinational-logic-circuits-using-slide-switches-and-leds-as-io-devices" title="Permanent link">#</a></h2>
<h3 id="objective"><strong>Objective</strong><a class="headerlink" href="#objective" title="Permanent link">#</a></h3>
<ul>
<li>Understand how combinational logic circuits can be implemented
using <strong>VHDL</strong> and tested on the <strong>Intel DE10-Lite FPGA board</strong>
using an array of <strong>slide switches</strong> and <strong>LEDs</strong>.</li>
</ul>
<h3 id="hardware-required"><strong>Hardware Required</strong><a class="headerlink" href="#hardware-required" title="Permanent link">#</a></h3>
<ul>
<li><strong>Intel DE10-Lite FPGA board</strong> (with a USB cable)</li>
<li>Computer with USB ports + <strong>Intel Quartus Prime Lite</strong> (installed)</li>
</ul>
<h3 id="lab-procedure"><strong>Lab Procedure</strong><a class="headerlink" href="#lab-procedure" title="Permanent link">#</a></h3>
<ol>
<li>
<p><strong>Setting up a Quartus project:</strong> </p>
<ul>
<li>Open the <strong>Intel Quartus Prime Lite</strong> software.</li>
<li>Create a new FPGA design project for the <strong>Intel DE10-Lite FPGA board</strong>, using <strong>VHDL</strong> as the design entry method.</li>
<li>Ensure that the correct FPGA device is selected during project setup.</li>
<li>Ensure the name of the top-level design entity is specified correctly in the project.</li>
<li>Use the provided FPGA pin assignments by importing the provided <code>.tcl</code> file.</li>
</ul>
</li>
<li>
<p><strong>Analyzing VHDL code:</strong> </p>
<ul>
<li>Analyze the provided <strong>VHDL-2008</strong> code listings for <strong>Labs 1.1 to 1.3</strong>, which demonstrate how to model basic combinational logic circuits such as inverting I/Os, a priority encoder, and a decoder. </li>
<li>Compare the different implementations of the same design entity named <code>top</code>.</li>
</ul>
</li>
<li>
<p><strong>Compiling and uploading the bitstream to the FPGA:</strong> </p>
<ul>
<li>Try the given code, complete the compilation process, and upload the bitstream to the target FPGA.</li>
</ul>
</li>
<li>
<p><strong>Testing the behavior using slide switches and LEDs:</strong> </p>
<ul>
<li>Test the uploaded FPGA design by toggling the slide switches and observing the status of the LEDs on the FPGA board.</li>
<li>Describe the relationship between the positions of the slide switches and the status of the LEDs.</li>
</ul>
</li>
</ol>
<hr />
<h2 id="lab-11-inverting-io-buffers"><strong>Lab 1.1: Inverting I/O Buffers</strong><a class="headerlink" href="#lab-11-inverting-io-buffers" title="Permanent link">#</a></h2>
<p>The following is the VHDL code listing for the top-level design entity (named <code>top</code>).</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- Define the entity &quot;top&quot;
ENTITY top IS
    GENERIC (
        WIDTH : INTEGER := 10 -- Set default width of the input/output vectors
    );
    PORT (
        SW   : IN  STD_LOGIC_VECTOR(WIDTH - 1 DOWNTO 0); -- Input switches
        LEDS : OUT STD_LOGIC_VECTOR(WIDTH - 1 DOWNTO 0)  -- Output LEDs
    );
END ENTITY top;
</code></pre>
<p>There are three implementations of the architecture using different modeling styles:</p>
<ul>
<li>Behavioral implementation using a process block</li>
<li>Concurrent signal assignment implementation (dataflow style)</li>
<li>Loop implementation with a for-generate block</li>
</ul>
<p>&nbsp;</p>
<p><strong>Implementation 1:</strong></p>
<pre><code class="language-VHDL">-- Dataflow architecture implementation 
ARCHITECTURE dataflow OF top IS
BEGIN
    -- Use a concurrent signal assignment
    LEDS &lt;= NOT SW; -- Assign switch values (inverted) to LEDs
END dataflow;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 2:</strong></p>
<pre><code class="language-VHDL">-- Behavioral architecture implementation
architecture behavioral of top is
begin
  -- Process block to assign input switch values to output LEDs
  process (SW)
  begin
     LEDS &lt;= NOT SW; -- Assign inverted switch values to LEDs
  end process;
end behavioral;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 3:</strong></p>
<pre><code class="language-VHDL">-- Generate-loop implementation
architecture dataflow of top is
begin
  -- Use a for-generate block
  GEN_LOOP: for i in 0 to WIDTH-1 generate
    LEDS(i) &lt;= NOT SW(i);
  end generate GEN_LOOP;
end dataflow;
</code></pre>
<p>&nbsp;</p>
<p>The following <strong>Tcl</strong> file specifies the pin assignments
for the onboard slide switches and LEDs:</p>
<pre><code class="language-tcl">#============================================================
# Slide Switches
#============================================================

set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[7]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[8]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to SW[9]
set_location_assignment PIN_C10 -to SW[0]
set_location_assignment PIN_C11 -to SW[1]
set_location_assignment PIN_D12 -to SW[2]
set_location_assignment PIN_C12 -to SW[3]
set_location_assignment PIN_A12 -to SW[4]
set_location_assignment PIN_B12 -to SW[5]
set_location_assignment PIN_A13 -to SW[6]
set_location_assignment PIN_A14 -to SW[7]
set_location_assignment PIN_B14 -to SW[8]
set_location_assignment PIN_F15 -to SW[9]

#============================================================
# LEDs
#============================================================
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[7]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[8]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[9]
set_location_assignment PIN_A8  -to LEDS[0]
set_location_assignment PIN_A9  -to LEDS[1]
set_location_assignment PIN_A10 -to LEDS[2]
set_location_assignment PIN_B10 -to LEDS[3]
set_location_assignment PIN_D13 -to LEDS[4]
set_location_assignment PIN_C13 -to LEDS[5]
set_location_assignment PIN_E14 -to LEDS[6]
set_location_assignment PIN_D14 -to LEDS[7]
set_location_assignment PIN_A11 -to LEDS[8]
set_location_assignment PIN_B11 -to LEDS[9]
#============================================================
</code></pre>
<p>&nbsp;</p>
<hr />
<h2 id="post-lab-questions-for-lab-11"><strong>Post-Lab Questions for Lab 1.1</strong><a class="headerlink" href="#post-lab-questions-for-lab-11" title="Permanent link">#</a></h2>
<ol>
<li>
<p>Compare the different VHDL architectures implemented in <strong>Lab 1.1</strong>. After testing the design on the FPGA board, do they produce the same behavior?</p>
</li>
<li>
<p>How does changing the position of a slide switch affect the corresponding LED in the design? Explain the expected behavior.</p>
</li>
<li>
<p>What role does the <code>WIDTH</code> generic play in the design? </p>
</li>
<li>
<p>Explain the purpose of the <strong>Tcl</strong> file used in this lab. What would happen if incorrect pin assignments or I/O standards were used?</p>
</li>
</ol>
<hr />
<h2 id="lab-12-priority-encoder"><strong>Lab 1.2: Priority Encoder</strong><a class="headerlink" href="#lab-12-priority-encoder" title="Permanent link">#</a></h2>
<p>The following is the VHDL code listing for the top-level design entity (named <code>top</code>).</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

-- Define the top-level design entity
ENTITY top IS
    GENERIC (
        WIDTH : INTEGER := 10 -- Set default width of slide switches/LEDs
    );
    PORT (
        SW   : IN  STD_LOGIC_VECTOR(WIDTH - 1 DOWNTO 0); -- Input switches
        LEDS : OUT STD_LOGIC_VECTOR(WIDTH - 1 DOWNTO 0)  -- Output LEDs
    );
END ENTITY top;
</code></pre>
<p>&nbsp;</p>
<p>There are five implementations of the architecture using different modeling styles:</p>
<p><strong>Implementation 1: Behavioral Style</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE behave OF top IS
    SIGNAL result : STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
    -- A priority encoder using a process block with explicit conditions
    PROCESS (SW)
    BEGIN
        IF SW(9) = '1' THEN
            result &lt;= &quot;1001&quot;;
        ELSIF SW(8) = '1' THEN
            result &lt;= &quot;1000&quot;;
        ELSIF SW(7) = '1' THEN
            result &lt;= &quot;0111&quot;;
        ELSIF SW(6) = '1' THEN
            result &lt;= &quot;0110&quot;;
        ELSIF SW(5) = '1' THEN
            result &lt;= &quot;0101&quot;;
        ELSIF SW(4) = '1' THEN
            result &lt;= &quot;0100&quot;;
        ELSIF SW(3) = '1' THEN
            result &lt;= &quot;0011&quot;;
        ELSIF SW(2) = '1' THEN
            result &lt;= &quot;0010&quot;;
        ELSIF SW(1) = '1' THEN
            result &lt;= &quot;0001&quot;;
        ELSE
            result &lt;= &quot;0000&quot;; -- or invalid
        END IF;
    END PROCESS;

    LEDS(WIDTH-1 DOWNTO result'length) &lt;= (OTHERS =&gt; '0');
    LEDS(result'length-1 DOWNTO 0) &lt;= result;

END behave;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 2: Dataflow Style</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE dataflow OF top IS
    CONSTANT NUM_BITS : INTEGER := 4;
    SIGNAL result : INTEGER;
BEGIN
     -- Priority encoder using selected signal assignment
    result &lt;= 9 WHEN SW(9) = '1' ELSE
              8 WHEN SW(8) = '1' ELSE
              7 WHEN SW(7) = '1' ELSE
              6 WHEN SW(6) = '1' ELSE
              5 WHEN SW(5) = '1' ELSE
              4 WHEN SW(4) = '1' ELSE
              3 WHEN SW(3) = '1' ELSE
              2 WHEN SW(2) = '1' ELSE
              1 WHEN SW(1) = '1' ELSE
              0;

    -- Use a concurrent signal assignment to assign values to LEDs
    LEDS(WIDTH-1 DOWNTO NUM_BITS) &lt;= (OTHERS =&gt; '0');
    LEDS(NUM_BITS-1 DOWNTO 0) &lt;= STD_LOGIC_VECTOR(TO_UNSIGNED(result, NUM_BITS));

END dataflow;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 3: Behavioral (Process Block with For-Loop)</strong></p>
<pre><code class="language-VHDL"> behave OF top IS
    SIGNAL result : STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
    -- Implement a priority encoder in a process block
    PROCESS (SW)
    BEGIN
        result &lt;= (OTHERS =&gt; '0'); -- default values that can be overwritten
        FOR i IN 0 TO WIDTH - 1 LOOP
            IF SW(i) = '1' THEN
                result &lt;= STD_LOGIC_VECTOR(TO_UNSIGNED(i, result'length));
            END IF;
        END LOOP;
    END PROCESS;

    -- Use a concurrent signal assignment to assign values to LEDs
    LEDS(WIDTH-1 DOWNTO result'length) &lt;= (OTHERS =&gt; '0');
    LEDS(result'length-1 DOWNTO 0) &lt;= result;
END behave;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 4: Behavioral (Process Block with Exit)</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE behave OF top IS
    CONSTANT NUM_BITS : INTEGER := 4;
BEGIN
    PROCESS (SW)
        VARIABLE result : INTEGER;
    BEGIN
        result := 0;
        FOR i IN WIDTH - 1 DOWNTO 0 LOOP
            IF SW(i) = '1' THEN
                result := i;
                EXIT; -- exit on highest-priority bit
            END IF;
        END LOOP;
        -- Assign values to the lower NUM_BITS of LEDs.
        LEDS(NUM_BITS-1 DOWNTO 0) &lt;= STD_LOGIC_VECTOR(TO_UNSIGNED(result, NUM_BITS));
    END PROCESS;

    -- Use a concurrent signal assignment to assign values to the rest of LEDs
    LEDS(WIDTH-1 DOWNTO NUM_BITS) &lt;= (OTHERS =&gt; '0');

END behave;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 5: Dataflow</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE dataflow OF top IS
BEGIN
    -- Use a generate block
    GEN_LEDS : FOR i IN 0 TO WIDTH-1 GENERATE
    BEGIN
        -- concurrent assignment
        LEDS(i) &lt;= '1' WHEN unsigned(SW(WIDTH-1 DOWNTO i)) /= 0 ELSE '0';
    END GENERATE GEN_LEDS;

END dataflow;
</code></pre>
<p>&nbsp;</p>
<hr />
<h2 id="post-lab-questions-for-lab-12"><strong>Post-Lab Questions for Lab 1.2</strong><a class="headerlink" href="#post-lab-questions-for-lab-12" title="Permanent link">#</a></h2>
<ol>
<li>
<p>Compare the different VHDL architectures implemented in <strong>Lab 1.2</strong>.
After testing the design on the FPGA board, do they produce the same behavior?
Explain why or why not.</p>
</li>
<li>
<p>Write the truth table for the priority encoder based on the VHDL implementations in this lab, showing the relationship between the input switch positions and the corresponding LED output values.</p>
</li>
<li>
<p>Draw the digital logic circuit corresponding to a priority encoder (with 10-bit inputs and 4-bit outputs) based on the behavior described.</p>
</li>
<li>
<p>Which previously tested implementation matches the following VHDL code?</p>
</li>
</ol>
<pre><code class="language-VHDL">ARCHITECTURE behave OF top IS
BEGIN
    -- A cumulative LED enabler
    PROCESS (SW)
    BEGIN
        LEDS &lt;= (OTHERS =&gt; '0'); -- default all off
        FOR i IN WIDTH - 1 DOWNTO 0 LOOP
            IF SW(i) = '1' THEN
                LEDS(i DOWNTO 0) &lt;= (OTHERS =&gt; '1');
            END IF;
        END LOOP;
    END PROCESS;

END behave;
</code></pre>
<p>&nbsp;</p>
<hr />
<h2 id="lab-13-4b-to-10b-decoder"><strong>Lab 1.3: 4b-to-10b Decoder</strong><a class="headerlink" href="#lab-13-4b-to-10b-decoder" title="Permanent link">#</a></h2>
<p>The following is the VHDL code listing for the top-level design entity (named <code>top</code>).</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

-- Define the top-level design entity
ENTITY top IS
    GENERIC (
        WIDTH : INTEGER := 10 -- Set default width of slide switches/LEDs
    );
    PORT (
        SW   : IN  STD_LOGIC_VECTOR(WIDTH-1 DOWNTO 0); -- Input switches
        LEDS : OUT STD_LOGIC_VECTOR(WIDTH-1 DOWNTO 0)  -- Output LEDs
    );
END ENTITY top;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 1: Behavioral with <code>CASE-WHEN</code> Statement</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE behave OF top IS
    SIGNAL result : STD_LOGIC_VECTOR(WIDTH-1 DOWNTO 0);
BEGIN
    -- Implement a 4b-to-10b decoder
    PROCESS (SW)
    BEGIN
        result &lt;= (OTHERS =&gt; '0');
        CASE SW(3 DOWNTO 0) IS
            WHEN &quot;0000&quot; =&gt; result(0) &lt;= '1';
            WHEN &quot;0001&quot; =&gt; result(1) &lt;= '1';
            WHEN &quot;0010&quot; =&gt; result(2) &lt;= '1';
            WHEN &quot;0011&quot; =&gt; result(3) &lt;= '1';
            WHEN &quot;0100&quot; =&gt; result(4) &lt;= '1';
            WHEN &quot;0101&quot; =&gt; result(5) &lt;= '1';
            WHEN &quot;0110&quot; =&gt; result(6) &lt;= '1';
            WHEN &quot;0111&quot; =&gt; result(7) &lt;= '1';
            WHEN &quot;1000&quot; =&gt; result(8) &lt;= '1';
            WHEN &quot;1001&quot; =&gt; result(9) &lt;= '1';
            WHEN OTHERS =&gt; result &lt;= (OTHERS =&gt; '0');
        END CASE;
    END PROCESS;

    LEDS &lt;= result;

END behave;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 2: Dataflow with <code>WITH-SELECT</code></strong></p>
<pre><code class="language-VHDL">ARCHITECTURE dataflow OF top IS
BEGIN
    -- Implement a 4b-to-10b decoder
    WITH SW(3 DOWNTO 0) SELECT
    LEDS &lt;= &quot;0000000001&quot; WHEN &quot;0000&quot;,
            &quot;0000000010&quot; WHEN &quot;0001&quot;,
            &quot;0000000100&quot; WHEN &quot;0010&quot;,
            &quot;0000001000&quot; WHEN &quot;0011&quot;,
            &quot;0000010000&quot; WHEN &quot;0100&quot;,
            &quot;0000100000&quot; WHEN &quot;0101&quot;,
            &quot;0001000000&quot; WHEN &quot;0110&quot;,
            &quot;0010000000&quot; WHEN &quot;0111&quot;,
            &quot;0100000000&quot; WHEN &quot;1000&quot;,
            &quot;1000000000&quot; WHEN &quot;1001&quot;,
            (OTHERS =&gt; '0') WHEN OTHERS;

END dataflow;
</code></pre>
<p>&nbsp;</p>
<p><strong>Implementation 3: Behavioral with Indexing</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE behave OF top IS
BEGIN
    -- Implement a 4b-to-10b decoder
    PROCESS (SW)
    BEGIN
        LEDS &lt;= (OTHERS =&gt; '0'); -- Clear all outputs first
        LEDS(TO_INTEGER(UNSIGNED(SW(3 DOWNTO 0)))) &lt;= '1';
    END PROCESS;
END behave;
</code></pre>
<p>&nbsp;</p>
<hr />
<h2 id="post-lab-questions-for-lab-13"><strong>Post-Lab Questions for Lab 1.3</strong><a class="headerlink" href="#post-lab-questions-for-lab-13" title="Permanent link">#</a></h2>
<ol>
<li>
<p>Compare the different VHDL architectures implemented in <strong>Lab 1.3</strong>.
After testing the design with the FPGA board, do they produce the same behavior?</p>
</li>
<li>
<p>Write the truth table for the decoder (with 4-bit inputs and 10-bit outputs) based on the VHDL implementations in this lab, showing the relationship between the input switch positions and the corresponding LED output values.</p>
</li>
<li>
<p>Complete the following VHDL code that implements a decoder 
using the <code>sll</code> (shift-left-logical) operator:</p>
</li>
</ol>
<pre><code class="language-VHDL">ARCHITECTURE dataflow OF top IS
    SIGNAL PATTERN : UNSIGNED(WIDTH-1 DOWNTO 0) := TO_UNSIGNED(1, WIDTH);
BEGIN
    LEDS &lt;= STD_LOGIC_VECTOR(PATTERN SLL ___________________________________ );
END dataflow;
</code></pre>
<p>&nbsp;</p>
<hr />
<h2 id="lab-2-combinational-logic-circuits-using-push-buttons-and-7-segment-displays-as-io-devices"><strong>Lab 2: Combinational Logic Circuits Using Push Buttons and 7-Segment Displays as I/O Devices</strong><a class="headerlink" href="#lab-2-combinational-logic-circuits-using-push-buttons-and-7-segment-displays-as-io-devices" title="Permanent link">#</a></h2>
<h3 id="objective_1"><strong>Objective</strong><a class="headerlink" href="#objective_1" title="Permanent link">#</a></h3>
<ul>
<li>Understand how combinational logic circuits can be implemented
using VHDL and tested on the <strong>Intel DE10-Lite FPGA board</strong>
using <strong>push buttons</strong> and <strong>7-segment displays</strong>.</li>
</ul>
<h3 id="lab-procedure_1"><strong>Lab Procedure</strong><a class="headerlink" href="#lab-procedure_1" title="Permanent link">#</a></h3>
<ol>
<li>
<p><strong>Setting up a Quartus project:</strong></p>
<ul>
<li>Open the <strong>Intel Quartus Prime Lite</strong> software.</li>
<li>Create a new FPGA design project for the <strong>Intel DE10-Lite FPGA board</strong>, using <strong>VHDL</strong> as the design entry method.</li>
<li>Ensure that the correct FPGA device is selected during project setup.</li>
<li>Ensure the name of the top-level design entity is specified correctly in the project.</li>
<li>Use the provided FPGA pin assignments by importing the supplied <code>.tcl</code> file.</li>
</ul>
</li>
<li>
<p><strong>Analyzing VHDL demo code:</strong></p>
<ul>
<li>Analyze the provided <strong>VHDL-2008</strong> code listings.</li>
<li>Compare the different implementations of the same design entity named <code>top</code>.</li>
</ul>
</li>
<li>
<p><strong>Compiling and uploading the bitstream to the FPGA:</strong> </p>
<ul>
<li>Try the given demo code, complete the compilation process, and upload the bitstream to the target FPGA.</li>
<li>Test the uploaded FPGA design.</li>
</ul>
</li>
<li>
<p><strong>VHDL Coding Challenge:</strong> Write VHDL code that performs the following tasks:</p>
<ul>
<li>Reads the 10-bit binary input from the <strong>slide switches</strong>.</li>
<li>Displays the corresponding <strong>3-digit hexadecimal value</strong> on the 7-segment display module when <code>KEY[0]</code> is pressed.</li>
<li>Displays the corresponding <strong>4-digit decimal value</strong> on the 7-segment display module when <code>KEY[1]</code> is pressed.</li>
<li>Otherwise, turn off all digits of the 7-segment display.</li>
</ul>
</li>
<li>
<p>Test the design on the FPGA board and take clear photos of the hardware setup and output display. Include these photos in your lab report.</p>
</li>
<li>
<p>Rewrite the VHDL design to modularize the functionality as follows:</p>
<ul>
<li>Implement a VHDL entity (named <code>bcd7seg</code>) for the BCD-to-7-segment decoder, 
  which converts a 4-bit BCD digit into the corresponding 7-segment display pattern.</li>
<li>Implement a 10-bit binary to 4-digit BCD decoder (named <code>bin2bcd</code>),
  which converts a 10-bit binary number (0–1023) into four BCD digits 
 (thousands, hundreds, tens, and units).</li>
<li>Instantiate both modules and use them in the top-level VHDL design (written in structural style).</li>
<li>Complete the compilation process and upload the bitstream to test the design on the FPGA development board to verify correct functionality.</li>
</ul>
</li>
<li>
<p>Open the <strong>RTL Viewer</strong> of the <strong>Quartus Prime Lite</strong> and capture a screenshot of the generated circuit schematic. Include this schematic in the lab report.</p>
</li>
</ol>
<p>&nbsp;</p>
<p>The following is the VHDL code listing for the top-level design entity (named <code>top</code>).</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

-- Define the entity &quot;top&quot;
ENTITY top IS
    PORT (
        KEY  : IN  STD_LOGIC_VECTOR(1 DOWNTO 0);
        HEX0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        HEX1 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        HEX2 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        HEX3 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        HEX4 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        HEX5 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        HEX6 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
    );
END ENTITY top;
</code></pre>
<p>&nbsp;</p>
<p><strong>Demo 1</strong></p>
<p>Press any <code>KEY</code> button to turn on all 7-segment displays and decimal point (dot).</p>
<pre><code class="language-VHDL">ARCHITECTURE behave OF top IS
BEGIN
    PROCESS (KEY)
    BEGIN
        IF KEY /= &quot;11&quot; THEN -- (any key button is held pressed)
            HEX0 &lt;= (OTHERS =&gt; '0');
            HEX1 &lt;= (OTHERS =&gt; '0');
            HEX2 &lt;= (OTHERS =&gt; '0');
            HEX3 &lt;= (OTHERS =&gt; '0');
            HEX4 &lt;= (OTHERS =&gt; '0');
            HEX5 &lt;= (OTHERS =&gt; '0');
        ELSE -- Turn off all 7-segments and dots
            HEX0 &lt;= (OTHERS =&gt; '1');
            HEX1 &lt;= (OTHERS =&gt; '1');
            HEX2 &lt;= (OTHERS =&gt; '1');
            HEX3 &lt;= (OTHERS =&gt; '1');
            HEX4 &lt;= (OTHERS =&gt; '1');
            HEX5 &lt;= (OTHERS =&gt; '1');
        END IF;
    END PROCESS;
END behave;
</code></pre>
<p>&nbsp;</p>
<p><strong>Demo 2</strong></p>
<p>Press any <code>KEY</code> button to display <code>12345</code> 
on the 6-digit 7-segment display module; otherwise, all segments remain off.</p>
<pre><code class="language-VHDL">ARCHITECTURE behave OF top IS

    -- Function to decode a 4-bit BCD digit to a 7-segment pattern
    FUNCTION DEC7SEG(d : INTEGER RANGE 0 TO 15) RETURN STD_LOGIC_VECTOR IS
    BEGIN
        CASE d IS
            WHEN  0 =&gt; RETURN &quot;11000000&quot;; -- 0
            WHEN  1 =&gt; RETURN &quot;11111001&quot;; -- 1
            WHEN  2 =&gt; RETURN &quot;10100100&quot;; -- 2
            WHEN  3 =&gt; RETURN &quot;10110000&quot;; -- 3
            WHEN  4 =&gt; RETURN &quot;10011001&quot;; -- 4
            WHEN  5 =&gt; RETURN &quot;10010010&quot;; -- 5
            WHEN  6 =&gt; RETURN &quot;10000010&quot;; -- 6
            WHEN  7 =&gt; RETURN &quot;11111000&quot;; -- 7
            WHEN  8 =&gt; RETURN &quot;10000000&quot;; -- 8
            WHEN  9 =&gt; RETURN &quot;10010000&quot;; -- 9
            WHEN 10 =&gt; RETURN &quot;10001000&quot;; -- A
            WHEN 11 =&gt; RETURN &quot;10000011&quot;; -- b
            WHEN 12 =&gt; RETURN &quot;11000110&quot;; -- C
            WHEN 13 =&gt; RETURN &quot;10100001&quot;; -- d
            WHEN 14 =&gt; RETURN &quot;10000110&quot;; -- E
            WHEN 15 =&gt; RETURN &quot;10001110&quot;; -- F
            WHEN OTHERS =&gt; RETURN &quot;11111111&quot;; -- blank/off 
        END CASE;
    END FUNCTION;

BEGIN
    PROCESS (KEY)
    BEGIN
        IF KEY /= &quot;11&quot; THEN -- any key button is held pressed
            HEX0 &lt;= DEC7SEG(6);
            HEX1 &lt;= DEC7SEG(5);
            HEX2 &lt;= DEC7SEG(4);
            HEX3 &lt;= DEC7SEG(3);
            HEX4 &lt;= DEC7SEG(2);
            HEX5 &lt;= DEC7SEG(1);
        ELSE
            HEX0 &lt;= (OTHERS =&gt; '1');
            HEX1 &lt;= (OTHERS =&gt; '1');
            HEX2 &lt;= (OTHERS =&gt; '1');
            HEX3 &lt;= (OTHERS =&gt; '1');
            HEX4 &lt;= (OTHERS =&gt; '1');
            HEX5 &lt;= (OTHERS =&gt; '1');
        END IF;
    END PROCESS;
END behave;
</code></pre>
<p>&nbsp;</p>
<p>The following <strong>Tcl</strong> file specifies the pin assignments for the 
<strong>two active-low push buttons</strong> and <strong>the 6-digit 7-segment display module</strong>
on the FPGA board.</p>
<pre><code class="language-tcl">#============================================================
# SEG7
#============================================================
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX0[7]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX1[7]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX2[7]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX3[7]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX4[7]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to HEX5[7]
set_location_assignment PIN_C14 -to HEX0[0]
set_location_assignment PIN_E15 -to HEX0[1]
set_location_assignment PIN_C15 -to HEX0[2]
set_location_assignment PIN_C16 -to HEX0[3]
set_location_assignment PIN_E16 -to HEX0[4]
set_location_assignment PIN_D17 -to HEX0[5]
set_location_assignment PIN_C17 -to HEX0[6]
set_location_assignment PIN_D15 -to HEX0[7]
set_location_assignment PIN_C18 -to HEX1[0]
set_location_assignment PIN_D18 -to HEX1[1]
set_location_assignment PIN_E18 -to HEX1[2]
set_location_assignment PIN_B16 -to HEX1[3]
set_location_assignment PIN_A17 -to HEX1[4]
set_location_assignment PIN_A18 -to HEX1[5]
set_location_assignment PIN_B17 -to HEX1[6]
set_location_assignment PIN_A16 -to HEX1[7]
set_location_assignment PIN_B20 -to HEX2[0]
set_location_assignment PIN_A20 -to HEX2[1]
set_location_assignment PIN_B19 -to HEX2[2]
set_location_assignment PIN_A21 -to HEX2[3]
set_location_assignment PIN_B21 -to HEX2[4]
set_location_assignment PIN_C22 -to HEX2[5]
set_location_assignment PIN_B22 -to HEX2[6]
set_location_assignment PIN_A19 -to HEX2[7]
set_location_assignment PIN_F21 -to HEX3[0]
set_location_assignment PIN_E22 -to HEX3[1]
set_location_assignment PIN_E21 -to HEX3[2]
set_location_assignment PIN_C19 -to HEX3[3]
set_location_assignment PIN_C20 -to HEX3[4]
set_location_assignment PIN_D19 -to HEX3[5]
set_location_assignment PIN_E17 -to HEX3[6]
set_location_assignment PIN_D22 -to HEX3[7]
set_location_assignment PIN_F18 -to HEX4[0]
set_location_assignment PIN_E20 -to HEX4[1]
set_location_assignment PIN_E19 -to HEX4[2]
set_location_assignment PIN_J18 -to HEX4[3]
set_location_assignment PIN_H19 -to HEX4[4]
set_location_assignment PIN_F19 -to HEX4[5]
set_location_assignment PIN_F20 -to HEX4[6]
set_location_assignment PIN_F17 -to HEX4[7]
set_location_assignment PIN_J20 -to HEX5[0]
set_location_assignment PIN_K20 -to HEX5[1]
set_location_assignment PIN_L18 -to HEX5[2]
set_location_assignment PIN_N18 -to HEX5[3]
set_location_assignment PIN_M20 -to HEX5[4]
set_location_assignment PIN_N19 -to HEX5[5]
set_location_assignment PIN_N20 -to HEX5[6]
set_location_assignment PIN_L19 -to HEX5[7]

#============================================================
# KEY
#============================================================
set_instance_assignment -name IO_STANDARD &quot;3.3 V SCHMITT TRIGGER&quot; -to KEY[0]
set_instance_assignment -name IO_STANDARD &quot;3.3 V SCHMITT TRIGGER&quot; -to KEY[1]
set_location_assignment PIN_B8 -to KEY[0]
set_location_assignment PIN_A7 -to KEY[1]

#============================================================
</code></pre>
<p><strong>Note</strong></p>
<ul>
<li>This <strong>Tcl</strong> script sets the input I/O standard to<strong> 3.3V with a Schmitt Trigger input buffer</strong> for the push buttons (<code>KEY</code>).</li>
<li>Schmitt Triggers are useful for debouncing noisy or slow-changing signals like push buttons.</li>
</ul>
<p><img alt="" src="7seg_dec_511.jpg" /></p>
<p><img alt="" src="7seg_hex_3ff.jpg" /></p>
<p><strong>Figure:</strong>  Setting of the slide switches corresponding to
<code>0511</code> (dec) and <code>1FF</code> (hex) </p>
<hr />
<h2 id="lab-3-binary-to-gray-code-conversion-vhdl-simulation"><strong>Lab 3: Binary-to-Gray Code Conversion &amp; VHDL Simulation</strong><a class="headerlink" href="#lab-3-binary-to-gray-code-conversion-vhdl-simulation" title="Permanent link">#</a></h2>
<h3 id="objective_2"><strong>Objective</strong><a class="headerlink" href="#objective_2" title="Permanent link">#</a></h3>
<ul>
<li>Learn how to model an n-bit binary-to-gray code convert in VHDL.</li>
<li>Learn how to write VHDL testbench and use a simulator to verify the design.</li>
</ul>
<h3 id="binary-to-gray-code-converter"><strong>Binary-to-Gray Code Converter</strong><a class="headerlink" href="#binary-to-gray-code-converter" title="Permanent link">#</a></h3>
<p>N-bit binary-to-gray code conversion can be expressed by the following
Boolean equations:</p>
<p>
<script type="math/tex; mode=display">\begin{align}
       g_i &= b_i \oplus b_{i+1}, \quad i=0,1,2,3,\ldots,(N-2) \\
  g_{N-1}  &= b_{N-1}
\end{align}</script>
</p>
<p>The following table shows 4-bit binary code and gray code:</p>
<pre><code>b₃b₂b₁b₀|g₃g₂g₁g₀
   0000 | 0000
   0001 | 0001
   0010 | 0011
   0011 | 0010
   0100 | 0110
   0101 | 0111
   0110 | 0101
   0111 | 0100
</code></pre>
<p>&nbsp;</p>
<h3 id="lab-procedure_2"><strong>Lab Procedure:</strong><a class="headerlink" href="#lab-procedure_2" title="Permanent link">#</a></h3>
<ol>
<li>
<p>Write synthesizable VHDL code that implements an N-bit binary-to-gray code converter.</p>
<ul>
<li>Use <code>N</code> as a generic for a positive integer value (default: 8)</li>
<li><code>SW(N-1 downto 0)</code> is the input signal representing the N-bit binary code.  </li>
<li><code>LEDS(N-1 downto 0)</code> is the output signal representing the corresponding N-bit Gray code.</li>
</ul>
</li>
<li>
<p>Write a VHDL testbench to verify the VHDL code and simulate the testbench using a VHDL simulator.</p>
<ul>
<li>Capture the waveforms of the design’s I/O signals generated during VHDL simulation.</li>
</ul>
</li>
<li>
<p>Test the design using the DE10-Lite FPGA board with <code>N</code> = 10.  </p>
<ul>
<li>Take photos of the FPGA board for the following test cases:<ul>
<li><code>SW = "0000011011"</code> </li>
<li><code>SW = "0101011011"</code></li>
</ul>
</li>
</ul>
</li>
</ol>
<hr />
<p><em>This work is licensed under a</em> <strong><em>Creative Commons Attribution-ShareAlike 4.0 International License</em></strong>.</p>
<p>Created: 2025-05-27 | Last Updated: 2025-05-30</p></div>
            </div>
        </div>

        <footer class="col-md-12">
            <hr>
                <p>Copyright &copy; 2021-2025 IoT Engineering Education, Bangkok/Thailand</a></p>
            <p>Documentation built with <a href="https://www.mkdocs.org/">MkDocs</a>.</p>
        </footer>
        <script src="../../../js/bootstrap.bundle.min.js"></script>
        <script>
            var base_url = "../../..",
                shortcuts = {"help": 191, "next": 78, "previous": 80, "search": 83};
        </script>
        <script src="../../../js/base.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
        <script src="../../../search/main.js"></script>

        <div class="modal" id="mkdocs_search_modal" tabindex="-1" role="dialog" aria-labelledby="searchModalLabel" aria-hidden="true">
    <div class="modal-dialog modal-lg">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="searchModalLabel">Search</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
                <p>From here you can search these documents. Enter your search terms below.</p>
                <form>
                    <div class="form-group">
                        <input type="search" class="form-control" placeholder="Search..." id="mkdocs-search-query" title="Type search term here">
                    </div>
                </form>
                <div id="mkdocs-search-results" data-no-results-text="No results found"></div>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div><div class="modal" id="mkdocs_keyboard_modal" tabindex="-1" role="dialog" aria-labelledby="keyboardModalLabel" aria-hidden="true">
    <div class="modal-dialog">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="keyboardModalLabel">Keyboard Shortcuts</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
              <table class="table">
                <thead>
                  <tr>
                    <th style="width: 20%;">Keys</th>
                    <th>Action</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td class="help shortcut"><kbd>?</kbd></td>
                    <td>Open this help</td>
                  </tr>
                  <tr>
                    <td class="next shortcut"><kbd>n</kbd></td>
                    <td>Next page</td>
                  </tr>
                  <tr>
                    <td class="prev shortcut"><kbd>p</kbd></td>
                    <td>Previous page</td>
                  </tr>
                  <tr>
                    <td class="search shortcut"><kbd>s</kbd></td>
                    <td>Search</td>
                  </tr>
                </tbody>
              </table>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div>

    </body>
</html>
