// Seed: 3316309429
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4,
    output wor id_5,
    input wire id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output wor id_10,
    output tri0 id_11
);
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    output wand id_3,
    output uwire id_4,
    input wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output logic id_13
    , id_19,
    input tri1 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input wand id_17
);
  always id_13 <= id_6;
  tri0 [-1 : 1] id_20 = -1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_6,
      id_0,
      id_6,
      id_2,
      id_6,
      id_11,
      id_15,
      id_16,
      id_2,
      id_4
  );
endmodule
