/* This file is autogenerated by tracetool, do not edit. */

#ifndef TRACE_HW_NET_GENERATED_TRACERS_H
#define TRACE_HW_NET_GENERATED_TRACERS_H

#include "trace/control.h"

extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG_EVENT;
extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG_EVENT;
extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE_EVENT;
extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT_EVENT;
extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_RESET_EVENT;
extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK_EVENT;
extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_READ_EVENT;
extern TraceEvent _TRACE_ALLWINNER_SUN8I_EMAC_WRITE_EVENT;
extern TraceEvent _TRACE_MDIO_PHY_READ_EVENT;
extern TraceEvent _TRACE_MDIO_PHY_WRITE_EVENT;
extern TraceEvent _TRACE_MDIO_BITBANG_EVENT;
extern TraceEvent _TRACE_LANCE_MEM_READW_EVENT;
extern TraceEvent _TRACE_LANCE_MEM_WRITEW_EVENT;
extern TraceEvent _TRACE_MIPSNET_SEND_EVENT;
extern TraceEvent _TRACE_MIPSNET_RECEIVE_EVENT;
extern TraceEvent _TRACE_MIPSNET_READ_EVENT;
extern TraceEvent _TRACE_MIPSNET_WRITE_EVENT;
extern TraceEvent _TRACE_MIPSNET_IRQ_EVENT;
extern TraceEvent _TRACE_NE2000_READ_EVENT;
extern TraceEvent _TRACE_NE2000_WRITE_EVENT;
extern TraceEvent _TRACE_NE2000_IOPORT_READ_EVENT;
extern TraceEvent _TRACE_NE2000_IOPORT_WRITE_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_MII_WRITE_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_MII_READ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_UPDATE_IRQ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_MCAST_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_REJECT_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_DESC_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_START_XMIT_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_REG_READ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_REG_WRITE_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_DESC_READ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_DESC_WRITE_EVENT;
extern TraceEvent _TRACE_PCNET_S_RESET_EVENT;
extern TraceEvent _TRACE_PCNET_USER_INT_EVENT;
extern TraceEvent _TRACE_PCNET_ISR_CHANGE_EVENT;
extern TraceEvent _TRACE_PCNET_INIT_EVENT;
extern TraceEvent _TRACE_PCNET_RLEN_TLEN_EVENT;
extern TraceEvent _TRACE_PCNET_SS32_RDRA_TDRA_EVENT;
extern TraceEvent _TRACE_PCNET_APROM_WRITEB_EVENT;
extern TraceEvent _TRACE_PCNET_APROM_READB_EVENT;
extern TraceEvent _TRACE_PCNET_IOPORT_READ_EVENT;
extern TraceEvent _TRACE_PCNET_IOPORT_WRITE_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_PARSED_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP4_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP4_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP4_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EX_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EX_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EX_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_HASH_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_ADD_CHUNK_EVENT;
extern TraceEvent _TRACE_E1000_RECEIVER_OVERRUN_EVENT;
extern TraceEvent _TRACE_E1000X_RX_CAN_RECV_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000X_VLAN_IS_VLAN_PKT_EVENT;
extern TraceEvent _TRACE_E1000X_RX_FLT_UCAST_MATCH_EVENT;
extern TraceEvent _TRACE_E1000X_RX_FLT_UCAST_MISMATCH_EVENT;
extern TraceEvent _TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_EVENT;
extern TraceEvent _TRACE_E1000X_RX_LINK_DOWN_EVENT;
extern TraceEvent _TRACE_E1000X_RX_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000X_RX_OVERSIZED_EVENT;
extern TraceEvent _TRACE_E1000X_MAC_INDICATE_EVENT;
extern TraceEvent _TRACE_E1000X_LINK_NEGOTIATION_START_EVENT;
extern TraceEvent _TRACE_E1000X_LINK_NEGOTIATION_DONE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_READ_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_READ_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_CTRL_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_CTRL_SW_RESET_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_CTRL_PHY_RESET_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_AUTONEG_FLOWCTL_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_SET_PARAMS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_READ_PARAMS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_SET_EXT_PARAMS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_STATUS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_STATUS_CHANGED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_RO_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_READ_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_READ_TRIVIAL_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NO_TS_SUPPORT_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NO_SNAP_SUPPORT_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_EVENT;
extern TraceEvent _TRACE_E1000E_TX_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_TX_DESCR_EVENT;
extern TraceEvent _TRACE_E1000E_RING_FREE_SPACE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_CAN_RECV_EVENT;
extern TraceEvent _TRACE_E1000E_RX_HAS_BUFFERS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_NULL_DESCRIPTOR_EVENT;
extern TraceEvent _TRACE_E1000E_RX_FLT_VLAN_MISMATCH_EVENT;
extern TraceEvent _TRACE_E1000E_RX_FLT_VLAN_MATCH_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_PS_READ_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_PS_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_BUFF_SIZES_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_LEN_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_BUFF_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESCR_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_RCTL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RECEIVE_IOV_EVENT;
extern TraceEvent _TRACE_E1000E_RX_FLT_DROPPED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_WRITTEN_TO_GUEST_EVENT;
extern TraceEvent _TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_EVENT;
extern TraceEvent _TRACE_E1000E_RX_INTERRUPT_SET_EVENT;
extern TraceEvent _TRACE_E1000E_RX_INTERRUPT_DELAYED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_CSO_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_RDT_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_RFCTL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_START_RECV_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_STARTED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_TYPE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_IP4_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_IP6_RFCTL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_IP6_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_PROTOCOLS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_VLAN_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_RSS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_IP_ID_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_ACK_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_PKT_TYPE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_NO_VIRTHDR_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_STATUS_FLAGS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_VLAN_VET_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSI_NOTIFY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_LEGACY_NOTIFY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_POSTPONED_BY_XITR_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_CLEAR_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_SET_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ADD_MSI_OTHER_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_PENDING_INTERRUPTS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_SET_CAUSE_EXIT_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_WRITE_ICS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_PROCESS_IAME_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_READ_ICS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_READ_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_READ_ENTRY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_READ_EXIT_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_IAME_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_REARM_TIMER_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_THROTTLING_TIMER_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_EITR_SET_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ITR_SET_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_MSIX_VEC_WRONG_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_MSIX_INVALID_EVENT;
extern TraceEvent _TRACE_E1000E_MAC_SET_SW_EVENT;
extern TraceEvent _TRACE_E1000E_VM_STATE_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_VM_STATE_STOPPED_EVENT;
extern TraceEvent _TRACE_E1000E_CB_PCI_REALIZE_EVENT;
extern TraceEvent _TRACE_E1000E_CB_PCI_UNINIT_EVENT;
extern TraceEvent _TRACE_E1000E_CB_QDEV_RESET_EVENT;
extern TraceEvent _TRACE_E1000E_CB_PRE_SAVE_EVENT;
extern TraceEvent _TRACE_E1000E_CB_POST_LOAD_EVENT;
extern TraceEvent _TRACE_E1000E_IO_WRITE_ADDR_EVENT;
extern TraceEvent _TRACE_E1000E_IO_WRITE_DATA_EVENT;
extern TraceEvent _TRACE_E1000E_IO_READ_ADDR_EVENT;
extern TraceEvent _TRACE_E1000E_IO_READ_DATA_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_READ_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_ADDR_FLASH_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_MSI_INIT_FAIL_EVENT;
extern TraceEvent _TRACE_E1000E_MSIX_INIT_FAIL_EVENT;
extern TraceEvent _TRACE_E1000E_MSIX_USE_VECTOR_FAIL_EVENT;
extern TraceEvent _TRACE_E1000E_MAC_SET_PERMANENT_EVENT;
extern TraceEvent _TRACE_E1000E_CFG_SUPPORT_VIRTIO_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_WROTE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_CHECKSUM_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_CHECKSUM_OOB_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_UNFINISHED_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_OVERFLOW_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_FINISHED_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_KICK_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_PROCESS_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_DESC_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_RESET_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_TXDMA_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_CHECK_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_CHECK_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_MULTICAST_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_COMPARE_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_PACKET_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_BAD_FRAME_SIZE_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_UNMATCHED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_PROCESS_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_RINGFULL_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_DESC_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_RESET_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_KICK_EVENT;
extern TraceEvent _TRACE_SUNGEM_RESET_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_INVALID_SOF_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_INVALID_OP_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_GREG_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_GREG_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_TXDMA_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_TXDMA_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_RXDMA_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_RXDMA_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MAC_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MAC_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MIF_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MIF_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_PCS_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_PCS_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_SEB_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_SEB_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_ETX_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_ETX_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_ERX_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_ERX_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_MAC_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_MAC_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_MII_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_MII_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_MIF_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_MIF_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_DESC_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_XSUM_ADD_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_XSUM_STUFF_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_DONE_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_INCOMING_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_DESTMAC_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_BCAST_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_HASH_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_REJECT_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_ACCEPT_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_DESC_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_XSUM_CALC_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_NORXD_EVENT;
extern TraceEvent _TRACE_SUNHME_UPDATE_IRQ_EVENT;
extern TraceEvent _TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY_EVENT;
extern TraceEvent _TRACE_VIRTIO_NET_ANNOUNCE_TIMER_EVENT;
extern TraceEvent _TRACE_VIRTIO_NET_HANDLE_ANNOUNCE_EVENT;
extern TraceEvent _TRACE_VIRTIO_NET_POST_LOAD_DEVICE_EVENT;
extern TraceEvent _TRACE_VIRTIO_NET_RSS_DISABLE_EVENT;
extern TraceEvent _TRACE_VIRTIO_NET_RSS_ERROR_EVENT;
extern TraceEvent _TRACE_VIRTIO_NET_RSS_ENABLE_EVENT;
extern TraceEvent _TRACE_TULIP_REG_WRITE_EVENT;
extern TraceEvent _TRACE_TULIP_REG_READ_EVENT;
extern TraceEvent _TRACE_TULIP_RECEIVE_EVENT;
extern TraceEvent _TRACE_TULIP_DESCRIPTOR_EVENT;
extern TraceEvent _TRACE_TULIP_RX_STATE_EVENT;
extern TraceEvent _TRACE_TULIP_TX_STATE_EVENT;
extern TraceEvent _TRACE_TULIP_IRQ_EVENT;
extern TraceEvent _TRACE_TULIP_MII_WRITE_EVENT;
extern TraceEvent _TRACE_TULIP_MII_READ_EVENT;
extern TraceEvent _TRACE_TULIP_RESET_EVENT;
extern TraceEvent _TRACE_TULIP_SETUP_FRAME_EVENT;
extern TraceEvent _TRACE_TULIP_SETUP_FILTER_EVENT;
extern TraceEvent _TRACE_LASI_82596_MEM_READW_EVENT;
extern TraceEvent _TRACE_LASI_82596_MEM_WRITEW_EVENT;
extern TraceEvent _TRACE_I82596_S_RESET_EVENT;
extern TraceEvent _TRACE_I82596_TRANSMIT_EVENT;
extern TraceEvent _TRACE_I82596_RECEIVE_ANALYSIS_EVENT;
extern TraceEvent _TRACE_I82596_RECEIVE_PACKET_EVENT;
extern TraceEvent _TRACE_I82596_NEW_MAC_EVENT;
extern TraceEvent _TRACE_I82596_SET_MULTICAST_EVENT;
extern TraceEvent _TRACE_I82596_CHANNEL_ATTENTION_EVENT;
extern TraceEvent _TRACE_IMX_PHY_READ_EVENT;
extern TraceEvent _TRACE_IMX_PHY_READ_NUM_EVENT;
extern TraceEvent _TRACE_IMX_PHY_WRITE_EVENT;
extern TraceEvent _TRACE_IMX_PHY_WRITE_NUM_EVENT;
extern TraceEvent _TRACE_IMX_PHY_UPDATE_LINK_EVENT;
extern TraceEvent _TRACE_IMX_PHY_RESET_EVENT;
extern TraceEvent _TRACE_IMX_FEC_READ_BD_EVENT;
extern TraceEvent _TRACE_IMX_ENET_READ_BD_EVENT;
extern TraceEvent _TRACE_IMX_ETH_TX_BD_BUSY_EVENT;
extern TraceEvent _TRACE_IMX_ETH_RX_BD_FULL_EVENT;
extern TraceEvent _TRACE_IMX_ETH_READ_EVENT;
extern TraceEvent _TRACE_IMX_ETH_WRITE_EVENT;
extern TraceEvent _TRACE_IMX_FEC_RECEIVE_EVENT;
extern TraceEvent _TRACE_IMX_FEC_RECEIVE_LEN_EVENT;
extern TraceEvent _TRACE_IMX_FEC_RECEIVE_LAST_EVENT;
extern TraceEvent _TRACE_IMX_ENET_RECEIVE_EVENT;
extern TraceEvent _TRACE_IMX_ENET_RECEIVE_LEN_EVENT;
extern TraceEvent _TRACE_IMX_ENET_RECEIVE_LAST_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_RESET_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_SET_MISTA_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_CPU_OWNED_DESC_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_SENT_PACKET_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_TX_DONE_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_CAN_RECEIVE_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_PACKET_DROPPED_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_RECEIVING_PACKET_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_RECEIVED_PACKET_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_RX_DONE_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_REG_READ_EVENT;
extern TraceEvent _TRACE_NPCM7XX_EMC_REG_WRITE_EVENT;
extern TraceEvent _TRACE_DP8393X_RAISE_IRQ_EVENT;
extern TraceEvent _TRACE_DP8393X_LOWER_IRQ_EVENT;
extern TraceEvent _TRACE_DP8393X_LOAD_CAM_EVENT;
extern TraceEvent _TRACE_DP8393X_LOAD_CAM_DONE_EVENT;
extern TraceEvent _TRACE_DP8393X_READ_RRA_REGS_EVENT;
extern TraceEvent _TRACE_DP8393X_TRANSMIT_PACKET_EVENT;
extern TraceEvent _TRACE_DP8393X_TRANSMIT_TXLEN_ERROR_EVENT;
extern TraceEvent _TRACE_DP8393X_READ_EVENT;
extern TraceEvent _TRACE_DP8393X_WRITE_EVENT;
extern TraceEvent _TRACE_DP8393X_WRITE_INVALID_EVENT;
extern TraceEvent _TRACE_DP8393X_WRITE_INVALID_DCR_EVENT;
extern TraceEvent _TRACE_DP8393X_RECEIVE_OVERSIZE_EVENT;
extern TraceEvent _TRACE_DP8393X_RECEIVE_NOT_NETCARD_EVENT;
extern TraceEvent _TRACE_DP8393X_RECEIVE_PACKET_EVENT;
extern TraceEvent _TRACE_DP8393X_RECEIVE_WRITE_STATUS_EVENT;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG_DSTATE;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG_DSTATE;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE_DSTATE;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT_DSTATE;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_RESET_DSTATE;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK_DSTATE;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_READ_DSTATE;
extern uint16_t _TRACE_ALLWINNER_SUN8I_EMAC_WRITE_DSTATE;
extern uint16_t _TRACE_MDIO_PHY_READ_DSTATE;
extern uint16_t _TRACE_MDIO_PHY_WRITE_DSTATE;
extern uint16_t _TRACE_MDIO_BITBANG_DSTATE;
extern uint16_t _TRACE_LANCE_MEM_READW_DSTATE;
extern uint16_t _TRACE_LANCE_MEM_WRITEW_DSTATE;
extern uint16_t _TRACE_MIPSNET_SEND_DSTATE;
extern uint16_t _TRACE_MIPSNET_RECEIVE_DSTATE;
extern uint16_t _TRACE_MIPSNET_READ_DSTATE;
extern uint16_t _TRACE_MIPSNET_WRITE_DSTATE;
extern uint16_t _TRACE_MIPSNET_IRQ_DSTATE;
extern uint16_t _TRACE_NE2000_READ_DSTATE;
extern uint16_t _TRACE_NE2000_WRITE_DSTATE;
extern uint16_t _TRACE_NE2000_IOPORT_READ_DSTATE;
extern uint16_t _TRACE_NE2000_IOPORT_WRITE_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_MII_WRITE_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_MII_READ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_UPDATE_IRQ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_MCAST_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_REJECT_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_DESC_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_START_XMIT_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_REG_READ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_REG_WRITE_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_DESC_READ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_DESC_WRITE_DSTATE;
extern uint16_t _TRACE_PCNET_S_RESET_DSTATE;
extern uint16_t _TRACE_PCNET_USER_INT_DSTATE;
extern uint16_t _TRACE_PCNET_ISR_CHANGE_DSTATE;
extern uint16_t _TRACE_PCNET_INIT_DSTATE;
extern uint16_t _TRACE_PCNET_RLEN_TLEN_DSTATE;
extern uint16_t _TRACE_PCNET_SS32_RDRA_TDRA_DSTATE;
extern uint16_t _TRACE_PCNET_APROM_WRITEB_DSTATE;
extern uint16_t _TRACE_PCNET_APROM_READB_DSTATE;
extern uint16_t _TRACE_PCNET_IOPORT_READ_DSTATE;
extern uint16_t _TRACE_PCNET_IOPORT_WRITE_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_PARSED_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP4_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP4_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP4_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_EX_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_EX_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_EX_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_HASH_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_ADD_CHUNK_DSTATE;
extern uint16_t _TRACE_E1000_RECEIVER_OVERRUN_DSTATE;
extern uint16_t _TRACE_E1000X_RX_CAN_RECV_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000X_VLAN_IS_VLAN_PKT_DSTATE;
extern uint16_t _TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE;
extern uint16_t _TRACE_E1000X_RX_FLT_UCAST_MISMATCH_DSTATE;
extern uint16_t _TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_DSTATE;
extern uint16_t _TRACE_E1000X_RX_LINK_DOWN_DSTATE;
extern uint16_t _TRACE_E1000X_RX_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000X_RX_OVERSIZED_DSTATE;
extern uint16_t _TRACE_E1000X_MAC_INDICATE_DSTATE;
extern uint16_t _TRACE_E1000X_LINK_NEGOTIATION_START_DSTATE;
extern uint16_t _TRACE_E1000X_LINK_NEGOTIATION_DONE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_READ_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_READ_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_CTRL_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_SET_PARAMS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_READ_PARAMS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_SET_EXT_PARAMS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_STATUS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NO_TS_SUPPORT_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NO_SNAP_SUPPORT_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE;
extern uint16_t _TRACE_E1000E_TX_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_TX_DESCR_DSTATE;
extern uint16_t _TRACE_E1000E_RING_FREE_SPACE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_CAN_RECV_DSTATE;
extern uint16_t _TRACE_E1000E_RX_HAS_BUFFERS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE;
extern uint16_t _TRACE_E1000E_RX_FLT_VLAN_MISMATCH_DSTATE;
extern uint16_t _TRACE_E1000E_RX_FLT_VLAN_MATCH_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_PS_READ_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_PS_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_BUFF_SIZES_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_LEN_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_BUFF_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESCR_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_RCTL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RECEIVE_IOV_DSTATE;
extern uint16_t _TRACE_E1000E_RX_FLT_DROPPED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE;
extern uint16_t _TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE;
extern uint16_t _TRACE_E1000E_RX_INTERRUPT_SET_DSTATE;
extern uint16_t _TRACE_E1000E_RX_INTERRUPT_DELAYED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_CSO_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_RDT_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_RFCTL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_START_RECV_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_STARTED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_TYPE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_IP4_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_IP6_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_VLAN_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_RSS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_IP_ID_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_ACK_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_NO_VIRTHDR_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_VLAN_VET_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_CLEAR_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_SET_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ADD_MSI_OTHER_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_SET_CAUSE_EXIT_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_WRITE_ICS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_PROCESS_IAME_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_READ_ICS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_READ_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_READ_ENTRY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_READ_EXIT_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_IAME_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_REARM_TIMER_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_THROTTLING_TIMER_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_EITR_SET_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ITR_SET_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_MSIX_VEC_WRONG_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_MSIX_INVALID_DSTATE;
extern uint16_t _TRACE_E1000E_MAC_SET_SW_DSTATE;
extern uint16_t _TRACE_E1000E_VM_STATE_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_VM_STATE_STOPPED_DSTATE;
extern uint16_t _TRACE_E1000E_CB_PCI_REALIZE_DSTATE;
extern uint16_t _TRACE_E1000E_CB_PCI_UNINIT_DSTATE;
extern uint16_t _TRACE_E1000E_CB_QDEV_RESET_DSTATE;
extern uint16_t _TRACE_E1000E_CB_PRE_SAVE_DSTATE;
extern uint16_t _TRACE_E1000E_CB_POST_LOAD_DSTATE;
extern uint16_t _TRACE_E1000E_IO_WRITE_ADDR_DSTATE;
extern uint16_t _TRACE_E1000E_IO_WRITE_DATA_DSTATE;
extern uint16_t _TRACE_E1000E_IO_READ_ADDR_DSTATE;
extern uint16_t _TRACE_E1000E_IO_READ_DATA_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_READ_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_ADDR_FLASH_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_MSI_INIT_FAIL_DSTATE;
extern uint16_t _TRACE_E1000E_MSIX_INIT_FAIL_DSTATE;
extern uint16_t _TRACE_E1000E_MSIX_USE_VECTOR_FAIL_DSTATE;
extern uint16_t _TRACE_E1000E_MAC_SET_PERMANENT_DSTATE;
extern uint16_t _TRACE_E1000E_CFG_SUPPORT_VIRTIO_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_RECEIVE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_RECEIVE_WROTE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_CHECKSUM_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_CHECKSUM_OOB_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_UNFINISHED_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_OVERFLOW_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_FINISHED_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_KICK_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_PROCESS_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_DESC_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_RESET_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_TXDMA_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_CHECK_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_CHECK_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_MULTICAST_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_COMPARE_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_PACKET_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_BAD_FRAME_SIZE_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_UNMATCHED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_PROCESS_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_RINGFULL_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_DESC_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_RESET_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_KICK_DSTATE;
extern uint16_t _TRACE_SUNGEM_RESET_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_INVALID_SOF_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_INVALID_OP_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_GREG_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_GREG_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_TXDMA_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_TXDMA_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_RXDMA_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_RXDMA_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MAC_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MAC_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MIF_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MIF_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_PCS_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_PCS_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_SEB_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_SEB_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_ETX_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_ETX_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_ERX_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_ERX_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_MAC_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_MAC_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_MII_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_MII_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_MIF_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_MIF_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_DESC_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_XSUM_ADD_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_XSUM_STUFF_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_DONE_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_INCOMING_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_DESTMAC_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_BCAST_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_HASH_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_REJECT_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_ACCEPT_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_DESC_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_XSUM_CALC_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_NORXD_DSTATE;
extern uint16_t _TRACE_SUNHME_UPDATE_IRQ_DSTATE;
extern uint16_t _TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY_DSTATE;
extern uint16_t _TRACE_VIRTIO_NET_ANNOUNCE_TIMER_DSTATE;
extern uint16_t _TRACE_VIRTIO_NET_HANDLE_ANNOUNCE_DSTATE;
extern uint16_t _TRACE_VIRTIO_NET_POST_LOAD_DEVICE_DSTATE;
extern uint16_t _TRACE_VIRTIO_NET_RSS_DISABLE_DSTATE;
extern uint16_t _TRACE_VIRTIO_NET_RSS_ERROR_DSTATE;
extern uint16_t _TRACE_VIRTIO_NET_RSS_ENABLE_DSTATE;
extern uint16_t _TRACE_TULIP_REG_WRITE_DSTATE;
extern uint16_t _TRACE_TULIP_REG_READ_DSTATE;
extern uint16_t _TRACE_TULIP_RECEIVE_DSTATE;
extern uint16_t _TRACE_TULIP_DESCRIPTOR_DSTATE;
extern uint16_t _TRACE_TULIP_RX_STATE_DSTATE;
extern uint16_t _TRACE_TULIP_TX_STATE_DSTATE;
extern uint16_t _TRACE_TULIP_IRQ_DSTATE;
extern uint16_t _TRACE_TULIP_MII_WRITE_DSTATE;
extern uint16_t _TRACE_TULIP_MII_READ_DSTATE;
extern uint16_t _TRACE_TULIP_RESET_DSTATE;
extern uint16_t _TRACE_TULIP_SETUP_FRAME_DSTATE;
extern uint16_t _TRACE_TULIP_SETUP_FILTER_DSTATE;
extern uint16_t _TRACE_LASI_82596_MEM_READW_DSTATE;
extern uint16_t _TRACE_LASI_82596_MEM_WRITEW_DSTATE;
extern uint16_t _TRACE_I82596_S_RESET_DSTATE;
extern uint16_t _TRACE_I82596_TRANSMIT_DSTATE;
extern uint16_t _TRACE_I82596_RECEIVE_ANALYSIS_DSTATE;
extern uint16_t _TRACE_I82596_RECEIVE_PACKET_DSTATE;
extern uint16_t _TRACE_I82596_NEW_MAC_DSTATE;
extern uint16_t _TRACE_I82596_SET_MULTICAST_DSTATE;
extern uint16_t _TRACE_I82596_CHANNEL_ATTENTION_DSTATE;
extern uint16_t _TRACE_IMX_PHY_READ_DSTATE;
extern uint16_t _TRACE_IMX_PHY_READ_NUM_DSTATE;
extern uint16_t _TRACE_IMX_PHY_WRITE_DSTATE;
extern uint16_t _TRACE_IMX_PHY_WRITE_NUM_DSTATE;
extern uint16_t _TRACE_IMX_PHY_UPDATE_LINK_DSTATE;
extern uint16_t _TRACE_IMX_PHY_RESET_DSTATE;
extern uint16_t _TRACE_IMX_FEC_READ_BD_DSTATE;
extern uint16_t _TRACE_IMX_ENET_READ_BD_DSTATE;
extern uint16_t _TRACE_IMX_ETH_TX_BD_BUSY_DSTATE;
extern uint16_t _TRACE_IMX_ETH_RX_BD_FULL_DSTATE;
extern uint16_t _TRACE_IMX_ETH_READ_DSTATE;
extern uint16_t _TRACE_IMX_ETH_WRITE_DSTATE;
extern uint16_t _TRACE_IMX_FEC_RECEIVE_DSTATE;
extern uint16_t _TRACE_IMX_FEC_RECEIVE_LEN_DSTATE;
extern uint16_t _TRACE_IMX_FEC_RECEIVE_LAST_DSTATE;
extern uint16_t _TRACE_IMX_ENET_RECEIVE_DSTATE;
extern uint16_t _TRACE_IMX_ENET_RECEIVE_LEN_DSTATE;
extern uint16_t _TRACE_IMX_ENET_RECEIVE_LAST_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_RESET_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_SET_MISTA_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_CPU_OWNED_DESC_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_SENT_PACKET_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_TX_DONE_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_CAN_RECEIVE_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_PACKET_DROPPED_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_RECEIVING_PACKET_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_RECEIVED_PACKET_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_RX_DONE_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_REG_READ_DSTATE;
extern uint16_t _TRACE_NPCM7XX_EMC_REG_WRITE_DSTATE;
extern uint16_t _TRACE_DP8393X_RAISE_IRQ_DSTATE;
extern uint16_t _TRACE_DP8393X_LOWER_IRQ_DSTATE;
extern uint16_t _TRACE_DP8393X_LOAD_CAM_DSTATE;
extern uint16_t _TRACE_DP8393X_LOAD_CAM_DONE_DSTATE;
extern uint16_t _TRACE_DP8393X_READ_RRA_REGS_DSTATE;
extern uint16_t _TRACE_DP8393X_TRANSMIT_PACKET_DSTATE;
extern uint16_t _TRACE_DP8393X_TRANSMIT_TXLEN_ERROR_DSTATE;
extern uint16_t _TRACE_DP8393X_READ_DSTATE;
extern uint16_t _TRACE_DP8393X_WRITE_DSTATE;
extern uint16_t _TRACE_DP8393X_WRITE_INVALID_DSTATE;
extern uint16_t _TRACE_DP8393X_WRITE_INVALID_DCR_DSTATE;
extern uint16_t _TRACE_DP8393X_RECEIVE_OVERSIZE_DSTATE;
extern uint16_t _TRACE_DP8393X_RECEIVE_NOT_NETCARD_DSTATE;
extern uint16_t _TRACE_DP8393X_RECEIVE_PACKET_DSTATE;
extern uint16_t _TRACE_DP8393X_RECEIVE_WRITE_STATUS_DSTATE;
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG_ENABLED 1
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG_ENABLED 1
#define TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE_ENABLED 1
#define TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT_ENABLED 1
#define TRACE_ALLWINNER_SUN8I_EMAC_RESET_ENABLED 1
#define TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK_ENABLED 1
#define TRACE_ALLWINNER_SUN8I_EMAC_READ_ENABLED 1
#define TRACE_ALLWINNER_SUN8I_EMAC_WRITE_ENABLED 1
#define TRACE_MDIO_PHY_READ_ENABLED 1
#define TRACE_MDIO_PHY_WRITE_ENABLED 1
#define TRACE_MDIO_BITBANG_ENABLED 1
#define TRACE_LANCE_MEM_READW_ENABLED 1
#define TRACE_LANCE_MEM_WRITEW_ENABLED 1
#define TRACE_MIPSNET_SEND_ENABLED 1
#define TRACE_MIPSNET_RECEIVE_ENABLED 1
#define TRACE_MIPSNET_READ_ENABLED 1
#define TRACE_MIPSNET_WRITE_ENABLED 1
#define TRACE_MIPSNET_IRQ_ENABLED 1
#define TRACE_NE2000_READ_ENABLED 1
#define TRACE_NE2000_WRITE_ENABLED 1
#define TRACE_NE2000_IOPORT_READ_ENABLED 1
#define TRACE_NE2000_IOPORT_WRITE_ENABLED 1
#define TRACE_OPEN_ETH_MII_WRITE_ENABLED 1
#define TRACE_OPEN_ETH_MII_READ_ENABLED 1
#define TRACE_OPEN_ETH_UPDATE_IRQ_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_MCAST_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_REJECT_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_DESC_ENABLED 1
#define TRACE_OPEN_ETH_START_XMIT_ENABLED 1
#define TRACE_OPEN_ETH_REG_READ_ENABLED 1
#define TRACE_OPEN_ETH_REG_WRITE_ENABLED 1
#define TRACE_OPEN_ETH_DESC_READ_ENABLED 1
#define TRACE_OPEN_ETH_DESC_WRITE_ENABLED 1
#define TRACE_PCNET_S_RESET_ENABLED 1
#define TRACE_PCNET_USER_INT_ENABLED 1
#define TRACE_PCNET_ISR_CHANGE_ENABLED 1
#define TRACE_PCNET_INIT_ENABLED 1
#define TRACE_PCNET_RLEN_TLEN_ENABLED 1
#define TRACE_PCNET_SS32_RDRA_TDRA_ENABLED 1
#define TRACE_PCNET_APROM_WRITEB_ENABLED 1
#define TRACE_PCNET_APROM_READB_ENABLED 1
#define TRACE_PCNET_IOPORT_READ_ENABLED 1
#define TRACE_PCNET_IOPORT_WRITE_ENABLED 1
#define TRACE_NET_RX_PKT_PARSED_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_ENABLED 1
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP4_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP4_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP4_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_EX_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_EX_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_EX_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_HASH_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_ADD_CHUNK_ENABLED 1
#define TRACE_E1000_RECEIVER_OVERRUN_ENABLED 1
#define TRACE_E1000X_RX_CAN_RECV_DISABLED_ENABLED 1
#define TRACE_E1000X_VLAN_IS_VLAN_PKT_ENABLED 1
#define TRACE_E1000X_RX_FLT_UCAST_MATCH_ENABLED 1
#define TRACE_E1000X_RX_FLT_UCAST_MISMATCH_ENABLED 1
#define TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_ENABLED 1
#define TRACE_E1000X_RX_LINK_DOWN_ENABLED 1
#define TRACE_E1000X_RX_DISABLED_ENABLED 1
#define TRACE_E1000X_RX_OVERSIZED_ENABLED 1
#define TRACE_E1000X_MAC_INDICATE_ENABLED 1
#define TRACE_E1000X_LINK_NEGOTIATION_START_ENABLED 1
#define TRACE_E1000X_LINK_NEGOTIATION_DONE_ENABLED 1
#define TRACE_E1000E_CORE_WRITE_ENABLED 1
#define TRACE_E1000E_CORE_READ_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_READ_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_WRITE_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_ENABLED 1
#define TRACE_E1000E_CORE_CTRL_WRITE_ENABLED 1
#define TRACE_E1000E_CORE_CTRL_SW_RESET_ENABLED 1
#define TRACE_E1000E_CORE_CTRL_PHY_RESET_ENABLED 1
#define TRACE_E1000E_LINK_AUTONEG_FLOWCTL_ENABLED 1
#define TRACE_E1000E_LINK_SET_PARAMS_ENABLED 1
#define TRACE_E1000E_LINK_READ_PARAMS_ENABLED 1
#define TRACE_E1000E_LINK_SET_EXT_PARAMS_ENABLED 1
#define TRACE_E1000E_LINK_STATUS_ENABLED 1
#define TRACE_E1000E_LINK_STATUS_CHANGED_ENABLED 1
#define TRACE_E1000E_WRN_REGS_WRITE_RO_ENABLED 1
#define TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_REGS_READ_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_REGS_READ_TRIVIAL_ENABLED 1
#define TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_ENABLED 1
#define TRACE_E1000E_WRN_NO_TS_SUPPORT_ENABLED 1
#define TRACE_E1000E_WRN_NO_SNAP_SUPPORT_ENABLED 1
#define TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_ENABLED 1
#define TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_ENABLED 1
#define TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_ENABLED 1
#define TRACE_E1000E_TX_DISABLED_ENABLED 1
#define TRACE_E1000E_TX_DESCR_ENABLED 1
#define TRACE_E1000E_RING_FREE_SPACE_ENABLED 1
#define TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_ENABLED 1
#define TRACE_E1000E_RX_CAN_RECV_ENABLED 1
#define TRACE_E1000E_RX_HAS_BUFFERS_ENABLED 1
#define TRACE_E1000E_RX_NULL_DESCRIPTOR_ENABLED 1
#define TRACE_E1000E_RX_FLT_VLAN_MISMATCH_ENABLED 1
#define TRACE_E1000E_RX_FLT_VLAN_MATCH_ENABLED 1
#define TRACE_E1000E_RX_DESC_PS_READ_ENABLED 1
#define TRACE_E1000E_RX_DESC_PS_WRITE_ENABLED 1
#define TRACE_E1000E_RX_DESC_BUFF_SIZES_ENABLED 1
#define TRACE_E1000E_RX_DESC_LEN_ENABLED 1
#define TRACE_E1000E_RX_DESC_BUFF_WRITE_ENABLED 1
#define TRACE_E1000E_RX_DESCR_ENABLED 1
#define TRACE_E1000E_RX_SET_RCTL_ENABLED 1
#define TRACE_E1000E_RX_RECEIVE_IOV_ENABLED 1
#define TRACE_E1000E_RX_FLT_DROPPED_ENABLED 1
#define TRACE_E1000E_RX_WRITTEN_TO_GUEST_ENABLED 1
#define TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_ENABLED 1
#define TRACE_E1000E_RX_INTERRUPT_SET_ENABLED 1
#define TRACE_E1000E_RX_INTERRUPT_DELAYED_ENABLED 1
#define TRACE_E1000E_RX_SET_CSO_ENABLED 1
#define TRACE_E1000E_RX_SET_RDT_ENABLED 1
#define TRACE_E1000E_RX_SET_RFCTL_ENABLED 1
#define TRACE_E1000E_RX_START_RECV_ENABLED 1
#define TRACE_E1000E_RX_RSS_STARTED_ENABLED 1
#define TRACE_E1000E_RX_RSS_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_RSS_TYPE_ENABLED 1
#define TRACE_E1000E_RX_RSS_IP4_ENABLED 1
#define TRACE_E1000E_RX_RSS_IP6_RFCTL_ENABLED 1
#define TRACE_E1000E_RX_RSS_IP6_ENABLED 1
#define TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_ENABLED 1
#define TRACE_E1000E_RX_METADATA_PROTOCOLS_ENABLED 1
#define TRACE_E1000E_RX_METADATA_VLAN_ENABLED 1
#define TRACE_E1000E_RX_METADATA_RSS_ENABLED 1
#define TRACE_E1000E_RX_METADATA_IP_ID_ENABLED 1
#define TRACE_E1000E_RX_METADATA_ACK_ENABLED 1
#define TRACE_E1000E_RX_METADATA_PKT_TYPE_ENABLED 1
#define TRACE_E1000E_RX_METADATA_NO_VIRTHDR_ENABLED 1
#define TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_STATUS_FLAGS_ENABLED 1
#define TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_ENABLED 1
#define TRACE_E1000E_VLAN_VET_ENABLED 1
#define TRACE_E1000E_IRQ_MSI_NOTIFY_ENABLED 1
#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_ENABLED 1
#define TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_ENABLED 1
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_ENABLED 1
#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_ENABLED 1
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_ENABLED 1
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_ENABLED 1
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_ENABLED 1
#define TRACE_E1000E_IRQ_POSTPONED_BY_XITR_ENABLED 1
#define TRACE_E1000E_IRQ_CLEAR_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_SET_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_ENABLED 1
#define TRACE_E1000E_IRQ_ADD_MSI_OTHER_ENABLED 1
#define TRACE_E1000E_IRQ_PENDING_INTERRUPTS_ENABLED 1
#define TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_ENABLED 1
#define TRACE_E1000E_IRQ_SET_CAUSE_EXIT_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_WRITE_ENABLED 1
#define TRACE_E1000E_IRQ_WRITE_ICS_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_PROCESS_IAME_ENABLED 1
#define TRACE_E1000E_IRQ_READ_ICS_ENABLED 1
#define TRACE_E1000E_IRQ_READ_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_READ_ENTRY_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_READ_EXIT_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_CLEAR_IAME_ENABLED 1
#define TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_ENABLED 1
#define TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_ENABLED 1
#define TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_ENABLED 1
#define TRACE_E1000E_IRQ_REARM_TIMER_ENABLED 1
#define TRACE_E1000E_IRQ_THROTTLING_TIMER_ENABLED 1
#define TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_EITR_SET_ENABLED 1
#define TRACE_E1000E_IRQ_ITR_SET_ENABLED 1
#define TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_ENABLED 1
#define TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_ENABLED 1
#define TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_ENABLED 1
#define TRACE_E1000E_WRN_MSIX_VEC_WRONG_ENABLED 1
#define TRACE_E1000E_WRN_MSIX_INVALID_ENABLED 1
#define TRACE_E1000E_MAC_SET_SW_ENABLED 1
#define TRACE_E1000E_VM_STATE_RUNNING_ENABLED 1
#define TRACE_E1000E_VM_STATE_STOPPED_ENABLED 1
#define TRACE_E1000E_CB_PCI_REALIZE_ENABLED 1
#define TRACE_E1000E_CB_PCI_UNINIT_ENABLED 1
#define TRACE_E1000E_CB_QDEV_RESET_ENABLED 1
#define TRACE_E1000E_CB_PRE_SAVE_ENABLED 1
#define TRACE_E1000E_CB_POST_LOAD_ENABLED 1
#define TRACE_E1000E_IO_WRITE_ADDR_ENABLED 1
#define TRACE_E1000E_IO_WRITE_DATA_ENABLED 1
#define TRACE_E1000E_IO_READ_ADDR_ENABLED 1
#define TRACE_E1000E_IO_READ_DATA_ENABLED 1
#define TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_IO_READ_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_ENABLED 1
#define TRACE_E1000E_WRN_IO_ADDR_FLASH_ENABLED 1
#define TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_ENABLED 1
#define TRACE_E1000E_MSI_INIT_FAIL_ENABLED 1
#define TRACE_E1000E_MSIX_INIT_FAIL_ENABLED 1
#define TRACE_E1000E_MSIX_USE_VECTOR_FAIL_ENABLED 1
#define TRACE_E1000E_MAC_SET_PERMANENT_ENABLED 1
#define TRACE_E1000E_CFG_SUPPORT_VIRTIO_ENABLED 1
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_ENABLED 1
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_ENABLED 1
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_ENABLED 1
#define TRACE_SPAPR_VLAN_RECEIVE_ENABLED 1
#define TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_ENABLED 1
#define TRACE_SPAPR_VLAN_RECEIVE_WROTE_ENABLED 1
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_ENABLED 1
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_ENABLED 1
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_ENABLED 1
#define TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_ENABLED 1
#define TRACE_SUNGEM_TX_CHECKSUM_ENABLED 1
#define TRACE_SUNGEM_TX_CHECKSUM_OOB_ENABLED 1
#define TRACE_SUNGEM_TX_UNFINISHED_ENABLED 1
#define TRACE_SUNGEM_TX_OVERFLOW_ENABLED 1
#define TRACE_SUNGEM_TX_FINISHED_ENABLED 1
#define TRACE_SUNGEM_TX_KICK_ENABLED 1
#define TRACE_SUNGEM_TX_DISABLED_ENABLED 1
#define TRACE_SUNGEM_TX_PROCESS_ENABLED 1
#define TRACE_SUNGEM_TX_DESC_ENABLED 1
#define TRACE_SUNGEM_TX_RESET_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_DISABLED_ENABLED 1
#define TRACE_SUNGEM_RX_TXDMA_DISABLED_ENABLED 1
#define TRACE_SUNGEM_RX_CHECK_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_CHECK_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_MULTICAST_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_COMPARE_ENABLED 1
#define TRACE_SUNGEM_RX_PACKET_ENABLED 1
#define TRACE_SUNGEM_RX_DISABLED_ENABLED 1
#define TRACE_SUNGEM_RX_BAD_FRAME_SIZE_ENABLED 1
#define TRACE_SUNGEM_RX_UNMATCHED_ENABLED 1
#define TRACE_SUNGEM_RX_PROCESS_ENABLED 1
#define TRACE_SUNGEM_RX_RINGFULL_ENABLED 1
#define TRACE_SUNGEM_RX_DESC_ENABLED 1
#define TRACE_SUNGEM_RX_RESET_ENABLED 1
#define TRACE_SUNGEM_RX_KICK_ENABLED 1
#define TRACE_SUNGEM_RESET_ENABLED 1
#define TRACE_SUNGEM_MII_WRITE_ENABLED 1
#define TRACE_SUNGEM_MII_READ_ENABLED 1
#define TRACE_SUNGEM_MII_INVALID_SOF_ENABLED 1
#define TRACE_SUNGEM_MII_INVALID_OP_ENABLED 1
#define TRACE_SUNGEM_MMIO_GREG_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_GREG_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_TXDMA_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_TXDMA_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_RXDMA_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_RXDMA_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_MAC_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_MAC_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_MIF_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_MIF_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_PCS_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_PCS_READ_ENABLED 1
#define TRACE_SUNHME_SEB_WRITE_ENABLED 1
#define TRACE_SUNHME_SEB_READ_ENABLED 1
#define TRACE_SUNHME_ETX_WRITE_ENABLED 1
#define TRACE_SUNHME_ETX_READ_ENABLED 1
#define TRACE_SUNHME_ERX_WRITE_ENABLED 1
#define TRACE_SUNHME_ERX_READ_ENABLED 1
#define TRACE_SUNHME_MAC_WRITE_ENABLED 1
#define TRACE_SUNHME_MAC_READ_ENABLED 1
#define TRACE_SUNHME_MII_WRITE_ENABLED 1
#define TRACE_SUNHME_MII_READ_ENABLED 1
#define TRACE_SUNHME_MIF_WRITE_ENABLED 1
#define TRACE_SUNHME_MIF_READ_ENABLED 1
#define TRACE_SUNHME_TX_DESC_ENABLED 1
#define TRACE_SUNHME_TX_XSUM_ADD_ENABLED 1
#define TRACE_SUNHME_TX_XSUM_STUFF_ENABLED 1
#define TRACE_SUNHME_TX_DONE_ENABLED 1
#define TRACE_SUNHME_RX_INCOMING_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_DESTMAC_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_BCAST_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_HASH_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_REJECT_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_ACCEPT_ENABLED 1
#define TRACE_SUNHME_RX_DESC_ENABLED 1
#define TRACE_SUNHME_RX_XSUM_CALC_ENABLED 1
#define TRACE_SUNHME_RX_NORXD_ENABLED 1
#define TRACE_SUNHME_UPDATE_IRQ_ENABLED 1
#define TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY_ENABLED 1
#define TRACE_VIRTIO_NET_ANNOUNCE_TIMER_ENABLED 1
#define TRACE_VIRTIO_NET_HANDLE_ANNOUNCE_ENABLED 1
#define TRACE_VIRTIO_NET_POST_LOAD_DEVICE_ENABLED 1
#define TRACE_VIRTIO_NET_RSS_DISABLE_ENABLED 1
#define TRACE_VIRTIO_NET_RSS_ERROR_ENABLED 1
#define TRACE_VIRTIO_NET_RSS_ENABLE_ENABLED 1
#define TRACE_TULIP_REG_WRITE_ENABLED 1
#define TRACE_TULIP_REG_READ_ENABLED 1
#define TRACE_TULIP_RECEIVE_ENABLED 1
#define TRACE_TULIP_DESCRIPTOR_ENABLED 1
#define TRACE_TULIP_RX_STATE_ENABLED 1
#define TRACE_TULIP_TX_STATE_ENABLED 1
#define TRACE_TULIP_IRQ_ENABLED 1
#define TRACE_TULIP_MII_WRITE_ENABLED 1
#define TRACE_TULIP_MII_READ_ENABLED 1
#define TRACE_TULIP_RESET_ENABLED 1
#define TRACE_TULIP_SETUP_FRAME_ENABLED 1
#define TRACE_TULIP_SETUP_FILTER_ENABLED 1
#define TRACE_LASI_82596_MEM_READW_ENABLED 1
#define TRACE_LASI_82596_MEM_WRITEW_ENABLED 1
#define TRACE_I82596_S_RESET_ENABLED 1
#define TRACE_I82596_TRANSMIT_ENABLED 1
#define TRACE_I82596_RECEIVE_ANALYSIS_ENABLED 1
#define TRACE_I82596_RECEIVE_PACKET_ENABLED 1
#define TRACE_I82596_NEW_MAC_ENABLED 1
#define TRACE_I82596_SET_MULTICAST_ENABLED 1
#define TRACE_I82596_CHANNEL_ATTENTION_ENABLED 1
#define TRACE_IMX_PHY_READ_ENABLED 1
#define TRACE_IMX_PHY_READ_NUM_ENABLED 1
#define TRACE_IMX_PHY_WRITE_ENABLED 1
#define TRACE_IMX_PHY_WRITE_NUM_ENABLED 1
#define TRACE_IMX_PHY_UPDATE_LINK_ENABLED 1
#define TRACE_IMX_PHY_RESET_ENABLED 1
#define TRACE_IMX_FEC_READ_BD_ENABLED 1
#define TRACE_IMX_ENET_READ_BD_ENABLED 1
#define TRACE_IMX_ETH_TX_BD_BUSY_ENABLED 1
#define TRACE_IMX_ETH_RX_BD_FULL_ENABLED 1
#define TRACE_IMX_ETH_READ_ENABLED 1
#define TRACE_IMX_ETH_WRITE_ENABLED 1
#define TRACE_IMX_FEC_RECEIVE_ENABLED 1
#define TRACE_IMX_FEC_RECEIVE_LEN_ENABLED 1
#define TRACE_IMX_FEC_RECEIVE_LAST_ENABLED 1
#define TRACE_IMX_ENET_RECEIVE_ENABLED 1
#define TRACE_IMX_ENET_RECEIVE_LEN_ENABLED 1
#define TRACE_IMX_ENET_RECEIVE_LAST_ENABLED 1
#define TRACE_NPCM7XX_EMC_RESET_ENABLED 1
#define TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ_ENABLED 1
#define TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ_ENABLED 1
#define TRACE_NPCM7XX_EMC_SET_MISTA_ENABLED 1
#define TRACE_NPCM7XX_EMC_CPU_OWNED_DESC_ENABLED 1
#define TRACE_NPCM7XX_EMC_SENT_PACKET_ENABLED 1
#define TRACE_NPCM7XX_EMC_TX_DONE_ENABLED 1
#define TRACE_NPCM7XX_EMC_CAN_RECEIVE_ENABLED 1
#define TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT_ENABLED 1
#define TRACE_NPCM7XX_EMC_PACKET_DROPPED_ENABLED 1
#define TRACE_NPCM7XX_EMC_RECEIVING_PACKET_ENABLED 1
#define TRACE_NPCM7XX_EMC_RECEIVED_PACKET_ENABLED 1
#define TRACE_NPCM7XX_EMC_RX_DONE_ENABLED 1
#define TRACE_NPCM7XX_EMC_REG_READ_ENABLED 1
#define TRACE_NPCM7XX_EMC_REG_WRITE_ENABLED 1
#define TRACE_DP8393X_RAISE_IRQ_ENABLED 1
#define TRACE_DP8393X_LOWER_IRQ_ENABLED 1
#define TRACE_DP8393X_LOAD_CAM_ENABLED 1
#define TRACE_DP8393X_LOAD_CAM_DONE_ENABLED 1
#define TRACE_DP8393X_READ_RRA_REGS_ENABLED 1
#define TRACE_DP8393X_TRANSMIT_PACKET_ENABLED 1
#define TRACE_DP8393X_TRANSMIT_TXLEN_ERROR_ENABLED 1
#define TRACE_DP8393X_READ_ENABLED 1
#define TRACE_DP8393X_WRITE_ENABLED 1
#define TRACE_DP8393X_WRITE_INVALID_ENABLED 1
#define TRACE_DP8393X_WRITE_INVALID_DCR_ENABLED 1
#define TRACE_DP8393X_RECEIVE_OVERSIZE_ENABLED 1
#define TRACE_DP8393X_RECEIVE_NOT_NETCARD_ENABLED 1
#define TRACE_DP8393X_RECEIVE_PACKET_ENABLED 1
#define TRACE_DP8393X_RECEIVE_WRITE_STATUS_ENABLED 1
#include "qemu/log-for-trace.h"
#include "qemu/error-report.h"


#define TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_mii_write_reg(uint32_t reg, uint32_t value)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 4 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_mii_write_reg " "MII write: reg=0x%" PRIx32 " value=0x%" PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, value);
#line 1195 "trace/trace-hw_net.h"
        } else {
#line 4 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_mii_write_reg " "MII write: reg=0x%" PRIx32 " value=0x%" PRIx32 "\n", reg, value);
#line 1199 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_mii_write_reg(uint32_t reg, uint32_t value)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_mii_write_reg(reg, value);
    }
}

#define TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_mii_read_reg(uint32_t reg, uint32_t value)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 5 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_mii_read_reg " "MII read: reg=0x%" PRIx32 " value=0x%" PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, value);
#line 1226 "trace/trace-hw_net.h"
        } else {
#line 5 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_mii_read_reg " "MII read: reg=0x%" PRIx32 " value=0x%" PRIx32 "\n", reg, value);
#line 1230 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_mii_read_reg(uint32_t reg, uint32_t value)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_mii_read_reg(reg, value);
    }
}

#define TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_receive(uint32_t desc, uint32_t paddr, uint32_t bytes)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 6 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_receive " "RX packet: desc=0x%" PRIx32 " paddr=0x%" PRIx32 " bytes=%" PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , desc, paddr, bytes);
#line 1257 "trace/trace-hw_net.h"
        } else {
#line 6 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_receive " "RX packet: desc=0x%" PRIx32 " paddr=0x%" PRIx32 " bytes=%" PRIu32 "\n", desc, paddr, bytes);
#line 1261 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_receive(uint32_t desc, uint32_t paddr, uint32_t bytes)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_receive(desc, paddr, bytes);
    }
}

#define TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_transmit(uint32_t desc, uint32_t paddr, uint32_t bytes)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 7 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_transmit " "TX packet: desc=0x%" PRIx32 " paddr=0x%" PRIx32 " bytes=%" PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , desc, paddr, bytes);
#line 1288 "trace/trace-hw_net.h"
        } else {
#line 7 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_transmit " "TX packet: desc=0x%" PRIx32 " paddr=0x%" PRIx32 " bytes=%" PRIu32 "\n", desc, paddr, bytes);
#line 1292 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_transmit(uint32_t desc, uint32_t paddr, uint32_t bytes)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_transmit(desc, paddr, bytes);
    }
}

#define TRACE_ALLWINNER_SUN8I_EMAC_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_RESET) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_reset(void)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 8 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_reset " "HW reset" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 1319 "trace/trace-hw_net.h"
        } else {
#line 8 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_reset " "HW reset" "\n");
#line 1323 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_reset(void)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_reset();
    }
}

#define TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_set_link(bool active)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 9 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_set_link " "Set link: active=%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , active);
#line 1350 "trace/trace-hw_net.h"
        } else {
#line 9 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_set_link " "Set link: active=%u" "\n", active);
#line 1354 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_set_link(bool active)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_set_link(active);
    }
}

#define TRACE_ALLWINNER_SUN8I_EMAC_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_READ) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_read(uint64_t offset, uint64_t val)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 10 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_read " "MMIO read: offset=0x%" PRIx64 " value=0x%" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , offset, val);
#line 1381 "trace/trace-hw_net.h"
        } else {
#line 10 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_read " "MMIO read: offset=0x%" PRIx64 " value=0x%" PRIx64 "\n", offset, val);
#line 1385 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_read(uint64_t offset, uint64_t val)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_read(offset, val);
    }
}

#define TRACE_ALLWINNER_SUN8I_EMAC_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ALLWINNER_SUN8I_EMAC_WRITE) || \
    false)

static inline void _nocheck__trace_allwinner_sun8i_emac_write(uint64_t offset, uint64_t val)
{
    if (trace_event_get_state(TRACE_ALLWINNER_SUN8I_EMAC_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 11 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:allwinner_sun8i_emac_write " "MMIO write: offset=0x%" PRIx64 " value=0x%" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , offset, val);
#line 1412 "trace/trace-hw_net.h"
        } else {
#line 11 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("allwinner_sun8i_emac_write " "MMIO write: offset=0x%" PRIx64 " value=0x%" PRIx64 "\n", offset, val);
#line 1416 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_allwinner_sun8i_emac_write(uint64_t offset, uint64_t val)
{
    if (true) {
        _nocheck__trace_allwinner_sun8i_emac_write(offset, val);
    }
}

#define TRACE_MDIO_PHY_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MDIO_PHY_READ) || \
    false)

static inline void _nocheck__trace_mdio_phy_read(int regnum, uint16_t value)
{
    if (trace_event_get_state(TRACE_MDIO_PHY_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 14 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mdio_phy_read " "read phy_reg:%d value:0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , regnum, value);
#line 1443 "trace/trace-hw_net.h"
        } else {
#line 14 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mdio_phy_read " "read phy_reg:%d value:0x%04x" "\n", regnum, value);
#line 1447 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mdio_phy_read(int regnum, uint16_t value)
{
    if (true) {
        _nocheck__trace_mdio_phy_read(regnum, value);
    }
}

#define TRACE_MDIO_PHY_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MDIO_PHY_WRITE) || \
    false)

static inline void _nocheck__trace_mdio_phy_write(int regnum, uint16_t value)
{
    if (trace_event_get_state(TRACE_MDIO_PHY_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 15 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mdio_phy_write " "write phy_reg:%d value:0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , regnum, value);
#line 1474 "trace/trace-hw_net.h"
        } else {
#line 15 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mdio_phy_write " "write phy_reg:%d value:0x%04x" "\n", regnum, value);
#line 1478 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mdio_phy_write(int regnum, uint16_t value)
{
    if (true) {
        _nocheck__trace_mdio_phy_write(regnum, value);
    }
}

#define TRACE_MDIO_BITBANG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MDIO_BITBANG) || \
    false)

static inline void _nocheck__trace_mdio_bitbang(bool mdc, bool mdio, int state, uint16_t cnt, unsigned int drive)
{
    if (trace_event_get_state(TRACE_MDIO_BITBANG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 16 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mdio_bitbang " "bitbang mdc=%u mdio=%u state=%d cnt=%u drv=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , mdc, mdio, state, cnt, drive);
#line 1505 "trace/trace-hw_net.h"
        } else {
#line 16 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mdio_bitbang " "bitbang mdc=%u mdio=%u state=%d cnt=%u drv=%d" "\n", mdc, mdio, state, cnt, drive);
#line 1509 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mdio_bitbang(bool mdc, bool mdio, int state, uint16_t cnt, unsigned int drive)
{
    if (true) {
        _nocheck__trace_mdio_bitbang(mdc, mdio, state, cnt, drive);
    }
}

#define TRACE_LANCE_MEM_READW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_LANCE_MEM_READW) || \
    false)

static inline void _nocheck__trace_lance_mem_readw(uint64_t addr, uint32_t ret)
{
    if (trace_event_get_state(TRACE_LANCE_MEM_READW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 19 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:lance_mem_readw " "addr=0x%"PRIx64"val=0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, ret);
#line 1536 "trace/trace-hw_net.h"
        } else {
#line 19 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("lance_mem_readw " "addr=0x%"PRIx64"val=0x%04x" "\n", addr, ret);
#line 1540 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_lance_mem_readw(uint64_t addr, uint32_t ret)
{
    if (true) {
        _nocheck__trace_lance_mem_readw(addr, ret);
    }
}

#define TRACE_LANCE_MEM_WRITEW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_LANCE_MEM_WRITEW) || \
    false)

static inline void _nocheck__trace_lance_mem_writew(uint64_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_LANCE_MEM_WRITEW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 20 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:lance_mem_writew " "addr=0x%"PRIx64"val=0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 1567 "trace/trace-hw_net.h"
        } else {
#line 20 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("lance_mem_writew " "addr=0x%"PRIx64"val=0x%04x" "\n", addr, val);
#line 1571 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_lance_mem_writew(uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_lance_mem_writew(addr, val);
    }
}

#define TRACE_MIPSNET_SEND_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MIPSNET_SEND) || \
    false)

static inline void _nocheck__trace_mipsnet_send(uint32_t size)
{
    if (trace_event_get_state(TRACE_MIPSNET_SEND) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 23 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mipsnet_send " "sending len=%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 1598 "trace/trace-hw_net.h"
        } else {
#line 23 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mipsnet_send " "sending len=%u" "\n", size);
#line 1602 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mipsnet_send(uint32_t size)
{
    if (true) {
        _nocheck__trace_mipsnet_send(size);
    }
}

#define TRACE_MIPSNET_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MIPSNET_RECEIVE) || \
    false)

static inline void _nocheck__trace_mipsnet_receive(uint32_t size)
{
    if (trace_event_get_state(TRACE_MIPSNET_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 24 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mipsnet_receive " "receiving len=%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 1629 "trace/trace-hw_net.h"
        } else {
#line 24 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mipsnet_receive " "receiving len=%u" "\n", size);
#line 1633 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mipsnet_receive(uint32_t size)
{
    if (true) {
        _nocheck__trace_mipsnet_receive(size);
    }
}

#define TRACE_MIPSNET_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MIPSNET_READ) || \
    false)

static inline void _nocheck__trace_mipsnet_read(uint64_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_MIPSNET_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 25 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mipsnet_read " "read addr=0x%" PRIx64 " val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 1660 "trace/trace-hw_net.h"
        } else {
#line 25 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mipsnet_read " "read addr=0x%" PRIx64 " val=0x%x" "\n", addr, val);
#line 1664 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mipsnet_read(uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_mipsnet_read(addr, val);
    }
}

#define TRACE_MIPSNET_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MIPSNET_WRITE) || \
    false)

static inline void _nocheck__trace_mipsnet_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_MIPSNET_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 26 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mipsnet_write " "write addr=0x%" PRIx64 " val=0x%" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 1691 "trace/trace-hw_net.h"
        } else {
#line 26 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mipsnet_write " "write addr=0x%" PRIx64 " val=0x%" PRIx64 "\n", addr, val);
#line 1695 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mipsnet_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_mipsnet_write(addr, val);
    }
}

#define TRACE_MIPSNET_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MIPSNET_IRQ) || \
    false)

static inline void _nocheck__trace_mipsnet_irq(uint32_t isr, uint32_t intctl)
{
    if (trace_event_get_state(TRACE_MIPSNET_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 27 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:mipsnet_irq " "set irq to %d (0x%02x)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , isr, intctl);
#line 1722 "trace/trace-hw_net.h"
        } else {
#line 27 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("mipsnet_irq " "set irq to %d (0x%02x)" "\n", isr, intctl);
#line 1726 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_mipsnet_irq(uint32_t isr, uint32_t intctl)
{
    if (true) {
        _nocheck__trace_mipsnet_irq(isr, intctl);
    }
}

#define TRACE_NE2000_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NE2000_READ) || \
    false)

static inline void _nocheck__trace_ne2000_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_NE2000_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 30 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:ne2000_read " "read addr=0x%" PRIx64 " val=0x%" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 1753 "trace/trace-hw_net.h"
        } else {
#line 30 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("ne2000_read " "read addr=0x%" PRIx64 " val=0x%" PRIx64 "\n", addr, val);
#line 1757 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_ne2000_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_ne2000_read(addr, val);
    }
}

#define TRACE_NE2000_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NE2000_WRITE) || \
    false)

static inline void _nocheck__trace_ne2000_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_NE2000_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 31 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:ne2000_write " "write addr=0x%" PRIx64 " val=0x%" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 1784 "trace/trace-hw_net.h"
        } else {
#line 31 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("ne2000_write " "write addr=0x%" PRIx64 " val=0x%" PRIx64 "\n", addr, val);
#line 1788 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_ne2000_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_ne2000_write(addr, val);
    }
}

#define TRACE_NE2000_IOPORT_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NE2000_IOPORT_READ) || \
    false)

static inline void _nocheck__trace_ne2000_ioport_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_NE2000_IOPORT_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 32 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:ne2000_ioport_read " "io read addr=0x%02" PRIx64 " val=0x%02" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 1815 "trace/trace-hw_net.h"
        } else {
#line 32 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("ne2000_ioport_read " "io read addr=0x%02" PRIx64 " val=0x%02" PRIx64 "\n", addr, val);
#line 1819 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_ne2000_ioport_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_ne2000_ioport_read(addr, val);
    }
}

#define TRACE_NE2000_IOPORT_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NE2000_IOPORT_WRITE) || \
    false)

static inline void _nocheck__trace_ne2000_ioport_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_NE2000_IOPORT_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 33 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:ne2000_ioport_write " "io write addr=0x%02" PRIx64 " val=0x%02" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 1846 "trace/trace-hw_net.h"
        } else {
#line 33 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("ne2000_ioport_write " "io write addr=0x%02" PRIx64 " val=0x%02" PRIx64 "\n", addr, val);
#line 1850 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_ne2000_ioport_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_ne2000_ioport_write(addr, val);
    }
}

#define TRACE_OPEN_ETH_MII_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_MII_WRITE) || \
    false)

static inline void _nocheck__trace_open_eth_mii_write(unsigned idx, uint16_t v)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_MII_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 36 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_mii_write " "MII[0x%02x] <- 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx, v);
#line 1877 "trace/trace-hw_net.h"
        } else {
#line 36 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_mii_write " "MII[0x%02x] <- 0x%04x" "\n", idx, v);
#line 1881 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_mii_write(unsigned idx, uint16_t v)
{
    if (true) {
        _nocheck__trace_open_eth_mii_write(idx, v);
    }
}

#define TRACE_OPEN_ETH_MII_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_MII_READ) || \
    false)

static inline void _nocheck__trace_open_eth_mii_read(unsigned idx, uint16_t v)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_MII_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 37 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_mii_read " "MII[0x%02x] -> 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx, v);
#line 1908 "trace/trace-hw_net.h"
        } else {
#line 37 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_mii_read " "MII[0x%02x] -> 0x%04x" "\n", idx, v);
#line 1912 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_mii_read(unsigned idx, uint16_t v)
{
    if (true) {
        _nocheck__trace_open_eth_mii_read(idx, v);
    }
}

#define TRACE_OPEN_ETH_UPDATE_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_UPDATE_IRQ) || \
    false)

static inline void _nocheck__trace_open_eth_update_irq(uint32_t v)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_UPDATE_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 38 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_update_irq " "IRQ <- 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , v);
#line 1939 "trace/trace-hw_net.h"
        } else {
#line 38 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_update_irq " "IRQ <- 0x%x" "\n", v);
#line 1943 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_update_irq(uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_update_irq(v);
    }
}

#define TRACE_OPEN_ETH_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_RECEIVE) || \
    false)

static inline void _nocheck__trace_open_eth_receive(unsigned len)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 39 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_receive " "RX: len: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 1970 "trace/trace-hw_net.h"
        } else {
#line 39 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_receive " "RX: len: %u" "\n", len);
#line 1974 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_receive(unsigned len)
{
    if (true) {
        _nocheck__trace_open_eth_receive(len);
    }
}

#define TRACE_OPEN_ETH_RECEIVE_MCAST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_RECEIVE_MCAST) || \
    false)

static inline void _nocheck__trace_open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_RECEIVE_MCAST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 40 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_receive_mcast " "MCAST: idx = %u, hash: %08x:%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx, h0, h1);
#line 2001 "trace/trace-hw_net.h"
        } else {
#line 40 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_receive_mcast " "MCAST: idx = %u, hash: %08x:%08x" "\n", idx, h0, h1);
#line 2005 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1)
{
    if (true) {
        _nocheck__trace_open_eth_receive_mcast(idx, h0, h1);
    }
}

#define TRACE_OPEN_ETH_RECEIVE_REJECT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_RECEIVE_REJECT) || \
    false)

static inline void _nocheck__trace_open_eth_receive_reject(void)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_RECEIVE_REJECT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 41 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_receive_reject " "RX: rejected" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2032 "trace/trace-hw_net.h"
        } else {
#line 41 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_receive_reject " "RX: rejected" "\n");
#line 2036 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_receive_reject(void)
{
    if (true) {
        _nocheck__trace_open_eth_receive_reject();
    }
}

#define TRACE_OPEN_ETH_RECEIVE_DESC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_RECEIVE_DESC) || \
    false)

static inline void _nocheck__trace_open_eth_receive_desc(uint32_t addr, uint32_t len_flags)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_RECEIVE_DESC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 42 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_receive_desc " "RX: 0x%08x, len_flags: 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, len_flags);
#line 2063 "trace/trace-hw_net.h"
        } else {
#line 42 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_receive_desc " "RX: 0x%08x, len_flags: 0x%08x" "\n", addr, len_flags);
#line 2067 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_receive_desc(uint32_t addr, uint32_t len_flags)
{
    if (true) {
        _nocheck__trace_open_eth_receive_desc(addr, len_flags);
    }
}

#define TRACE_OPEN_ETH_START_XMIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_START_XMIT) || \
    false)

static inline void _nocheck__trace_open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_START_XMIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 43 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_start_xmit " "TX: 0x%08x, len: %u, tx_len: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, len, tx_len);
#line 2094 "trace/trace-hw_net.h"
        } else {
#line 43 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_start_xmit " "TX: 0x%08x, len: %u, tx_len: %u" "\n", addr, len, tx_len);
#line 2098 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len)
{
    if (true) {
        _nocheck__trace_open_eth_start_xmit(addr, len, tx_len);
    }
}

#define TRACE_OPEN_ETH_REG_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_REG_READ) || \
    false)

static inline void _nocheck__trace_open_eth_reg_read(uint32_t addr, uint32_t v)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_REG_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 44 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_reg_read " "MAC[0x%02x] -> 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, v);
#line 2125 "trace/trace-hw_net.h"
        } else {
#line 44 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_reg_read " "MAC[0x%02x] -> 0x%08x" "\n", addr, v);
#line 2129 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_reg_read(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_reg_read(addr, v);
    }
}

#define TRACE_OPEN_ETH_REG_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_REG_WRITE) || \
    false)

static inline void _nocheck__trace_open_eth_reg_write(uint32_t addr, uint32_t v)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_REG_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 45 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_reg_write " "MAC[0x%02x] <- 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, v);
#line 2156 "trace/trace-hw_net.h"
        } else {
#line 45 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_reg_write " "MAC[0x%02x] <- 0x%08x" "\n", addr, v);
#line 2160 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_reg_write(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_reg_write(addr, v);
    }
}

#define TRACE_OPEN_ETH_DESC_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_DESC_READ) || \
    false)

static inline void _nocheck__trace_open_eth_desc_read(uint32_t addr, uint32_t v)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_DESC_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 46 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_desc_read " "DESC[0x%04x] -> 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, v);
#line 2187 "trace/trace-hw_net.h"
        } else {
#line 46 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_desc_read " "DESC[0x%04x] -> 0x%08x" "\n", addr, v);
#line 2191 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_desc_read(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_desc_read(addr, v);
    }
}

#define TRACE_OPEN_ETH_DESC_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_OPEN_ETH_DESC_WRITE) || \
    false)

static inline void _nocheck__trace_open_eth_desc_write(uint32_t addr, uint32_t v)
{
    if (trace_event_get_state(TRACE_OPEN_ETH_DESC_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 47 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:open_eth_desc_write " "DESC[0x%04x] <- 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, v);
#line 2218 "trace/trace-hw_net.h"
        } else {
#line 47 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("open_eth_desc_write " "DESC[0x%04x] <- 0x%08x" "\n", addr, v);
#line 2222 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_open_eth_desc_write(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_desc_write(addr, v);
    }
}

#define TRACE_PCNET_S_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_S_RESET) || \
    false)

static inline void _nocheck__trace_pcnet_s_reset(void * s)
{
    if (trace_event_get_state(TRACE_PCNET_S_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 50 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_s_reset " "s=%p" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s);
#line 2249 "trace/trace-hw_net.h"
        } else {
#line 50 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_s_reset " "s=%p" "\n", s);
#line 2253 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_s_reset(void * s)
{
    if (true) {
        _nocheck__trace_pcnet_s_reset(s);
    }
}

#define TRACE_PCNET_USER_INT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_USER_INT) || \
    false)

static inline void _nocheck__trace_pcnet_user_int(void * s)
{
    if (trace_event_get_state(TRACE_PCNET_USER_INT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 51 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_user_int " "s=%p" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s);
#line 2280 "trace/trace-hw_net.h"
        } else {
#line 51 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_user_int " "s=%p" "\n", s);
#line 2284 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_user_int(void * s)
{
    if (true) {
        _nocheck__trace_pcnet_user_int(s);
    }
}

#define TRACE_PCNET_ISR_CHANGE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_ISR_CHANGE) || \
    false)

static inline void _nocheck__trace_pcnet_isr_change(void * s, uint32_t isr, uint32_t isr_old)
{
    if (trace_event_get_state(TRACE_PCNET_ISR_CHANGE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 52 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_isr_change " "s=%p INTA=%d<=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s, isr, isr_old);
#line 2311 "trace/trace-hw_net.h"
        } else {
#line 52 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_isr_change " "s=%p INTA=%d<=%d" "\n", s, isr, isr_old);
#line 2315 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_isr_change(void * s, uint32_t isr, uint32_t isr_old)
{
    if (true) {
        _nocheck__trace_pcnet_isr_change(s, isr, isr_old);
    }
}

#define TRACE_PCNET_INIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_INIT) || \
    false)

static inline void _nocheck__trace_pcnet_init(void * s, uint64_t init_addr)
{
    if (trace_event_get_state(TRACE_PCNET_INIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 53 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_init " "s=%p init_addr=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s, init_addr);
#line 2342 "trace/trace-hw_net.h"
        } else {
#line 53 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_init " "s=%p init_addr=0x%"PRIx64 "\n", s, init_addr);
#line 2346 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_init(void * s, uint64_t init_addr)
{
    if (true) {
        _nocheck__trace_pcnet_init(s, init_addr);
    }
}

#define TRACE_PCNET_RLEN_TLEN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_RLEN_TLEN) || \
    false)

static inline void _nocheck__trace_pcnet_rlen_tlen(void * s, uint32_t rlen, uint32_t tlen)
{
    if (trace_event_get_state(TRACE_PCNET_RLEN_TLEN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 54 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_rlen_tlen " "s=%p rlen=%d tlen=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s, rlen, tlen);
#line 2373 "trace/trace-hw_net.h"
        } else {
#line 54 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_rlen_tlen " "s=%p rlen=%d tlen=%d" "\n", s, rlen, tlen);
#line 2377 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_rlen_tlen(void * s, uint32_t rlen, uint32_t tlen)
{
    if (true) {
        _nocheck__trace_pcnet_rlen_tlen(s, rlen, tlen);
    }
}

#define TRACE_PCNET_SS32_RDRA_TDRA_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_SS32_RDRA_TDRA) || \
    false)

static inline void _nocheck__trace_pcnet_ss32_rdra_tdra(void * s, uint32_t ss32, uint32_t rdra, uint32_t rcvrl, uint32_t tdra, uint32_t xmtrl)
{
    if (trace_event_get_state(TRACE_PCNET_SS32_RDRA_TDRA) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 55 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_ss32_rdra_tdra " "s=%p ss32=%d rdra=0x%08x[%d] tdra=0x%08x[%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s, ss32, rdra, rcvrl, tdra, xmtrl);
#line 2404 "trace/trace-hw_net.h"
        } else {
#line 55 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_ss32_rdra_tdra " "s=%p ss32=%d rdra=0x%08x[%d] tdra=0x%08x[%d]" "\n", s, ss32, rdra, rcvrl, tdra, xmtrl);
#line 2408 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_ss32_rdra_tdra(void * s, uint32_t ss32, uint32_t rdra, uint32_t rcvrl, uint32_t tdra, uint32_t xmtrl)
{
    if (true) {
        _nocheck__trace_pcnet_ss32_rdra_tdra(s, ss32, rdra, rcvrl, tdra, xmtrl);
    }
}

#define TRACE_PCNET_APROM_WRITEB_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_APROM_WRITEB) || \
    false)

static inline void _nocheck__trace_pcnet_aprom_writeb(void * opaque, uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_PCNET_APROM_WRITEB) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 58 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_aprom_writeb " "opaque=%p addr=0x%08x val=0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , opaque, addr, val);
#line 2435 "trace/trace-hw_net.h"
        } else {
#line 58 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_aprom_writeb " "opaque=%p addr=0x%08x val=0x%02x" "\n", opaque, addr, val);
#line 2439 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_aprom_writeb(void * opaque, uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_aprom_writeb(opaque, addr, val);
    }
}

#define TRACE_PCNET_APROM_READB_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_APROM_READB) || \
    false)

static inline void _nocheck__trace_pcnet_aprom_readb(void * opaque, uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_PCNET_APROM_READB) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 59 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_aprom_readb " "opaque=%p addr=0x%08x val=0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , opaque, addr, val);
#line 2466 "trace/trace-hw_net.h"
        } else {
#line 59 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_aprom_readb " "opaque=%p addr=0x%08x val=0x%02x" "\n", opaque, addr, val);
#line 2470 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_aprom_readb(void * opaque, uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_aprom_readb(opaque, addr, val);
    }
}

#define TRACE_PCNET_IOPORT_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_IOPORT_READ) || \
    false)

static inline void _nocheck__trace_pcnet_ioport_read(void * opaque, uint64_t addr, unsigned size)
{
    if (trace_event_get_state(TRACE_PCNET_IOPORT_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 60 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_ioport_read " "opaque=%p addr=0x%"PRIx64" size=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , opaque, addr, size);
#line 2497 "trace/trace-hw_net.h"
        } else {
#line 60 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_ioport_read " "opaque=%p addr=0x%"PRIx64" size=%d" "\n", opaque, addr, size);
#line 2501 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_ioport_read(void * opaque, uint64_t addr, unsigned size)
{
    if (true) {
        _nocheck__trace_pcnet_ioport_read(opaque, addr, size);
    }
}

#define TRACE_PCNET_IOPORT_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_PCNET_IOPORT_WRITE) || \
    false)

static inline void _nocheck__trace_pcnet_ioport_write(void * opaque, uint64_t addr, uint64_t data, unsigned size)
{
    if (trace_event_get_state(TRACE_PCNET_IOPORT_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 61 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:pcnet_ioport_write " "opaque=%p addr=0x%"PRIx64" data=0x%"PRIx64" size=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , opaque, addr, data, size);
#line 2528 "trace/trace-hw_net.h"
        } else {
#line 61 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("pcnet_ioport_write " "opaque=%p addr=0x%"PRIx64" data=0x%"PRIx64" size=%d" "\n", opaque, addr, data, size);
#line 2532 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_pcnet_ioport_write(void * opaque, uint64_t addr, uint64_t data, unsigned size)
{
    if (true) {
        _nocheck__trace_pcnet_ioport_write(opaque, addr, data, size);
    }
}

#define TRACE_NET_RX_PKT_PARSED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_PARSED) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_parsed(bool ip4, bool ip6, bool udp, bool tcp, size_t l3o, size_t l4o, size_t l5o)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_PARSED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 64 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_parsed " "RX packet parsed: ip4: %d, ip6: %d, udp: %d, tcp: %d, l3 offset: %zu, l4 offset: %zu, l5 offset: %zu" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ip4, ip6, udp, tcp, l3o, l4o, l5o);
#line 2559 "trace/trace-hw_net.h"
        } else {
#line 64 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_parsed " "RX packet parsed: ip4: %d, ip6: %d, udp: %d, tcp: %d, l3 offset: %zu, l4 offset: %zu, l5 offset: %zu" "\n", ip4, ip6, udp, tcp, l3o, l4o, l5o);
#line 2563 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_parsed(bool ip4, bool ip6, bool udp, bool tcp, size_t l3o, size_t l4o, size_t l5o)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_parsed(ip4, ip6, udp, tcp, l3o, l4o, l5o);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_entry(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 65 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_validate_entry " "Starting L4 checksum validation" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2590 "trace/trace-hw_net.h"
        } else {
#line 65 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_validate_entry " "Starting L4 checksum validation" "\n");
#line 2594 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_validate_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_entry();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_not_xxp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 66 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_validate_not_xxp " "Not a TCP/UDP packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2621 "trace/trace-hw_net.h"
        } else {
#line 66 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_validate_not_xxp " "Not a TCP/UDP packet" "\n");
#line 2625 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_validate_not_xxp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_not_xxp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_udp_with_no_checksum(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 67 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_validate_udp_with_no_checksum " "UDP packet without checksum" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2652 "trace/trace-hw_net.h"
        } else {
#line 67 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_validate_udp_with_no_checksum " "UDP packet without checksum" "\n");
#line 2656 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_validate_udp_with_no_checksum(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_udp_with_no_checksum();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_ip4_fragment(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 68 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_validate_ip4_fragment " "IP4 fragment" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2683 "trace/trace-hw_net.h"
        } else {
#line 68 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_validate_ip4_fragment " "IP4 fragment" "\n");
#line 2687 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_validate_ip4_fragment(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_ip4_fragment();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_csum(bool csum_valid)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 69 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_validate_csum " "Checksum valid: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , csum_valid);
#line 2714 "trace/trace-hw_net.h"
        } else {
#line 69 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_validate_csum " "Checksum valid: %d" "\n", csum_valid);
#line 2718 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_validate_csum(bool csum_valid)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_csum(csum_valid);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_entry(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 71 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_calc_entry " "Starting L4 checksum calculation" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2745 "trace/trace-hw_net.h"
        } else {
#line 71 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_calc_entry " "Starting L4 checksum calculation" "\n");
#line 2749 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_calc_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_entry();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_udp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 72 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_calc_ip4_udp " "IP4/UDP packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2776 "trace/trace-hw_net.h"
        } else {
#line 72 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_calc_ip4_udp " "IP4/UDP packet" "\n");
#line 2780 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip4_udp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_udp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_tcp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 73 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_calc_ip4_tcp " "IP4/TCP packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2807 "trace/trace-hw_net.h"
        } else {
#line 73 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_calc_ip4_tcp " "IP4/TCP packet" "\n");
#line 2811 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip4_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_tcp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_udp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 74 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_calc_ip6_udp " "IP6/UDP packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2838 "trace/trace-hw_net.h"
        } else {
#line 74 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_calc_ip6_udp " "IP6/UDP packet" "\n");
#line 2842 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip6_udp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_udp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_tcp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 75 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_calc_ip6_tcp " "IP6/TCP packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2869 "trace/trace-hw_net.h"
        } else {
#line 75 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_calc_ip6_tcp " "IP6/TCP packet" "\n");
#line 2873 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip6_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_tcp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ph_csum(uint32_t cntr, uint16_t csl)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 76 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_calc_ph_csum " "Pseudo-header: checksum counter %u, length %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cntr, csl);
#line 2900 "trace/trace-hw_net.h"
        } else {
#line 76 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_calc_ph_csum " "Pseudo-header: checksum counter %u, length %u" "\n", cntr, csl);
#line 2904 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_calc_ph_csum(uint32_t cntr, uint16_t csl)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ph_csum(cntr, csl);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_csum(size_t l4hdr_off, uint16_t csl, uint32_t cntr, uint16_t csum)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 77 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_calc_csum " "L4 Checksum: L4 header offset: %zu, length: %u, counter: 0x%X, final checksum: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , l4hdr_off, csl, cntr, csum);
#line 2931 "trace/trace-hw_net.h"
        } else {
#line 77 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_calc_csum " "L4 Checksum: L4 header offset: %zu, length: %u, counter: 0x%X, final checksum: 0x%X" "\n", l4hdr_off, csl, cntr, csum);
#line 2935 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_calc_csum(size_t l4hdr_off, uint16_t csl, uint32_t cntr, uint16_t csum)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_csum(l4hdr_off, csl, cntr, csum);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_entry(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 79 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_fix_entry " "Starting L4 checksum correction" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 2962 "trace/trace-hw_net.h"
        } else {
#line 79 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_fix_entry " "Starting L4 checksum correction" "\n");
#line 2966 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_fix_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_entry();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_tcp(uint32_t l4_cso)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 80 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_fix_tcp " "TCP packet, L4 cso: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , l4_cso);
#line 2993 "trace/trace-hw_net.h"
        } else {
#line 80 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_fix_tcp " "TCP packet, L4 cso: %u" "\n", l4_cso);
#line 2997 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_fix_tcp(uint32_t l4_cso)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_tcp(l4_cso);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_udp(uint32_t l4_cso)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 81 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_fix_udp " "UDP packet, L4 cso: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , l4_cso);
#line 3024 "trace/trace-hw_net.h"
        } else {
#line 81 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_fix_udp " "UDP packet, L4 cso: %u" "\n", l4_cso);
#line 3028 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_fix_udp(uint32_t l4_cso)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_udp(l4_cso);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_not_xxp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 82 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_fix_not_xxp " "Not an IP4 packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3055 "trace/trace-hw_net.h"
        } else {
#line 82 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_fix_not_xxp " "Not an IP4 packet" "\n");
#line 3059 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_fix_not_xxp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_not_xxp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_ip4_fragment(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 83 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_fix_ip4_fragment " "IP4 fragment" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3086 "trace/trace-hw_net.h"
        } else {
#line 83 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_fix_ip4_fragment " "IP4 fragment" "\n");
#line 3090 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_fix_ip4_fragment(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_ip4_fragment();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_udp_with_no_checksum(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 84 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_fix_udp_with_no_checksum " "UDP packet without checksum" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3117 "trace/trace-hw_net.h"
        } else {
#line 84 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_fix_udp_with_no_checksum " "UDP packet without checksum" "\n");
#line 3121 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_fix_udp_with_no_checksum(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_udp_with_no_checksum();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_csum(uint32_t cso, uint16_t csum)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 85 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l4_csum_fix_csum " "L4 Checksum: Offset: %u, value 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cso, csum);
#line 3148 "trace/trace-hw_net.h"
        } else {
#line 85 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l4_csum_fix_csum " "L4 Checksum: Offset: %u, value 0x%X" "\n", cso, csum);
#line 3152 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l4_csum_fix_csum(uint32_t cso, uint16_t csum)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_csum(cso, csum);
    }
}

#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l3_csum_validate_entry(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 87 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l3_csum_validate_entry " "Starting L3 checksum validation" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3179 "trace/trace-hw_net.h"
        } else {
#line 87 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l3_csum_validate_entry " "Starting L3 checksum validation" "\n");
#line 3183 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l3_csum_validate_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l3_csum_validate_entry();
    }
}

#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l3_csum_validate_not_ip4(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 88 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l3_csum_validate_not_ip4 " "Not an IP4 packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3210 "trace/trace-hw_net.h"
        } else {
#line 88 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l3_csum_validate_not_ip4 " "Not an IP4 packet" "\n");
#line 3214 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l3_csum_validate_not_ip4(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l3_csum_validate_not_ip4();
    }
}

#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_l3_csum_validate_csum(size_t l3hdr_off, uint32_t csl, uint32_t cntr, uint16_t csum, bool csum_valid)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 89 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_l3_csum_validate_csum " "L3 Checksum: L3 header offset: %zu, length: %u, counter: 0x%X, final checksum: 0x%X, valid: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , l3hdr_off, csl, cntr, csum, csum_valid);
#line 3241 "trace/trace-hw_net.h"
        } else {
#line 89 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_l3_csum_validate_csum " "L3 Checksum: L3 header offset: %zu, length: %u, counter: 0x%X, final checksum: 0x%X, valid: %d" "\n", l3hdr_off, csl, cntr, csum, csum_valid);
#line 3245 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_l3_csum_validate_csum(size_t l3hdr_off, uint32_t csl, uint32_t cntr, uint16_t csum, bool csum_valid)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l3_csum_validate_csum(l3hdr_off, csl, cntr, csum, csum_valid);
    }
}

#define TRACE_NET_RX_PKT_RSS_IP4_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP4) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip4(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP4) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 91 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip4 " "Calculating IPv4 RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3272 "trace/trace-hw_net.h"
        } else {
#line 91 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip4 " "Calculating IPv4 RSS  hash" "\n");
#line 3276 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip4(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip4();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP4_TCP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP4_TCP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip4_tcp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP4_TCP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 92 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip4_tcp " "Calculating IPv4/TCP RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3303 "trace/trace-hw_net.h"
        } else {
#line 92 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip4_tcp " "Calculating IPv4/TCP RSS  hash" "\n");
#line 3307 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip4_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip4_tcp();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP4_UDP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP4_UDP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip4_udp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP4_UDP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 93 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip4_udp " "Calculating IPv4/UDP RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3334 "trace/trace-hw_net.h"
        } else {
#line 93 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip4_udp " "Calculating IPv4/UDP RSS  hash" "\n");
#line 3338 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip4_udp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip4_udp();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_TCP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP6_TCP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6_tcp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP6_TCP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 94 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip6_tcp " "Calculating IPv6/TCP RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3365 "trace/trace-hw_net.h"
        } else {
#line 94 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip6_tcp " "Calculating IPv6/TCP RSS  hash" "\n");
#line 3369 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip6_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6_tcp();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_UDP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP6_UDP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6_udp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP6_UDP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 95 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip6_udp " "Calculating IPv6/UDP RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3396 "trace/trace-hw_net.h"
        } else {
#line 95 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip6_udp " "Calculating IPv6/UDP RSS  hash" "\n");
#line 3400 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip6_udp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6_udp();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP6) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP6) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 96 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip6 " "Calculating IPv6 RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3427 "trace/trace-hw_net.h"
        } else {
#line 96 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip6 " "Calculating IPv6 RSS  hash" "\n");
#line 3431 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip6(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_EX_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP6_EX) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6_ex(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP6_EX) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 97 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip6_ex " "Calculating IPv6/EX RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3458 "trace/trace-hw_net.h"
        } else {
#line 97 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip6_ex " "Calculating IPv6/EX RSS  hash" "\n");
#line 3462 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip6_ex(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6_ex();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_EX_TCP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP6_EX_TCP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6_ex_tcp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP6_EX_TCP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 98 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip6_ex_tcp " "Calculating IPv6/EX/TCP RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3489 "trace/trace-hw_net.h"
        } else {
#line 98 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip6_ex_tcp " "Calculating IPv6/EX/TCP RSS  hash" "\n");
#line 3493 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip6_ex_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6_ex_tcp();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_EX_UDP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_IP6_EX_UDP) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6_ex_udp(void)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_IP6_EX_UDP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 99 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_ip6_ex_udp " "Calculating IPv6/EX/UDP RSS  hash" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3520 "trace/trace-hw_net.h"
        } else {
#line 99 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_ip6_ex_udp " "Calculating IPv6/EX/UDP RSS  hash" "\n");
#line 3524 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_ip6_ex_udp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6_ex_udp();
    }
}

#define TRACE_NET_RX_PKT_RSS_HASH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_HASH) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_hash(size_t rss_length, uint32_t rss_hash)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_HASH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 100 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_hash " "RSS hash for %zu bytes: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , rss_length, rss_hash);
#line 3551 "trace/trace-hw_net.h"
        } else {
#line 100 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_hash " "RSS hash for %zu bytes: 0x%X" "\n", rss_length, rss_hash);
#line 3555 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_hash(size_t rss_length, uint32_t rss_hash)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_hash(rss_length, rss_hash);
    }
}

#define TRACE_NET_RX_PKT_RSS_ADD_CHUNK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NET_RX_PKT_RSS_ADD_CHUNK) || \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_add_chunk(void* ptr, size_t size, size_t input_offset)
{
    if (trace_event_get_state(TRACE_NET_RX_PKT_RSS_ADD_CHUNK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 101 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:net_rx_pkt_rss_add_chunk " "Add RSS chunk %p, %zu bytes, RSS input offset %zu bytes" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ptr, size, input_offset);
#line 3582 "trace/trace-hw_net.h"
        } else {
#line 101 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("net_rx_pkt_rss_add_chunk " "Add RSS chunk %p, %zu bytes, RSS input offset %zu bytes" "\n", ptr, size, input_offset);
#line 3586 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_net_rx_pkt_rss_add_chunk(void* ptr, size_t size, size_t input_offset)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_add_chunk(ptr, size, input_offset);
    }
}

#define TRACE_E1000_RECEIVER_OVERRUN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000_RECEIVER_OVERRUN) || \
    false)

static inline void _nocheck__trace_e1000_receiver_overrun(size_t s, uint32_t rdh, uint32_t rdt)
{
    if (trace_event_get_state(TRACE_E1000_RECEIVER_OVERRUN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 104 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000_receiver_overrun " "Receiver overrun: dropped packet of %zu bytes, RDH=%u, RDT=%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s, rdh, rdt);
#line 3613 "trace/trace-hw_net.h"
        } else {
#line 104 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000_receiver_overrun " "Receiver overrun: dropped packet of %zu bytes, RDH=%u, RDT=%u" "\n", s, rdh, rdt);
#line 3617 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000_receiver_overrun(size_t s, uint32_t rdh, uint32_t rdt)
{
    if (true) {
        _nocheck__trace_e1000_receiver_overrun(s, rdh, rdt);
    }
}

#define TRACE_E1000X_RX_CAN_RECV_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_RX_CAN_RECV_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000x_rx_can_recv_disabled(bool link_up, bool rx_enabled, bool pci_master)
{
    if (trace_event_get_state(TRACE_E1000X_RX_CAN_RECV_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 107 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_rx_can_recv_disabled " "link_up: %d, rx_enabled %d, pci_master %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , link_up, rx_enabled, pci_master);
#line 3644 "trace/trace-hw_net.h"
        } else {
#line 107 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_rx_can_recv_disabled " "link_up: %d, rx_enabled %d, pci_master %d" "\n", link_up, rx_enabled, pci_master);
#line 3648 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_rx_can_recv_disabled(bool link_up, bool rx_enabled, bool pci_master)
{
    if (true) {
        _nocheck__trace_e1000x_rx_can_recv_disabled(link_up, rx_enabled, pci_master);
    }
}

#define TRACE_E1000X_VLAN_IS_VLAN_PKT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_VLAN_IS_VLAN_PKT) || \
    false)

static inline void _nocheck__trace_e1000x_vlan_is_vlan_pkt(bool is_vlan_pkt, uint16_t eth_proto, uint16_t vet)
{
    if (trace_event_get_state(TRACE_E1000X_VLAN_IS_VLAN_PKT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 108 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_vlan_is_vlan_pkt " "Is VLAN packet: %d, ETH proto: 0x%X, VET: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , is_vlan_pkt, eth_proto, vet);
#line 3675 "trace/trace-hw_net.h"
        } else {
#line 108 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_vlan_is_vlan_pkt " "Is VLAN packet: %d, ETH proto: 0x%X, VET: 0x%X" "\n", is_vlan_pkt, eth_proto, vet);
#line 3679 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_vlan_is_vlan_pkt(bool is_vlan_pkt, uint16_t eth_proto, uint16_t vet)
{
    if (true) {
        _nocheck__trace_e1000x_vlan_is_vlan_pkt(is_vlan_pkt, eth_proto, vet);
    }
}

#define TRACE_E1000X_RX_FLT_UCAST_MATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_RX_FLT_UCAST_MATCH) || \
    false)

static inline void _nocheck__trace_e1000x_rx_flt_ucast_match(uint32_t idx, uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (trace_event_get_state(TRACE_E1000X_RX_FLT_UCAST_MATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 109 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_rx_flt_ucast_match " "unicast match[%d]: %02x:%02x:%02x:%02x:%02x:%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx, b0, b1, b2, b3, b4, b5);
#line 3706 "trace/trace-hw_net.h"
        } else {
#line 109 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_rx_flt_ucast_match " "unicast match[%d]: %02x:%02x:%02x:%02x:%02x:%02x" "\n", idx, b0, b1, b2, b3, b4, b5);
#line 3710 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_rx_flt_ucast_match(uint32_t idx, uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000x_rx_flt_ucast_match(idx, b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000X_RX_FLT_UCAST_MISMATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_RX_FLT_UCAST_MISMATCH) || \
    false)

static inline void _nocheck__trace_e1000x_rx_flt_ucast_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (trace_event_get_state(TRACE_E1000X_RX_FLT_UCAST_MISMATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 110 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_rx_flt_ucast_mismatch " "unicast mismatch: %02x:%02x:%02x:%02x:%02x:%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , b0, b1, b2, b3, b4, b5);
#line 3737 "trace/trace-hw_net.h"
        } else {
#line 110 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_rx_flt_ucast_mismatch " "unicast mismatch: %02x:%02x:%02x:%02x:%02x:%02x" "\n", b0, b1, b2, b3, b4, b5);
#line 3741 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_rx_flt_ucast_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000x_rx_flt_ucast_mismatch(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_RX_FLT_INEXACT_MISMATCH) || \
    false)

static inline void _nocheck__trace_e1000x_rx_flt_inexact_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5, uint32_t mo, uint32_t mta, uint32_t mta_val)
{
    if (trace_event_get_state(TRACE_E1000X_RX_FLT_INEXACT_MISMATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 111 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_rx_flt_inexact_mismatch " "inexact mismatch: %02x:%02x:%02x:%02x:%02x:%02x MO %d MTA[%d] 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , b0, b1, b2, b3, b4, b5, mo, mta, mta_val);
#line 3768 "trace/trace-hw_net.h"
        } else {
#line 111 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_rx_flt_inexact_mismatch " "inexact mismatch: %02x:%02x:%02x:%02x:%02x:%02x MO %d MTA[%d] 0x%x" "\n", b0, b1, b2, b3, b4, b5, mo, mta, mta_val);
#line 3772 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_rx_flt_inexact_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5, uint32_t mo, uint32_t mta, uint32_t mta_val)
{
    if (true) {
        _nocheck__trace_e1000x_rx_flt_inexact_mismatch(b0, b1, b2, b3, b4, b5, mo, mta, mta_val);
    }
}

#define TRACE_E1000X_RX_LINK_DOWN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_RX_LINK_DOWN) || \
    false)

static inline void _nocheck__trace_e1000x_rx_link_down(uint32_t status_reg)
{
    if (trace_event_get_state(TRACE_E1000X_RX_LINK_DOWN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 112 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_rx_link_down " "Received packet dropped because the link is down STATUS = %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , status_reg);
#line 3799 "trace/trace-hw_net.h"
        } else {
#line 112 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_rx_link_down " "Received packet dropped because the link is down STATUS = %u" "\n", status_reg);
#line 3803 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_rx_link_down(uint32_t status_reg)
{
    if (true) {
        _nocheck__trace_e1000x_rx_link_down(status_reg);
    }
}

#define TRACE_E1000X_RX_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_RX_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000x_rx_disabled(uint32_t rctl_reg)
{
    if (trace_event_get_state(TRACE_E1000X_RX_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 113 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_rx_disabled " "Received packet dropped because receive is disabled RCTL = %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , rctl_reg);
#line 3830 "trace/trace-hw_net.h"
        } else {
#line 113 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_rx_disabled " "Received packet dropped because receive is disabled RCTL = %u" "\n", rctl_reg);
#line 3834 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_rx_disabled(uint32_t rctl_reg)
{
    if (true) {
        _nocheck__trace_e1000x_rx_disabled(rctl_reg);
    }
}

#define TRACE_E1000X_RX_OVERSIZED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_RX_OVERSIZED) || \
    false)

static inline void _nocheck__trace_e1000x_rx_oversized(size_t size)
{
    if (trace_event_get_state(TRACE_E1000X_RX_OVERSIZED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 114 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_rx_oversized " "Received packet dropped because it was oversized (%zu bytes)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 3861 "trace/trace-hw_net.h"
        } else {
#line 114 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_rx_oversized " "Received packet dropped because it was oversized (%zu bytes)" "\n", size);
#line 3865 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_rx_oversized(size_t size)
{
    if (true) {
        _nocheck__trace_e1000x_rx_oversized(size);
    }
}

#define TRACE_E1000X_MAC_INDICATE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_MAC_INDICATE) || \
    false)

static inline void _nocheck__trace_e1000x_mac_indicate(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (trace_event_get_state(TRACE_E1000X_MAC_INDICATE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 115 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_mac_indicate " "Indicating MAC to guest: %02x:%02x:%02x:%02x:%02x:%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , b0, b1, b2, b3, b4, b5);
#line 3892 "trace/trace-hw_net.h"
        } else {
#line 115 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_mac_indicate " "Indicating MAC to guest: %02x:%02x:%02x:%02x:%02x:%02x" "\n", b0, b1, b2, b3, b4, b5);
#line 3896 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_mac_indicate(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000x_mac_indicate(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000X_LINK_NEGOTIATION_START_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_LINK_NEGOTIATION_START) || \
    false)

static inline void _nocheck__trace_e1000x_link_negotiation_start(void)
{
    if (trace_event_get_state(TRACE_E1000X_LINK_NEGOTIATION_START) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 116 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_link_negotiation_start " "Start link auto negotiation" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3923 "trace/trace-hw_net.h"
        } else {
#line 116 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_link_negotiation_start " "Start link auto negotiation" "\n");
#line 3927 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_link_negotiation_start(void)
{
    if (true) {
        _nocheck__trace_e1000x_link_negotiation_start();
    }
}

#define TRACE_E1000X_LINK_NEGOTIATION_DONE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000X_LINK_NEGOTIATION_DONE) || \
    false)

static inline void _nocheck__trace_e1000x_link_negotiation_done(void)
{
    if (trace_event_get_state(TRACE_E1000X_LINK_NEGOTIATION_DONE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 117 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000x_link_negotiation_done " "Auto negotiation is completed" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 3954 "trace/trace-hw_net.h"
        } else {
#line 117 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000x_link_negotiation_done " "Auto negotiation is completed" "\n");
#line 3958 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000x_link_negotiation_done(void)
{
    if (true) {
        _nocheck__trace_e1000x_link_negotiation_done();
    }
}

#define TRACE_E1000E_CORE_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_WRITE) || \
    false)

static inline void _nocheck__trace_e1000e_core_write(uint64_t index, uint32_t size, uint64_t val)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 120 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_write " "Write to register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, size, val);
#line 3985 "trace/trace-hw_net.h"
        } else {
#line 120 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_write " "Write to register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n", index, size, val);
#line 3989 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_write(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_core_write(index, size, val);
    }
}

#define TRACE_E1000E_CORE_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_READ) || \
    false)

static inline void _nocheck__trace_e1000e_core_read(uint64_t index, uint32_t size, uint64_t val)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 121 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_read " "Read from register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, size, val);
#line 4016 "trace/trace-hw_net.h"
        } else {
#line 121 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_read " "Read from register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n", index, size, val);
#line 4020 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_read(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_core_read(index, size, val);
    }
}

#define TRACE_E1000E_CORE_MDIC_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_MDIC_READ) || \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_read(uint8_t page, uint32_t addr, uint32_t data)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_MDIC_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 122 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_mdic_read " "MDIC READ: PHY[%u][%u] = 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , page, addr, data);
#line 4047 "trace/trace-hw_net.h"
        } else {
#line 122 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_mdic_read " "MDIC READ: PHY[%u][%u] = 0x%x" "\n", page, addr, data);
#line 4051 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_mdic_read(uint8_t page, uint32_t addr, uint32_t data)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_read(page, addr, data);
    }
}

#define TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_MDIC_READ_UNHANDLED) || \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_read_unhandled(uint8_t page, uint32_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_MDIC_READ_UNHANDLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 123 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_mdic_read_unhandled " "MDIC READ: PHY[%u][%u] UNHANDLED" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , page, addr);
#line 4078 "trace/trace-hw_net.h"
        } else {
#line 123 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_mdic_read_unhandled " "MDIC READ: PHY[%u][%u] UNHANDLED" "\n", page, addr);
#line 4082 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_mdic_read_unhandled(uint8_t page, uint32_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_read_unhandled(page, addr);
    }
}

#define TRACE_E1000E_CORE_MDIC_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_MDIC_WRITE) || \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_write(uint8_t page, uint32_t addr, uint32_t data)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_MDIC_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 124 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_mdic_write " "MDIC WRITE: PHY[%u][%u] = 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , page, addr, data);
#line 4109 "trace/trace-hw_net.h"
        } else {
#line 124 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_mdic_write " "MDIC WRITE: PHY[%u][%u] = 0x%x" "\n", page, addr, data);
#line 4113 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_mdic_write(uint8_t page, uint32_t addr, uint32_t data)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_write(page, addr, data);
    }
}

#define TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED) || \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_write_unhandled(uint8_t page, uint32_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 125 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_mdic_write_unhandled " "MDIC WRITE: PHY[%u][%u] UNHANDLED" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , page, addr);
#line 4140 "trace/trace-hw_net.h"
        } else {
#line 125 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_mdic_write_unhandled " "MDIC WRITE: PHY[%u][%u] UNHANDLED" "\n", page, addr);
#line 4144 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_mdic_write_unhandled(uint8_t page, uint32_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_write_unhandled(page, addr);
    }
}

#define TRACE_E1000E_CORE_CTRL_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_CTRL_WRITE) || \
    false)

static inline void _nocheck__trace_e1000e_core_ctrl_write(uint64_t index, uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_CTRL_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 126 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_ctrl_write " "Write CTRL register 0x%"PRIx64", value: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, val);
#line 4171 "trace/trace-hw_net.h"
        } else {
#line 126 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_ctrl_write " "Write CTRL register 0x%"PRIx64", value: 0x%X" "\n", index, val);
#line 4175 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_ctrl_write(uint64_t index, uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_core_ctrl_write(index, val);
    }
}

#define TRACE_E1000E_CORE_CTRL_SW_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_CTRL_SW_RESET) || \
    false)

static inline void _nocheck__trace_e1000e_core_ctrl_sw_reset(void)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_CTRL_SW_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 127 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_ctrl_sw_reset " "Doing SW reset" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4202 "trace/trace-hw_net.h"
        } else {
#line 127 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_ctrl_sw_reset " "Doing SW reset" "\n");
#line 4206 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_ctrl_sw_reset(void)
{
    if (true) {
        _nocheck__trace_e1000e_core_ctrl_sw_reset();
    }
}

#define TRACE_E1000E_CORE_CTRL_PHY_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CORE_CTRL_PHY_RESET) || \
    false)

static inline void _nocheck__trace_e1000e_core_ctrl_phy_reset(void)
{
    if (trace_event_get_state(TRACE_E1000E_CORE_CTRL_PHY_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 128 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_core_ctrl_phy_reset " "Doing PHY reset" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4233 "trace/trace-hw_net.h"
        } else {
#line 128 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_core_ctrl_phy_reset " "Doing PHY reset" "\n");
#line 4237 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_core_ctrl_phy_reset(void)
{
    if (true) {
        _nocheck__trace_e1000e_core_ctrl_phy_reset();
    }
}

#define TRACE_E1000E_LINK_AUTONEG_FLOWCTL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_LINK_AUTONEG_FLOWCTL) || \
    false)

static inline void _nocheck__trace_e1000e_link_autoneg_flowctl(bool enabled)
{
    if (trace_event_get_state(TRACE_E1000E_LINK_AUTONEG_FLOWCTL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 130 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_link_autoneg_flowctl " "Auto-negotiated flow control state is %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , enabled);
#line 4264 "trace/trace-hw_net.h"
        } else {
#line 130 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_link_autoneg_flowctl " "Auto-negotiated flow control state is %d" "\n", enabled);
#line 4268 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_link_autoneg_flowctl(bool enabled)
{
    if (true) {
        _nocheck__trace_e1000e_link_autoneg_flowctl(enabled);
    }
}

#define TRACE_E1000E_LINK_SET_PARAMS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_LINK_SET_PARAMS) || \
    false)

static inline void _nocheck__trace_e1000e_link_set_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
    if (trace_event_get_state(TRACE_E1000E_LINK_SET_PARAMS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 131 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_link_set_params " "Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
#line 4295 "trace/trace-hw_net.h"
        } else {
#line 131 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_link_set_params " "Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d" "\n", autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
#line 4299 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_link_set_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
    if (true) {
        _nocheck__trace_e1000e_link_set_params(autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
    }
}

#define TRACE_E1000E_LINK_READ_PARAMS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_LINK_READ_PARAMS) || \
    false)

static inline void _nocheck__trace_e1000e_link_read_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
    if (trace_event_get_state(TRACE_E1000E_LINK_READ_PARAMS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 132 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_link_read_params " "Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
#line 4326 "trace/trace-hw_net.h"
        } else {
#line 132 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_link_read_params " "Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d" "\n", autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
#line 4330 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_link_read_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
    if (true) {
        _nocheck__trace_e1000e_link_read_params(autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
    }
}

#define TRACE_E1000E_LINK_SET_EXT_PARAMS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_LINK_SET_EXT_PARAMS) || \
    false)

static inline void _nocheck__trace_e1000e_link_set_ext_params(bool asd_check, bool speed_select_bypass)
{
    if (trace_event_get_state(TRACE_E1000E_LINK_SET_EXT_PARAMS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 133 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_link_set_ext_params " "Set extended link params: ASD check: %d, Speed select bypass: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , asd_check, speed_select_bypass);
#line 4357 "trace/trace-hw_net.h"
        } else {
#line 133 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_link_set_ext_params " "Set extended link params: ASD check: %d, Speed select bypass: %d" "\n", asd_check, speed_select_bypass);
#line 4361 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_link_set_ext_params(bool asd_check, bool speed_select_bypass)
{
    if (true) {
        _nocheck__trace_e1000e_link_set_ext_params(asd_check, speed_select_bypass);
    }
}

#define TRACE_E1000E_LINK_STATUS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_LINK_STATUS) || \
    false)

static inline void _nocheck__trace_e1000e_link_status(bool link_up, bool full_dplx, uint32_t speed, uint32_t asdv)
{
    if (trace_event_get_state(TRACE_E1000E_LINK_STATUS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 134 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_link_status " "Link up: %d, Duplex: %d, Speed: %d, ASDV: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , link_up, full_dplx, speed, asdv);
#line 4388 "trace/trace-hw_net.h"
        } else {
#line 134 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_link_status " "Link up: %d, Duplex: %d, Speed: %d, ASDV: %d" "\n", link_up, full_dplx, speed, asdv);
#line 4392 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_link_status(bool link_up, bool full_dplx, uint32_t speed, uint32_t asdv)
{
    if (true) {
        _nocheck__trace_e1000e_link_status(link_up, full_dplx, speed, asdv);
    }
}

#define TRACE_E1000E_LINK_STATUS_CHANGED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_LINK_STATUS_CHANGED) || \
    false)

static inline void _nocheck__trace_e1000e_link_status_changed(bool status)
{
    if (trace_event_get_state(TRACE_E1000E_LINK_STATUS_CHANGED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 135 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_link_status_changed " "New link status: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , status);
#line 4419 "trace/trace-hw_net.h"
        } else {
#line 135 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_link_status_changed " "New link status: %d" "\n", status);
#line 4423 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_link_status_changed(bool status)
{
    if (true) {
        _nocheck__trace_e1000e_link_status_changed(status);
    }
}

#define TRACE_E1000E_WRN_REGS_WRITE_RO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_REGS_WRITE_RO) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_write_ro(uint64_t index, uint32_t size, uint64_t val)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_REGS_WRITE_RO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 137 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_regs_write_ro " "WARNING: Write to RO register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, size, val);
#line 4450 "trace/trace-hw_net.h"
        } else {
#line 137 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_regs_write_ro " "WARNING: Write to RO register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n", index, size, val);
#line 4454 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_regs_write_ro(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_write_ro(index, size, val);
    }
}

#define TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_write_unknown(uint64_t index, uint32_t size, uint64_t val)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 138 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_regs_write_unknown " "WARNING: Write to unknown register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, size, val);
#line 4481 "trace/trace-hw_net.h"
        } else {
#line 138 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_regs_write_unknown " "WARNING: Write to unknown register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64 "\n", index, size, val);
#line 4485 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_regs_write_unknown(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_write_unknown(index, size, val);
    }
}

#define TRACE_E1000E_WRN_REGS_READ_UNKNOWN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_REGS_READ_UNKNOWN) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_read_unknown(uint64_t index, uint32_t size)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_REGS_READ_UNKNOWN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 139 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_regs_read_unknown " "WARNING: Read from unknown register 0x%"PRIx64", %d byte(s)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, size);
#line 4512 "trace/trace-hw_net.h"
        } else {
#line 139 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_regs_read_unknown " "WARNING: Read from unknown register 0x%"PRIx64", %d byte(s)" "\n", index, size);
#line 4516 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_regs_read_unknown(uint64_t index, uint32_t size)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_read_unknown(index, size);
    }
}

#define TRACE_E1000E_WRN_REGS_READ_TRIVIAL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_REGS_READ_TRIVIAL) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_read_trivial(uint32_t index)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_REGS_READ_TRIVIAL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 140 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_regs_read_trivial " "WARNING: Reading register at offset: 0x%05x. It is not fully implemented." "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index);
#line 4543 "trace/trace-hw_net.h"
        } else {
#line 140 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_regs_read_trivial " "WARNING: Reading register at offset: 0x%05x. It is not fully implemented." "\n", index);
#line 4547 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_regs_read_trivial(uint32_t index)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_read_trivial(index);
    }
}

#define TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_write_trivial(uint32_t index)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 141 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_regs_write_trivial " "WARNING: Writing to register at offset: 0x%05x. It is not fully implemented." "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index);
#line 4574 "trace/trace-hw_net.h"
        } else {
#line 141 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_regs_write_trivial " "WARNING: Writing to register at offset: 0x%05x. It is not fully implemented." "\n", index);
#line 4578 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_regs_write_trivial(uint32_t index)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_write_trivial(index);
    }
}

#define TRACE_E1000E_WRN_NO_TS_SUPPORT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_NO_TS_SUPPORT) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_no_ts_support(void)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_NO_TS_SUPPORT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 142 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_no_ts_support " "WARNING: Guest requested TX timestamping which is not supported" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4605 "trace/trace-hw_net.h"
        } else {
#line 142 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_no_ts_support " "WARNING: Guest requested TX timestamping which is not supported" "\n");
#line 4609 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_no_ts_support(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_no_ts_support();
    }
}

#define TRACE_E1000E_WRN_NO_SNAP_SUPPORT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_NO_SNAP_SUPPORT) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_no_snap_support(void)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_NO_SNAP_SUPPORT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 143 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_no_snap_support " "WARNING: Guest requested TX SNAP header update which is not supported" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4636 "trace/trace-hw_net.h"
        } else {
#line 143 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_no_snap_support " "WARNING: Guest requested TX SNAP header update which is not supported" "\n");
#line 4640 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_no_snap_support(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_no_snap_support();
    }
}

#define TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported(void)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 144 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_iscsi_filtering_not_supported " "WARNING: Guest requested iSCSI filtering  which is not supported" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4667 "trace/trace-hw_net.h"
        } else {
#line 144 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_iscsi_filtering_not_supported " "WARNING: Guest requested iSCSI filtering  which is not supported" "\n");
#line 4671 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_iscsi_filtering_not_supported(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported();
    }
}

#define TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported(void)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 145 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_nfsw_filtering_not_supported " "WARNING: Guest requested NFS write filtering  which is not supported" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4698 "trace/trace-hw_net.h"
        } else {
#line 145 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_nfsw_filtering_not_supported " "WARNING: Guest requested NFS write filtering  which is not supported" "\n");
#line 4702 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_nfsw_filtering_not_supported(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported();
    }
}

#define TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported(void)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 146 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_nfsr_filtering_not_supported " "WARNING: Guest requested NFS read filtering  which is not supported" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4729 "trace/trace-hw_net.h"
        } else {
#line 146 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_nfsr_filtering_not_supported " "WARNING: Guest requested NFS read filtering  which is not supported" "\n");
#line 4733 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_nfsr_filtering_not_supported(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported();
    }
}

#define TRACE_E1000E_TX_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_TX_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000e_tx_disabled(void)
{
    if (trace_event_get_state(TRACE_E1000E_TX_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 148 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_tx_disabled " "TX Disabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4760 "trace/trace-hw_net.h"
        } else {
#line 148 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_tx_disabled " "TX Disabled" "\n");
#line 4764 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_tx_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_tx_disabled();
    }
}

#define TRACE_E1000E_TX_DESCR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_TX_DESCR) || \
    false)

static inline void _nocheck__trace_e1000e_tx_descr(void * addr, uint32_t lower, uint32_t upper)
{
    if (trace_event_get_state(TRACE_E1000E_TX_DESCR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 149 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_tx_descr " "%p : %x %x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, lower, upper);
#line 4791 "trace/trace-hw_net.h"
        } else {
#line 149 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_tx_descr " "%p : %x %x" "\n", addr, lower, upper);
#line 4795 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_tx_descr(void * addr, uint32_t lower, uint32_t upper)
{
    if (true) {
        _nocheck__trace_e1000e_tx_descr(addr, lower, upper);
    }
}

#define TRACE_E1000E_RING_FREE_SPACE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RING_FREE_SPACE) || \
    false)

static inline void _nocheck__trace_e1000e_ring_free_space(int ridx, uint32_t rdlen, uint32_t rdh, uint32_t rdt)
{
    if (trace_event_get_state(TRACE_E1000E_RING_FREE_SPACE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 151 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_ring_free_space " "ring #%d: LEN: %u, DH: %u, DT: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ridx, rdlen, rdh, rdt);
#line 4822 "trace/trace-hw_net.h"
        } else {
#line 151 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_ring_free_space " "ring #%d: LEN: %u, DH: %u, DT: %u" "\n", ridx, rdlen, rdh, rdt);
#line 4826 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_ring_free_space(int ridx, uint32_t rdlen, uint32_t rdh, uint32_t rdt)
{
    if (true) {
        _nocheck__trace_e1000e_ring_free_space(ridx, rdlen, rdh, rdt);
    }
}

#define TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_CAN_RECV_RINGS_FULL) || \
    false)

static inline void _nocheck__trace_e1000e_rx_can_recv_rings_full(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_CAN_RECV_RINGS_FULL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 153 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_can_recv_rings_full " "Cannot receive: all rings are full" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4853 "trace/trace-hw_net.h"
        } else {
#line 153 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_can_recv_rings_full " "Cannot receive: all rings are full" "\n");
#line 4857 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_can_recv_rings_full(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_can_recv_rings_full();
    }
}

#define TRACE_E1000E_RX_CAN_RECV_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_CAN_RECV) || \
    false)

static inline void _nocheck__trace_e1000e_rx_can_recv(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_CAN_RECV) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 154 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_can_recv " "Can receive" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4884 "trace/trace-hw_net.h"
        } else {
#line 154 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_can_recv " "Can receive" "\n");
#line 4888 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_can_recv(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_can_recv();
    }
}

#define TRACE_E1000E_RX_HAS_BUFFERS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_HAS_BUFFERS) || \
    false)

static inline void _nocheck__trace_e1000e_rx_has_buffers(int ridx, uint32_t free_desc, size_t total_size, uint32_t desc_buf_size)
{
    if (trace_event_get_state(TRACE_E1000E_RX_HAS_BUFFERS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 155 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_has_buffers " "ring #%d: free descr: %u, packet size %zu, descr buffer size %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ridx, free_desc, total_size, desc_buf_size);
#line 4915 "trace/trace-hw_net.h"
        } else {
#line 155 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_has_buffers " "ring #%d: free descr: %u, packet size %zu, descr buffer size %u" "\n", ridx, free_desc, total_size, desc_buf_size);
#line 4919 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_has_buffers(int ridx, uint32_t free_desc, size_t total_size, uint32_t desc_buf_size)
{
    if (true) {
        _nocheck__trace_e1000e_rx_has_buffers(ridx, free_desc, total_size, desc_buf_size);
    }
}

#define TRACE_E1000E_RX_NULL_DESCRIPTOR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_NULL_DESCRIPTOR) || \
    false)

static inline void _nocheck__trace_e1000e_rx_null_descriptor(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_NULL_DESCRIPTOR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 156 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_null_descriptor " "Null RX descriptor!!" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 4946 "trace/trace-hw_net.h"
        } else {
#line 156 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_null_descriptor " "Null RX descriptor!!" "\n");
#line 4950 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_null_descriptor(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_null_descriptor();
    }
}

#define TRACE_E1000E_RX_FLT_VLAN_MISMATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_FLT_VLAN_MISMATCH) || \
    false)

static inline void _nocheck__trace_e1000e_rx_flt_vlan_mismatch(uint16_t vid)
{
    if (trace_event_get_state(TRACE_E1000E_RX_FLT_VLAN_MISMATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 157 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_flt_vlan_mismatch " "VID mismatch: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , vid);
#line 4977 "trace/trace-hw_net.h"
        } else {
#line 157 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_flt_vlan_mismatch " "VID mismatch: 0x%X" "\n", vid);
#line 4981 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_flt_vlan_mismatch(uint16_t vid)
{
    if (true) {
        _nocheck__trace_e1000e_rx_flt_vlan_mismatch(vid);
    }
}

#define TRACE_E1000E_RX_FLT_VLAN_MATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_FLT_VLAN_MATCH) || \
    false)

static inline void _nocheck__trace_e1000e_rx_flt_vlan_match(uint16_t vid)
{
    if (trace_event_get_state(TRACE_E1000E_RX_FLT_VLAN_MATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 158 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_flt_vlan_match " "VID match: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , vid);
#line 5008 "trace/trace-hw_net.h"
        } else {
#line 158 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_flt_vlan_match " "VID match: 0x%X" "\n", vid);
#line 5012 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_flt_vlan_match(uint16_t vid)
{
    if (true) {
        _nocheck__trace_e1000e_rx_flt_vlan_match(vid);
    }
}

#define TRACE_E1000E_RX_DESC_PS_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_DESC_PS_READ) || \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_ps_read(uint64_t a0, uint64_t a1, uint64_t a2, uint64_t a3)
{
    if (trace_event_get_state(TRACE_E1000E_RX_DESC_PS_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 159 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_desc_ps_read " "buffers: [0x%"PRIx64", 0x%"PRIx64", 0x%"PRIx64", 0x%"PRIx64"]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , a0, a1, a2, a3);
#line 5039 "trace/trace-hw_net.h"
        } else {
#line 159 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_desc_ps_read " "buffers: [0x%"PRIx64", 0x%"PRIx64", 0x%"PRIx64", 0x%"PRIx64"]" "\n", a0, a1, a2, a3);
#line 5043 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_desc_ps_read(uint64_t a0, uint64_t a1, uint64_t a2, uint64_t a3)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_ps_read(a0, a1, a2, a3);
    }
}

#define TRACE_E1000E_RX_DESC_PS_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_DESC_PS_WRITE) || \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_ps_write(uint16_t a0, uint16_t a1, uint16_t a2, uint16_t a3)
{
    if (trace_event_get_state(TRACE_E1000E_RX_DESC_PS_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 160 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_desc_ps_write " "bytes written: [%u, %u, %u, %u]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , a0, a1, a2, a3);
#line 5070 "trace/trace-hw_net.h"
        } else {
#line 160 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_desc_ps_write " "bytes written: [%u, %u, %u, %u]" "\n", a0, a1, a2, a3);
#line 5074 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_desc_ps_write(uint16_t a0, uint16_t a1, uint16_t a2, uint16_t a3)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_ps_write(a0, a1, a2, a3);
    }
}

#define TRACE_E1000E_RX_DESC_BUFF_SIZES_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_DESC_BUFF_SIZES) || \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_buff_sizes(uint32_t b0, uint32_t b1, uint32_t b2, uint32_t b3)
{
    if (trace_event_get_state(TRACE_E1000E_RX_DESC_BUFF_SIZES) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 161 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_desc_buff_sizes " "buffer sizes: [%u, %u, %u, %u]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , b0, b1, b2, b3);
#line 5101 "trace/trace-hw_net.h"
        } else {
#line 161 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_desc_buff_sizes " "buffer sizes: [%u, %u, %u, %u]" "\n", b0, b1, b2, b3);
#line 5105 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_desc_buff_sizes(uint32_t b0, uint32_t b1, uint32_t b2, uint32_t b3)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_buff_sizes(b0, b1, b2, b3);
    }
}

#define TRACE_E1000E_RX_DESC_LEN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_DESC_LEN) || \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_len(uint8_t rx_desc_len)
{
    if (trace_event_get_state(TRACE_E1000E_RX_DESC_LEN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 162 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_desc_len " "RX descriptor length: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , rx_desc_len);
#line 5132 "trace/trace-hw_net.h"
        } else {
#line 162 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_desc_len " "RX descriptor length: %u" "\n", rx_desc_len);
#line 5136 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_desc_len(uint8_t rx_desc_len)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_len(rx_desc_len);
    }
}

#define TRACE_E1000E_RX_DESC_BUFF_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_DESC_BUFF_WRITE) || \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_buff_write(uint8_t idx, uint64_t addr, uint16_t offset, const void* source, uint32_t len)
{
    if (trace_event_get_state(TRACE_E1000E_RX_DESC_BUFF_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 163 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_desc_buff_write " "buffer #%u, addr: 0x%"PRIx64", offset: %u, from: %p, length: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx, addr, offset, source, len);
#line 5163 "trace/trace-hw_net.h"
        } else {
#line 163 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_desc_buff_write " "buffer #%u, addr: 0x%"PRIx64", offset: %u, from: %p, length: %u" "\n", idx, addr, offset, source, len);
#line 5167 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_desc_buff_write(uint8_t idx, uint64_t addr, uint16_t offset, const void* source, uint32_t len)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_buff_write(idx, addr, offset, source, len);
    }
}

#define TRACE_E1000E_RX_DESCR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_DESCR) || \
    false)

static inline void _nocheck__trace_e1000e_rx_descr(int ridx, uint64_t base, uint8_t len)
{
    if (trace_event_get_state(TRACE_E1000E_RX_DESCR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 164 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_descr " "Next RX descriptor: ring #%d, PA: 0x%"PRIx64", length: %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ridx, base, len);
#line 5194 "trace/trace-hw_net.h"
        } else {
#line 164 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_descr " "Next RX descriptor: ring #%d, PA: 0x%"PRIx64", length: %u" "\n", ridx, base, len);
#line 5198 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_descr(int ridx, uint64_t base, uint8_t len)
{
    if (true) {
        _nocheck__trace_e1000e_rx_descr(ridx, base, len);
    }
}

#define TRACE_E1000E_RX_SET_RCTL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_SET_RCTL) || \
    false)

static inline void _nocheck__trace_e1000e_rx_set_rctl(uint32_t rctl)
{
    if (trace_event_get_state(TRACE_E1000E_RX_SET_RCTL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 165 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_set_rctl " "RCTL = 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , rctl);
#line 5225 "trace/trace-hw_net.h"
        } else {
#line 165 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_set_rctl " "RCTL = 0x%x" "\n", rctl);
#line 5229 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_set_rctl(uint32_t rctl)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_rctl(rctl);
    }
}

#define TRACE_E1000E_RX_RECEIVE_IOV_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RECEIVE_IOV) || \
    false)

static inline void _nocheck__trace_e1000e_rx_receive_iov(int iovcnt)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RECEIVE_IOV) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 166 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_receive_iov " "Received vector of %d fragments" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , iovcnt);
#line 5256 "trace/trace-hw_net.h"
        } else {
#line 166 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_receive_iov " "Received vector of %d fragments" "\n", iovcnt);
#line 5260 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_receive_iov(int iovcnt)
{
    if (true) {
        _nocheck__trace_e1000e_rx_receive_iov(iovcnt);
    }
}

#define TRACE_E1000E_RX_FLT_DROPPED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_FLT_DROPPED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_flt_dropped(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_FLT_DROPPED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 167 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_flt_dropped " "Received packet dropped by RX filter" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 5287 "trace/trace-hw_net.h"
        } else {
#line 167 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_flt_dropped " "Received packet dropped by RX filter" "\n");
#line 5291 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_flt_dropped(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_flt_dropped();
    }
}

#define TRACE_E1000E_RX_WRITTEN_TO_GUEST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_WRITTEN_TO_GUEST) || \
    false)

static inline void _nocheck__trace_e1000e_rx_written_to_guest(uint32_t causes)
{
    if (trace_event_get_state(TRACE_E1000E_RX_WRITTEN_TO_GUEST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 168 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_written_to_guest " "Received packet written to guest (ICR causes %u)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , causes);
#line 5318 "trace/trace-hw_net.h"
        } else {
#line 168 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_written_to_guest " "Received packet written to guest (ICR causes %u)" "\n", causes);
#line 5322 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_written_to_guest(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_written_to_guest(causes);
    }
}

#define TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST) || \
    false)

static inline void _nocheck__trace_e1000e_rx_not_written_to_guest(uint32_t causes)
{
    if (trace_event_get_state(TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 169 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_not_written_to_guest " "Received packet NOT written to guest (ICR causes %u)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , causes);
#line 5349 "trace/trace-hw_net.h"
        } else {
#line 169 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_not_written_to_guest " "Received packet NOT written to guest (ICR causes %u)" "\n", causes);
#line 5353 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_not_written_to_guest(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_not_written_to_guest(causes);
    }
}

#define TRACE_E1000E_RX_INTERRUPT_SET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_INTERRUPT_SET) || \
    false)

static inline void _nocheck__trace_e1000e_rx_interrupt_set(uint32_t causes)
{
    if (trace_event_get_state(TRACE_E1000E_RX_INTERRUPT_SET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 170 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_interrupt_set " "Receive interrupt set (ICR causes %u)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , causes);
#line 5380 "trace/trace-hw_net.h"
        } else {
#line 170 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_interrupt_set " "Receive interrupt set (ICR causes %u)" "\n", causes);
#line 5384 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_interrupt_set(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_interrupt_set(causes);
    }
}

#define TRACE_E1000E_RX_INTERRUPT_DELAYED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_INTERRUPT_DELAYED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_interrupt_delayed(uint32_t causes)
{
    if (trace_event_get_state(TRACE_E1000E_RX_INTERRUPT_DELAYED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 171 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_interrupt_delayed " "Receive interrupt delayed (ICR causes %u)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , causes);
#line 5411 "trace/trace-hw_net.h"
        } else {
#line 171 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_interrupt_delayed " "Receive interrupt delayed (ICR causes %u)" "\n", causes);
#line 5415 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_interrupt_delayed(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_interrupt_delayed(causes);
    }
}

#define TRACE_E1000E_RX_SET_CSO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_SET_CSO) || \
    false)

static inline void _nocheck__trace_e1000e_rx_set_cso(int cso_state)
{
    if (trace_event_get_state(TRACE_E1000E_RX_SET_CSO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 172 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_set_cso " "RX CSO state set to %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cso_state);
#line 5442 "trace/trace-hw_net.h"
        } else {
#line 172 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_set_cso " "RX CSO state set to %d" "\n", cso_state);
#line 5446 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_set_cso(int cso_state)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_cso(cso_state);
    }
}

#define TRACE_E1000E_RX_SET_RDT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_SET_RDT) || \
    false)

static inline void _nocheck__trace_e1000e_rx_set_rdt(int queue_idx, uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_RX_SET_RDT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 173 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_set_rdt " "Setting RDT[%d] = %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , queue_idx, val);
#line 5473 "trace/trace-hw_net.h"
        } else {
#line 173 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_set_rdt " "Setting RDT[%d] = %u" "\n", queue_idx, val);
#line 5477 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_set_rdt(int queue_idx, uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_rdt(queue_idx, val);
    }
}

#define TRACE_E1000E_RX_SET_RFCTL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_SET_RFCTL) || \
    false)

static inline void _nocheck__trace_e1000e_rx_set_rfctl(uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_RX_SET_RFCTL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 174 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_set_rfctl " "Setting RFCTL = 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val);
#line 5504 "trace/trace-hw_net.h"
        } else {
#line 174 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_set_rfctl " "Setting RFCTL = 0x%X" "\n", val);
#line 5508 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_set_rfctl(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_rfctl(val);
    }
}

#define TRACE_E1000E_RX_START_RECV_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_START_RECV) || \
    false)

static inline void _nocheck__trace_e1000e_rx_start_recv(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_START_RECV) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 175 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_start_recv "  "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 5535 "trace/trace-hw_net.h"
        } else {
#line 175 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_start_recv "  "\n");
#line 5539 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_start_recv(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_start_recv();
    }
}

#define TRACE_E1000E_RX_RSS_STARTED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RSS_STARTED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_started(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RSS_STARTED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 177 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_rss_started " "Starting RSS processing" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 5566 "trace/trace-hw_net.h"
        } else {
#line 177 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_rss_started " "Starting RSS processing" "\n");
#line 5570 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_rss_started(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_started();
    }
}

#define TRACE_E1000E_RX_RSS_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RSS_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_disabled(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RSS_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 178 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_rss_disabled " "RSS is disabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 5597 "trace/trace-hw_net.h"
        } else {
#line 178 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_rss_disabled " "RSS is disabled" "\n");
#line 5601 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_rss_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_disabled();
    }
}

#define TRACE_E1000E_RX_RSS_TYPE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RSS_TYPE) || \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_type(uint32_t type)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RSS_TYPE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 179 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_rss_type " "RSS type is %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , type);
#line 5628 "trace/trace-hw_net.h"
        } else {
#line 179 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_rss_type " "RSS type is %u" "\n", type);
#line 5632 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_rss_type(uint32_t type)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_type(type);
    }
}

#define TRACE_E1000E_RX_RSS_IP4_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RSS_IP4) || \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_ip4(bool isfragment, bool istcp, uint32_t mrqc, bool tcpipv4_enabled, bool ipv4_enabled)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RSS_IP4) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 180 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_rss_ip4 " "RSS IPv4: fragment %d, tcp %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , isfragment, istcp, mrqc, tcpipv4_enabled, ipv4_enabled);
#line 5659 "trace/trace-hw_net.h"
        } else {
#line 180 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_rss_ip4 " "RSS IPv4: fragment %d, tcp %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d" "\n", isfragment, istcp, mrqc, tcpipv4_enabled, ipv4_enabled);
#line 5663 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_rss_ip4(bool isfragment, bool istcp, uint32_t mrqc, bool tcpipv4_enabled, bool ipv4_enabled)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_ip4(isfragment, istcp, mrqc, tcpipv4_enabled, ipv4_enabled);
    }
}

#define TRACE_E1000E_RX_RSS_IP6_RFCTL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RSS_IP6_RFCTL) || \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_ip6_rfctl(uint32_t rfctl)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RSS_IP6_RFCTL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 181 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_rss_ip6_rfctl " "RSS IPv6: rfctl 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , rfctl);
#line 5690 "trace/trace-hw_net.h"
        } else {
#line 181 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_rss_ip6_rfctl " "RSS IPv6: rfctl 0x%X" "\n", rfctl);
#line 5694 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_rss_ip6_rfctl(uint32_t rfctl)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_ip6_rfctl(rfctl);
    }
}

#define TRACE_E1000E_RX_RSS_IP6_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RSS_IP6) || \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_ip6(bool ex_dis, bool new_ex_dis, bool istcp, bool has_ext_headers, bool ex_dst_valid, bool ex_src_valid, uint32_t mrqc, bool tcpipv6_enabled, bool ipv6ex_enabled, bool ipv6_enabled)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RSS_IP6) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 182 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_rss_ip6 " "RSS IPv6: ex_dis: %d, new_ex_dis: %d, tcp %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6 enabled %d, ipv6ex enabled %d, ipv6 enabled %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ex_dis, new_ex_dis, istcp, has_ext_headers, ex_dst_valid, ex_src_valid, mrqc, tcpipv6_enabled, ipv6ex_enabled, ipv6_enabled);
#line 5721 "trace/trace-hw_net.h"
        } else {
#line 182 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_rss_ip6 " "RSS IPv6: ex_dis: %d, new_ex_dis: %d, tcp %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6 enabled %d, ipv6ex enabled %d, ipv6 enabled %d" "\n", ex_dis, new_ex_dis, istcp, has_ext_headers, ex_dst_valid, ex_src_valid, mrqc, tcpipv6_enabled, ipv6ex_enabled, ipv6_enabled);
#line 5725 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_rss_ip6(bool ex_dis, bool new_ex_dis, bool istcp, bool has_ext_headers, bool ex_dst_valid, bool ex_src_valid, uint32_t mrqc, bool tcpipv6_enabled, bool ipv6ex_enabled, bool ipv6_enabled)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_ip6(ex_dis, new_ex_dis, istcp, has_ext_headers, ex_dst_valid, ex_src_valid, mrqc, tcpipv6_enabled, ipv6ex_enabled, ipv6_enabled);
    }
}

#define TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE) || \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_dispatched_to_queue(int queue_idx)
{
    if (trace_event_get_state(TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 183 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_rss_dispatched_to_queue " "Packet being dispatched to queue %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , queue_idx);
#line 5752 "trace/trace-hw_net.h"
        } else {
#line 183 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_rss_dispatched_to_queue " "Packet being dispatched to queue %d" "\n", queue_idx);
#line 5756 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_rss_dispatched_to_queue(int queue_idx)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_dispatched_to_queue(queue_idx);
    }
}

#define TRACE_E1000E_RX_METADATA_PROTOCOLS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_PROTOCOLS) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_protocols(bool isip4, bool isip6, bool isudp, bool istcp)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_PROTOCOLS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 185 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_protocols " "protocols: ip4: %d, ip6: %d, udp: %d, tcp: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , isip4, isip6, isudp, istcp);
#line 5783 "trace/trace-hw_net.h"
        } else {
#line 185 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_protocols " "protocols: ip4: %d, ip6: %d, udp: %d, tcp: %d" "\n", isip4, isip6, isudp, istcp);
#line 5787 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_protocols(bool isip4, bool isip6, bool isudp, bool istcp)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_protocols(isip4, isip6, isudp, istcp);
    }
}

#define TRACE_E1000E_RX_METADATA_VLAN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_VLAN) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_vlan(uint16_t vlan_tag)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_VLAN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 186 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_vlan " "VLAN tag is 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , vlan_tag);
#line 5814 "trace/trace-hw_net.h"
        } else {
#line 186 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_vlan " "VLAN tag is 0x%X" "\n", vlan_tag);
#line 5818 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_vlan(uint16_t vlan_tag)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_vlan(vlan_tag);
    }
}

#define TRACE_E1000E_RX_METADATA_RSS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_RSS) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_rss(uint32_t rss, uint32_t mrq)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_RSS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 187 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_rss " "RSS data: rss: 0x%X, mrq: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , rss, mrq);
#line 5845 "trace/trace-hw_net.h"
        } else {
#line 187 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_rss " "RSS data: rss: 0x%X, mrq: 0x%X" "\n", rss, mrq);
#line 5849 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_rss(uint32_t rss, uint32_t mrq)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_rss(rss, mrq);
    }
}

#define TRACE_E1000E_RX_METADATA_IP_ID_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_IP_ID) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ip_id(uint16_t ip_id)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_IP_ID) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 188 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_ip_id " "the IPv4 ID is 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ip_id);
#line 5876 "trace/trace-hw_net.h"
        } else {
#line 188 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_ip_id " "the IPv4 ID is 0x%X" "\n", ip_id);
#line 5880 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_ip_id(uint16_t ip_id)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ip_id(ip_id);
    }
}

#define TRACE_E1000E_RX_METADATA_ACK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_ACK) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ack(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_ACK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 189 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_ack " "the packet is TCP ACK" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 5907 "trace/trace-hw_net.h"
        } else {
#line 189 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_ack " "the packet is TCP ACK" "\n");
#line 5911 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_ack(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ack();
    }
}

#define TRACE_E1000E_RX_METADATA_PKT_TYPE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_PKT_TYPE) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_pkt_type(uint32_t pkt_type)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_PKT_TYPE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 190 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_pkt_type " "the packet type is %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , pkt_type);
#line 5938 "trace/trace-hw_net.h"
        } else {
#line 190 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_pkt_type " "the packet type is %u" "\n", pkt_type);
#line 5942 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_pkt_type(uint32_t pkt_type)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_pkt_type(pkt_type);
    }
}

#define TRACE_E1000E_RX_METADATA_NO_VIRTHDR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_NO_VIRTHDR) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_no_virthdr(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_NO_VIRTHDR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 191 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_no_virthdr " "the packet has no virt-header" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 5969 "trace/trace-hw_net.h"
        } else {
#line 191 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_no_virthdr " "the packet has no virt-header" "\n");
#line 5973 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_no_virthdr(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_no_virthdr();
    }
}

#define TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 192 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_virthdr_no_csum_info " "virt-header does not contain checksum info" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6000 "trace/trace-hw_net.h"
        } else {
#line 192 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_virthdr_no_csum_info " "virt-header does not contain checksum info" "\n");
#line 6004 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_virthdr_no_csum_info(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info();
    }
}

#define TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l3_cso_disabled(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 193 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_l3_cso_disabled " "IP4 CSO is disabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6031 "trace/trace-hw_net.h"
        } else {
#line 193 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_l3_cso_disabled " "IP4 CSO is disabled" "\n");
#line 6035 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_l3_cso_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l3_cso_disabled();
    }
}

#define TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l4_cso_disabled(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 194 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_l4_cso_disabled " "TCP/UDP CSO is disabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6062 "trace/trace-hw_net.h"
        } else {
#line 194 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_l4_cso_disabled " "TCP/UDP CSO is disabled" "\n");
#line 6066 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_l4_cso_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l4_cso_disabled();
    }
}

#define TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 195 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_l3_csum_validation_failed " "Cannot validate L3 checksum" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6093 "trace/trace-hw_net.h"
        } else {
#line 195 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_l3_csum_validation_failed " "Cannot validate L3 checksum" "\n");
#line 6097 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_l3_csum_validation_failed(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed();
    }
}

#define TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 196 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_l4_csum_validation_failed " "Cannot validate L4 checksum" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6124 "trace/trace-hw_net.h"
        } else {
#line 196 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_l4_csum_validation_failed " "Cannot validate L4 checksum" "\n");
#line 6128 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_l4_csum_validation_failed(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed();
    }
}

#define TRACE_E1000E_RX_METADATA_STATUS_FLAGS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_STATUS_FLAGS) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_status_flags(uint32_t status_flags)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_STATUS_FLAGS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 197 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_status_flags " "status_flags is 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , status_flags);
#line 6155 "trace/trace-hw_net.h"
        } else {
#line 197 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_status_flags " "status_flags is 0x%X" "\n", status_flags);
#line 6159 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_status_flags(uint32_t status_flags)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_status_flags(status_flags);
    }
}

#define TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 198 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_ipv6_sum_disabled " "IPv6 RX checksummimg disabled by RFCTL" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6186 "trace/trace-hw_net.h"
        } else {
#line 198 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_ipv6_sum_disabled " "IPv6 RX checksummimg disabled by RFCTL" "\n");
#line 6190 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_ipv6_sum_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled();
    }
}

#define TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED) || \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ipv6_filtering_disabled(void)
{
    if (trace_event_get_state(TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 199 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_rx_metadata_ipv6_filtering_disabled " "IPv6 RX filtering disabled by RFCTL" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6217 "trace/trace-hw_net.h"
        } else {
#line 199 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_rx_metadata_ipv6_filtering_disabled " "IPv6 RX filtering disabled by RFCTL" "\n");
#line 6221 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_rx_metadata_ipv6_filtering_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ipv6_filtering_disabled();
    }
}

#define TRACE_E1000E_VLAN_VET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_VLAN_VET) || \
    false)

static inline void _nocheck__trace_e1000e_vlan_vet(uint16_t vet)
{
    if (trace_event_get_state(TRACE_E1000E_VLAN_VET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 201 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_vlan_vet " "Setting VLAN ethernet type 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , vet);
#line 6248 "trace/trace-hw_net.h"
        } else {
#line 201 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_vlan_vet " "Setting VLAN ethernet type 0x%X" "\n", vet);
#line 6252 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_vlan_vet(uint16_t vet)
{
    if (true) {
        _nocheck__trace_e1000e_vlan_vet(vet);
    }
}

#define TRACE_E1000E_IRQ_MSI_NOTIFY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_MSI_NOTIFY) || \
    false)

static inline void _nocheck__trace_e1000e_irq_msi_notify(uint32_t cause)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_MSI_NOTIFY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 203 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_msi_notify " "MSI notify 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cause);
#line 6279 "trace/trace-hw_net.h"
        } else {
#line 203 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_msi_notify " "MSI notify 0x%x" "\n", cause);
#line 6283 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_msi_notify(uint32_t cause)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msi_notify(cause);
    }
}

#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_throttling_no_pending_interrupts(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 204 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_throttling_no_pending_interrupts " "No pending interrupts to notify" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6310 "trace/trace-hw_net.h"
        } else {
#line 204 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_throttling_no_pending_interrupts " "No pending interrupts to notify" "\n");
#line 6314 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_throttling_no_pending_interrupts(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_throttling_no_pending_interrupts();
    }
}

#define TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED) || \
    false)

static inline void _nocheck__trace_e1000e_irq_msi_notify_postponed(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 205 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_msi_notify_postponed " "Sending MSI postponed by ITR" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6341 "trace/trace-hw_net.h"
        } else {
#line 205 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_msi_notify_postponed " "Sending MSI postponed by ITR" "\n");
#line 6345 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_msi_notify_postponed(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msi_notify_postponed();
    }
}

#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED) || \
    false)

static inline void _nocheck__trace_e1000e_irq_legacy_notify_postponed(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 206 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_legacy_notify_postponed " "Raising legacy IRQ postponed by ITR" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6372 "trace/trace-hw_net.h"
        } else {
#line 206 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_legacy_notify_postponed " "Raising legacy IRQ postponed by ITR" "\n");
#line 6376 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_legacy_notify_postponed(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_legacy_notify_postponed();
    }
}

#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC) || \
    false)

static inline void _nocheck__trace_e1000e_irq_throttling_no_pending_vec(int idx)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 207 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_throttling_no_pending_vec " "No pending interrupts for vector %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx);
#line 6403 "trace/trace-hw_net.h"
        } else {
#line 207 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_throttling_no_pending_vec " "No pending interrupts for vector %d" "\n", idx);
#line 6407 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_throttling_no_pending_vec(int idx)
{
    if (true) {
        _nocheck__trace_e1000e_irq_throttling_no_pending_vec(idx);
    }
}

#define TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC) || \
    false)

static inline void _nocheck__trace_e1000e_irq_msix_notify_postponed_vec(int idx)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 208 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_msix_notify_postponed_vec " "Sending MSI-X postponed by EITR[%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx);
#line 6434 "trace/trace-hw_net.h"
        } else {
#line 208 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_msix_notify_postponed_vec " "Sending MSI-X postponed by EITR[%d]" "\n", idx);
#line 6438 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_msix_notify_postponed_vec(int idx)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msix_notify_postponed_vec(idx);
    }
}

#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_LEGACY_NOTIFY) || \
    false)

static inline void _nocheck__trace_e1000e_irq_legacy_notify(bool level)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_LEGACY_NOTIFY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 209 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_legacy_notify " "IRQ line state: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , level);
#line 6465 "trace/trace-hw_net.h"
        } else {
#line 209 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_legacy_notify " "IRQ line state: %d" "\n", level);
#line 6469 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_legacy_notify(bool level)
{
    if (true) {
        _nocheck__trace_e1000e_irq_legacy_notify(level);
    }
}

#define TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC) || \
    false)

static inline void _nocheck__trace_e1000e_irq_msix_notify_vec(uint32_t vector)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 210 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_msix_notify_vec " "MSI-X notify vector 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , vector);
#line 6496 "trace/trace-hw_net.h"
        } else {
#line 210 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_msix_notify_vec " "MSI-X notify vector 0x%x" "\n", vector);
#line 6500 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_msix_notify_vec(uint32_t vector)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msix_notify_vec(vector);
    }
}

#define TRACE_E1000E_IRQ_POSTPONED_BY_XITR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_POSTPONED_BY_XITR) || \
    false)

static inline void _nocheck__trace_e1000e_irq_postponed_by_xitr(uint32_t reg)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_POSTPONED_BY_XITR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 211 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_postponed_by_xitr " "Interrupt postponed by [E]ITR register 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg);
#line 6527 "trace/trace-hw_net.h"
        } else {
#line 211 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_postponed_by_xitr " "Interrupt postponed by [E]ITR register 0x%x" "\n", reg);
#line 6531 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_postponed_by_xitr(uint32_t reg)
{
    if (true) {
        _nocheck__trace_e1000e_irq_postponed_by_xitr(reg);
    }
}

#define TRACE_E1000E_IRQ_CLEAR_IMS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_CLEAR_IMS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_clear_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_CLEAR_IMS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 212 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_clear_ims " "Clearing IMS bits 0x%x: 0x%x --> 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , bits, old_ims, new_ims);
#line 6558 "trace/trace-hw_net.h"
        } else {
#line 212 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_clear_ims " "Clearing IMS bits 0x%x: 0x%x --> 0x%x" "\n", bits, old_ims, new_ims);
#line 6562 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_clear_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_clear_ims(bits, old_ims, new_ims);
    }
}

#define TRACE_E1000E_IRQ_SET_IMS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_SET_IMS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_set_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_SET_IMS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 213 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_set_ims " "Setting IMS bits 0x%x: 0x%x --> 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , bits, old_ims, new_ims);
#line 6589 "trace/trace-hw_net.h"
        } else {
#line 213 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_set_ims " "Setting IMS bits 0x%x: 0x%x --> 0x%x" "\n", bits, old_ims, new_ims);
#line 6593 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_set_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_set_ims(bits, old_ims, new_ims);
    }
}

#define TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_FIX_ICR_ASSERTED) || \
    false)

static inline void _nocheck__trace_e1000e_irq_fix_icr_asserted(uint32_t new_val)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_FIX_ICR_ASSERTED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 214 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_fix_icr_asserted " "ICR_ASSERTED bit fixed: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , new_val);
#line 6620 "trace/trace-hw_net.h"
        } else {
#line 214 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_fix_icr_asserted " "ICR_ASSERTED bit fixed: 0x%x" "\n", new_val);
#line 6624 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_fix_icr_asserted(uint32_t new_val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_fix_icr_asserted(new_val);
    }
}

#define TRACE_E1000E_IRQ_ADD_MSI_OTHER_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ADD_MSI_OTHER) || \
    false)

static inline void _nocheck__trace_e1000e_irq_add_msi_other(uint32_t new_val)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ADD_MSI_OTHER) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 215 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_add_msi_other " "ICR_OTHER bit added: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , new_val);
#line 6651 "trace/trace-hw_net.h"
        } else {
#line 215 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_add_msi_other " "ICR_OTHER bit added: 0x%x" "\n", new_val);
#line 6655 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_add_msi_other(uint32_t new_val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_add_msi_other(new_val);
    }
}

#define TRACE_E1000E_IRQ_PENDING_INTERRUPTS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_PENDING_INTERRUPTS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_pending_interrupts(uint32_t pending, uint32_t icr, uint32_t ims)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_PENDING_INTERRUPTS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 216 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_pending_interrupts " "ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , pending, icr, ims);
#line 6682 "trace/trace-hw_net.h"
        } else {
#line 216 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_pending_interrupts " "ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)" "\n", pending, icr, ims);
#line 6686 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_pending_interrupts(uint32_t pending, uint32_t icr, uint32_t ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_pending_interrupts(pending, icr, ims);
    }
}

#define TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_SET_CAUSE_ENTRY) || \
    false)

static inline void _nocheck__trace_e1000e_irq_set_cause_entry(uint32_t val, uint32_t icr)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_SET_CAUSE_ENTRY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 217 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_set_cause_entry " "Going to set IRQ cause 0x%x, ICR: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val, icr);
#line 6713 "trace/trace-hw_net.h"
        } else {
#line 217 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_set_cause_entry " "Going to set IRQ cause 0x%x, ICR: 0x%x" "\n", val, icr);
#line 6717 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_set_cause_entry(uint32_t val, uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_set_cause_entry(val, icr);
    }
}

#define TRACE_E1000E_IRQ_SET_CAUSE_EXIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_SET_CAUSE_EXIT) || \
    false)

static inline void _nocheck__trace_e1000e_irq_set_cause_exit(uint32_t val, uint32_t icr)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_SET_CAUSE_EXIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 218 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_set_cause_exit " "Set IRQ cause 0x%x, ICR: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val, icr);
#line 6744 "trace/trace-hw_net.h"
        } else {
#line 218 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_set_cause_exit " "Set IRQ cause 0x%x, ICR: 0x%x" "\n", val, icr);
#line 6748 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_set_cause_exit(uint32_t val, uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_set_cause_exit(val, icr);
    }
}

#define TRACE_E1000E_IRQ_ICR_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ICR_WRITE) || \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_write(uint32_t bits, uint32_t old_icr, uint32_t new_icr)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ICR_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 219 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_icr_write " "Clearing ICR bits 0x%x: 0x%x --> 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , bits, old_icr, new_icr);
#line 6775 "trace/trace-hw_net.h"
        } else {
#line 219 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_icr_write " "Clearing ICR bits 0x%x: 0x%x --> 0x%x" "\n", bits, old_icr, new_icr);
#line 6779 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_icr_write(uint32_t bits, uint32_t old_icr, uint32_t new_icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_write(bits, old_icr, new_icr);
    }
}

#define TRACE_E1000E_IRQ_WRITE_ICS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_WRITE_ICS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_write_ics(uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_WRITE_ICS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 220 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_write_ics " "Adding ICR bits 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val);
#line 6806 "trace/trace-hw_net.h"
        } else {
#line 220 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_write_ics " "Adding ICR bits 0x%x" "\n", val);
#line 6810 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_write_ics(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_write_ics(val);
    }
}

#define TRACE_E1000E_IRQ_ICR_PROCESS_IAME_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ICR_PROCESS_IAME) || \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_process_iame(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ICR_PROCESS_IAME) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 221 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_icr_process_iame " "Clearing IMS bits due to IAME" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6837 "trace/trace-hw_net.h"
        } else {
#line 221 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_icr_process_iame " "Clearing IMS bits due to IAME" "\n");
#line 6841 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_icr_process_iame(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_process_iame();
    }
}

#define TRACE_E1000E_IRQ_READ_ICS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_READ_ICS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_read_ics(uint32_t ics)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_READ_ICS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 222 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_read_ics " "Current ICS: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ics);
#line 6868 "trace/trace-hw_net.h"
        } else {
#line 222 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_read_ics " "Current ICS: 0x%x" "\n", ics);
#line 6872 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_read_ics(uint32_t ics)
{
    if (true) {
        _nocheck__trace_e1000e_irq_read_ics(ics);
    }
}

#define TRACE_E1000E_IRQ_READ_IMS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_READ_IMS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_read_ims(uint32_t ims)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_READ_IMS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 223 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_read_ims " "Current IMS: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ims);
#line 6899 "trace/trace-hw_net.h"
        } else {
#line 223 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_read_ims " "Current IMS: 0x%x" "\n", ims);
#line 6903 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_read_ims(uint32_t ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_read_ims(ims);
    }
}

#define TRACE_E1000E_IRQ_ICR_READ_ENTRY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ICR_READ_ENTRY) || \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_read_entry(uint32_t icr)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ICR_READ_ENTRY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 224 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_icr_read_entry " "Starting ICR read. Current ICR: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , icr);
#line 6930 "trace/trace-hw_net.h"
        } else {
#line 224 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_icr_read_entry " "Starting ICR read. Current ICR: 0x%x" "\n", icr);
#line 6934 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_icr_read_entry(uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_read_entry(icr);
    }
}

#define TRACE_E1000E_IRQ_ICR_READ_EXIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ICR_READ_EXIT) || \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_read_exit(uint32_t icr)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ICR_READ_EXIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 225 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_icr_read_exit " "Ending ICR read. Current ICR: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , icr);
#line 6961 "trace/trace-hw_net.h"
        } else {
#line 225 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_icr_read_exit " "Ending ICR read. Current ICR: 0x%x" "\n", icr);
#line 6965 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_icr_read_exit(uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_read_exit(icr);
    }
}

#define TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_clear_zero_ims(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 226 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_icr_clear_zero_ims " "Clearing ICR on read due to zero IMS" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 6992 "trace/trace-hw_net.h"
        } else {
#line 226 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_icr_clear_zero_ims " "Clearing ICR on read due to zero IMS" "\n");
#line 6996 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_icr_clear_zero_ims(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_clear_zero_ims();
    }
}

#define TRACE_E1000E_IRQ_ICR_CLEAR_IAME_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ICR_CLEAR_IAME) || \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_clear_iame(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ICR_CLEAR_IAME) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 227 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_icr_clear_iame " "Clearing ICR on read due to IAME" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7023 "trace/trace-hw_net.h"
        } else {
#line 227 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_icr_clear_iame " "Clearing ICR on read due to IAME" "\n");
#line 7027 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_icr_clear_iame(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_clear_iame();
    }
}

#define TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_IAM_CLEAR_EIAME) || \
    false)

static inline void _nocheck__trace_e1000e_irq_iam_clear_eiame(uint32_t iam, uint32_t cause)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_IAM_CLEAR_EIAME) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 228 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_iam_clear_eiame " "Clearing IMS due to EIAME, IAM: 0x%X, cause: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , iam, cause);
#line 7054 "trace/trace-hw_net.h"
        } else {
#line 228 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_iam_clear_eiame " "Clearing IMS due to EIAME, IAM: 0x%X, cause: 0x%X" "\n", iam, cause);
#line 7058 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_iam_clear_eiame(uint32_t iam, uint32_t cause)
{
    if (true) {
        _nocheck__trace_e1000e_irq_iam_clear_eiame(iam, cause);
    }
}

#define TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ICR_CLEAR_EIAC) || \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_clear_eiac(uint32_t icr, uint32_t eiac)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ICR_CLEAR_EIAC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 229 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_icr_clear_eiac " "Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , icr, eiac);
#line 7085 "trace/trace-hw_net.h"
        } else {
#line 229 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_icr_clear_eiac " "Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X" "\n", icr, eiac);
#line 7089 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_icr_clear_eiac(uint32_t icr, uint32_t eiac)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_clear_eiac(icr, eiac);
    }
}

#define TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC) || \
    false)

static inline void _nocheck__trace_e1000e_irq_ims_clear_set_imc(uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 230 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_ims_clear_set_imc " "Clearing IMS bits due to IMC write 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val);
#line 7116 "trace/trace-hw_net.h"
        } else {
#line 230 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_ims_clear_set_imc " "Clearing IMS bits due to IMC write 0x%x" "\n", val);
#line 7120 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_ims_clear_set_imc(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_ims_clear_set_imc(val);
    }
}

#define TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_fire_delayed_interrupts(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 231 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_fire_delayed_interrupts " "Firing delayed interrupts" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7147 "trace/trace-hw_net.h"
        } else {
#line 231 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_fire_delayed_interrupts " "Firing delayed interrupts" "\n");
#line 7151 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_fire_delayed_interrupts(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_fire_delayed_interrupts();
    }
}

#define TRACE_E1000E_IRQ_REARM_TIMER_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_REARM_TIMER) || \
    false)

static inline void _nocheck__trace_e1000e_irq_rearm_timer(uint32_t reg, int64_t delay_ns)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_REARM_TIMER) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 232 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_rearm_timer " "Mitigation timer armed for register 0x%X, delay %"PRId64" ns" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, delay_ns);
#line 7178 "trace/trace-hw_net.h"
        } else {
#line 232 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_rearm_timer " "Mitigation timer armed for register 0x%X, delay %"PRId64" ns" "\n", reg, delay_ns);
#line 7182 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_rearm_timer(uint32_t reg, int64_t delay_ns)
{
    if (true) {
        _nocheck__trace_e1000e_irq_rearm_timer(reg, delay_ns);
    }
}

#define TRACE_E1000E_IRQ_THROTTLING_TIMER_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_THROTTLING_TIMER) || \
    false)

static inline void _nocheck__trace_e1000e_irq_throttling_timer(uint32_t reg)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_THROTTLING_TIMER) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 233 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_throttling_timer " "Mitigation timer shot for register 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg);
#line 7209 "trace/trace-hw_net.h"
        } else {
#line 233 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_throttling_timer " "Mitigation timer shot for register 0x%X" "\n", reg);
#line 7213 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_throttling_timer(uint32_t reg)
{
    if (true) {
        _nocheck__trace_e1000e_irq_throttling_timer(reg);
    }
}

#define TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_RDTR_FPD_RUNNING) || \
    false)

static inline void _nocheck__trace_e1000e_irq_rdtr_fpd_running(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_RDTR_FPD_RUNNING) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 234 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_rdtr_fpd_running " "FPD written while RDTR was running" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7240 "trace/trace-hw_net.h"
        } else {
#line 234 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_rdtr_fpd_running " "FPD written while RDTR was running" "\n");
#line 7244 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_rdtr_fpd_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_rdtr_fpd_running();
    }
}

#define TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING) || \
    false)

static inline void _nocheck__trace_e1000e_irq_rdtr_fpd_not_running(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 235 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_rdtr_fpd_not_running " "FPD written while RDTR was not running" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7271 "trace/trace-hw_net.h"
        } else {
#line 235 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_rdtr_fpd_not_running " "FPD written while RDTR was not running" "\n");
#line 7275 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_rdtr_fpd_not_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_rdtr_fpd_not_running();
    }
}

#define TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_TIDV_FPD_RUNNING) || \
    false)

static inline void _nocheck__trace_e1000e_irq_tidv_fpd_running(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_TIDV_FPD_RUNNING) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 236 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_tidv_fpd_running " "FPD written while TIDV was running" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7302 "trace/trace-hw_net.h"
        } else {
#line 236 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_tidv_fpd_running " "FPD written while TIDV was running" "\n");
#line 7306 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_tidv_fpd_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_tidv_fpd_running();
    }
}

#define TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING) || \
    false)

static inline void _nocheck__trace_e1000e_irq_tidv_fpd_not_running(void)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 237 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_tidv_fpd_not_running " "FPD written while TIDV was not running" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7333 "trace/trace-hw_net.h"
        } else {
#line 237 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_tidv_fpd_not_running " "FPD written while TIDV was not running" "\n");
#line 7337 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_tidv_fpd_not_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_tidv_fpd_not_running();
    }
}

#define TRACE_E1000E_IRQ_EITR_SET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_EITR_SET) || \
    false)

static inline void _nocheck__trace_e1000e_irq_eitr_set(uint32_t eitr_num, uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_EITR_SET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 238 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_eitr_set " "EITR[%u] = %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , eitr_num, val);
#line 7364 "trace/trace-hw_net.h"
        } else {
#line 238 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_eitr_set " "EITR[%u] = %u" "\n", eitr_num, val);
#line 7368 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_eitr_set(uint32_t eitr_num, uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_eitr_set(eitr_num, val);
    }
}

#define TRACE_E1000E_IRQ_ITR_SET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ITR_SET) || \
    false)

static inline void _nocheck__trace_e1000e_irq_itr_set(uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ITR_SET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 239 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_itr_set " "ITR = %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val);
#line 7395 "trace/trace-hw_net.h"
        } else {
#line 239 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_itr_set " "ITR = %u" "\n", val);
#line 7399 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_itr_set(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_itr_set(val);
    }
}

#define TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_FIRE_ALL_TIMERS) || \
    false)

static inline void _nocheck__trace_e1000e_irq_fire_all_timers(uint32_t val)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_FIRE_ALL_TIMERS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 240 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_fire_all_timers " "Firing all delay/throttling timers on all interrupts enable (0x%X written to IMS)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val);
#line 7426 "trace/trace-hw_net.h"
        } else {
#line 240 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_fire_all_timers " "Firing all delay/throttling timers on all interrupts enable (0x%X written to IMS)" "\n", val);
#line 7430 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_fire_all_timers(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_fire_all_timers(val);
    }
}

#define TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES) || \
    false)

static inline void _nocheck__trace_e1000e_irq_adding_delayed_causes(uint32_t val, uint32_t icr)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 241 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_adding_delayed_causes " "Merging delayed causes 0x%X to ICR 0x%X" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val, icr);
#line 7457 "trace/trace-hw_net.h"
        } else {
#line 241 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_adding_delayed_causes " "Merging delayed causes 0x%X to ICR 0x%X" "\n", val, icr);
#line 7461 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_adding_delayed_causes(uint32_t val, uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_adding_delayed_causes(val, icr);
    }
}

#define TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING) || \
    false)

static inline void _nocheck__trace_e1000e_irq_msix_pending_clearing(uint32_t cause, uint32_t int_cfg, uint32_t vec)
{
    if (trace_event_get_state(TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 242 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_irq_msix_pending_clearing " "Clearing MSI-X pending bit for cause 0x%x, IVAR config 0x%x, vector %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cause, int_cfg, vec);
#line 7488 "trace/trace-hw_net.h"
        } else {
#line 242 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_irq_msix_pending_clearing " "Clearing MSI-X pending bit for cause 0x%x, IVAR config 0x%x, vector %u" "\n", cause, int_cfg, vec);
#line 7492 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_irq_msix_pending_clearing(uint32_t cause, uint32_t int_cfg, uint32_t vec)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msix_pending_clearing(cause, int_cfg, vec);
    }
}

#define TRACE_E1000E_WRN_MSIX_VEC_WRONG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_MSIX_VEC_WRONG) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_msix_vec_wrong(uint32_t cause, uint32_t cfg)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_MSIX_VEC_WRONG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 244 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_msix_vec_wrong " "Invalid configuration for cause 0x%x: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cause, cfg);
#line 7519 "trace/trace-hw_net.h"
        } else {
#line 244 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_msix_vec_wrong " "Invalid configuration for cause 0x%x: 0x%x" "\n", cause, cfg);
#line 7523 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_msix_vec_wrong(uint32_t cause, uint32_t cfg)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_msix_vec_wrong(cause, cfg);
    }
}

#define TRACE_E1000E_WRN_MSIX_INVALID_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_MSIX_INVALID) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_msix_invalid(uint32_t cause, uint32_t cfg)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_MSIX_INVALID) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 245 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_msix_invalid " "Invalid entry for cause 0x%x: 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cause, cfg);
#line 7550 "trace/trace-hw_net.h"
        } else {
#line 245 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_msix_invalid " "Invalid entry for cause 0x%x: 0x%x" "\n", cause, cfg);
#line 7554 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_msix_invalid(uint32_t cause, uint32_t cfg)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_msix_invalid(cause, cfg);
    }
}

#define TRACE_E1000E_MAC_SET_SW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_MAC_SET_SW) || \
    false)

static inline void _nocheck__trace_e1000e_mac_set_sw(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (trace_event_get_state(TRACE_E1000E_MAC_SET_SW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 247 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_mac_set_sw " "Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , b0, b1, b2, b3, b4, b5);
#line 7581 "trace/trace-hw_net.h"
        } else {
#line 247 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_mac_set_sw " "Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x" "\n", b0, b1, b2, b3, b4, b5);
#line 7585 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_mac_set_sw(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000e_mac_set_sw(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000E_VM_STATE_RUNNING_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_VM_STATE_RUNNING) || \
    false)

static inline void _nocheck__trace_e1000e_vm_state_running(void)
{
    if (trace_event_get_state(TRACE_E1000E_VM_STATE_RUNNING) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 249 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_vm_state_running " "VM state is running" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7612 "trace/trace-hw_net.h"
        } else {
#line 249 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_vm_state_running " "VM state is running" "\n");
#line 7616 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_vm_state_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_vm_state_running();
    }
}

#define TRACE_E1000E_VM_STATE_STOPPED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_VM_STATE_STOPPED) || \
    false)

static inline void _nocheck__trace_e1000e_vm_state_stopped(void)
{
    if (trace_event_get_state(TRACE_E1000E_VM_STATE_STOPPED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 250 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_vm_state_stopped " "VM state is stopped" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7643 "trace/trace-hw_net.h"
        } else {
#line 250 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_vm_state_stopped " "VM state is stopped" "\n");
#line 7647 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_vm_state_stopped(void)
{
    if (true) {
        _nocheck__trace_e1000e_vm_state_stopped();
    }
}

#define TRACE_E1000E_CB_PCI_REALIZE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CB_PCI_REALIZE) || \
    false)

static inline void _nocheck__trace_e1000e_cb_pci_realize(void)
{
    if (trace_event_get_state(TRACE_E1000E_CB_PCI_REALIZE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 253 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_cb_pci_realize " "E1000E PCI realize entry" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7674 "trace/trace-hw_net.h"
        } else {
#line 253 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_cb_pci_realize " "E1000E PCI realize entry" "\n");
#line 7678 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_cb_pci_realize(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_pci_realize();
    }
}

#define TRACE_E1000E_CB_PCI_UNINIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CB_PCI_UNINIT) || \
    false)

static inline void _nocheck__trace_e1000e_cb_pci_uninit(void)
{
    if (trace_event_get_state(TRACE_E1000E_CB_PCI_UNINIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 254 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_cb_pci_uninit " "E1000E PCI unit entry" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7705 "trace/trace-hw_net.h"
        } else {
#line 254 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_cb_pci_uninit " "E1000E PCI unit entry" "\n");
#line 7709 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_cb_pci_uninit(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_pci_uninit();
    }
}

#define TRACE_E1000E_CB_QDEV_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CB_QDEV_RESET) || \
    false)

static inline void _nocheck__trace_e1000e_cb_qdev_reset(void)
{
    if (trace_event_get_state(TRACE_E1000E_CB_QDEV_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 255 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_cb_qdev_reset " "E1000E qdev reset entry" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7736 "trace/trace-hw_net.h"
        } else {
#line 255 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_cb_qdev_reset " "E1000E qdev reset entry" "\n");
#line 7740 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_cb_qdev_reset(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_qdev_reset();
    }
}

#define TRACE_E1000E_CB_PRE_SAVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CB_PRE_SAVE) || \
    false)

static inline void _nocheck__trace_e1000e_cb_pre_save(void)
{
    if (trace_event_get_state(TRACE_E1000E_CB_PRE_SAVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 256 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_cb_pre_save " "E1000E pre save entry" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7767 "trace/trace-hw_net.h"
        } else {
#line 256 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_cb_pre_save " "E1000E pre save entry" "\n");
#line 7771 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_cb_pre_save(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_pre_save();
    }
}

#define TRACE_E1000E_CB_POST_LOAD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CB_POST_LOAD) || \
    false)

static inline void _nocheck__trace_e1000e_cb_post_load(void)
{
    if (trace_event_get_state(TRACE_E1000E_CB_POST_LOAD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 257 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_cb_post_load " "E1000E post load entry" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 7798 "trace/trace-hw_net.h"
        } else {
#line 257 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_cb_post_load " "E1000E post load entry" "\n");
#line 7802 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_cb_post_load(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_post_load();
    }
}

#define TRACE_E1000E_IO_WRITE_ADDR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IO_WRITE_ADDR) || \
    false)

static inline void _nocheck__trace_e1000e_io_write_addr(uint64_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_IO_WRITE_ADDR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 259 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_io_write_addr " "IOADDR write 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 7829 "trace/trace-hw_net.h"
        } else {
#line 259 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_io_write_addr " "IOADDR write 0x%"PRIx64 "\n", addr);
#line 7833 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_io_write_addr(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_io_write_addr(addr);
    }
}

#define TRACE_E1000E_IO_WRITE_DATA_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IO_WRITE_DATA) || \
    false)

static inline void _nocheck__trace_e1000e_io_write_data(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_E1000E_IO_WRITE_DATA) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 260 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_io_write_data " "IODATA write 0x%"PRIx64", value: 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 7860 "trace/trace-hw_net.h"
        } else {
#line 260 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_io_write_data " "IODATA write 0x%"PRIx64", value: 0x%"PRIx64 "\n", addr, val);
#line 7864 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_io_write_data(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_io_write_data(addr, val);
    }
}

#define TRACE_E1000E_IO_READ_ADDR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IO_READ_ADDR) || \
    false)

static inline void _nocheck__trace_e1000e_io_read_addr(uint64_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_IO_READ_ADDR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 261 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_io_read_addr " "IOADDR read 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 7891 "trace/trace-hw_net.h"
        } else {
#line 261 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_io_read_addr " "IOADDR read 0x%"PRIx64 "\n", addr);
#line 7895 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_io_read_addr(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_io_read_addr(addr);
    }
}

#define TRACE_E1000E_IO_READ_DATA_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_IO_READ_DATA) || \
    false)

static inline void _nocheck__trace_e1000e_io_read_data(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_E1000E_IO_READ_DATA) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 262 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_io_read_data " "IODATA read 0x%"PRIx64", value: 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 7922 "trace/trace-hw_net.h"
        } else {
#line 262 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_io_read_data " "IODATA read 0x%"PRIx64", value: 0x%"PRIx64 "\n", addr, val);
#line 7926 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_io_read_data(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_io_read_data(addr, val);
    }
}

#define TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_IO_WRITE_UNKNOWN) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_write_unknown(uint64_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_IO_WRITE_UNKNOWN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 263 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_io_write_unknown " "IO write unknown address 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 7953 "trace/trace-hw_net.h"
        } else {
#line 263 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_io_write_unknown " "IO write unknown address 0x%"PRIx64 "\n", addr);
#line 7957 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_io_write_unknown(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_write_unknown(addr);
    }
}

#define TRACE_E1000E_WRN_IO_READ_UNKNOWN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_IO_READ_UNKNOWN) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_read_unknown(uint64_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_IO_READ_UNKNOWN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 264 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_io_read_unknown " "IO read unknown address 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 7984 "trace/trace-hw_net.h"
        } else {
#line 264 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_io_read_unknown " "IO read unknown address 0x%"PRIx64 "\n", addr);
#line 7988 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_io_read_unknown(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_read_unknown(addr);
    }
}

#define TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_IO_ADDR_UNDEFINED) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_addr_undefined(uint64_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_IO_ADDR_UNDEFINED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 265 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_io_addr_undefined " "IO undefined register 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 8015 "trace/trace-hw_net.h"
        } else {
#line 265 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_io_addr_undefined " "IO undefined register 0x%"PRIx64 "\n", addr);
#line 8019 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_io_addr_undefined(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_addr_undefined(addr);
    }
}

#define TRACE_E1000E_WRN_IO_ADDR_FLASH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_IO_ADDR_FLASH) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_addr_flash(uint64_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_IO_ADDR_FLASH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 266 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_io_addr_flash " "IO flash access (0x%"PRIx64") not implemented" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 8046 "trace/trace-hw_net.h"
        } else {
#line 266 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_io_addr_flash " "IO flash access (0x%"PRIx64") not implemented" "\n", addr);
#line 8050 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_io_addr_flash(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_addr_flash(addr);
    }
}

#define TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_WRN_IO_ADDR_UNKNOWN) || \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_addr_unknown(uint64_t addr)
{
    if (trace_event_get_state(TRACE_E1000E_WRN_IO_ADDR_UNKNOWN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 267 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_wrn_io_addr_unknown " "IO unknown register 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 8077 "trace/trace-hw_net.h"
        } else {
#line 267 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_wrn_io_addr_unknown " "IO unknown register 0x%"PRIx64 "\n", addr);
#line 8081 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_wrn_io_addr_unknown(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_addr_unknown(addr);
    }
}

#define TRACE_E1000E_MSI_INIT_FAIL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_MSI_INIT_FAIL) || \
    false)

static inline void _nocheck__trace_e1000e_msi_init_fail(int32_t res)
{
    if (trace_event_get_state(TRACE_E1000E_MSI_INIT_FAIL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 269 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_msi_init_fail " "Failed to initialize MSI, error %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 8108 "trace/trace-hw_net.h"
        } else {
#line 269 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_msi_init_fail " "Failed to initialize MSI, error %d" "\n", res);
#line 8112 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_msi_init_fail(int32_t res)
{
    if (true) {
        _nocheck__trace_e1000e_msi_init_fail(res);
    }
}

#define TRACE_E1000E_MSIX_INIT_FAIL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_MSIX_INIT_FAIL) || \
    false)

static inline void _nocheck__trace_e1000e_msix_init_fail(int32_t res)
{
    if (trace_event_get_state(TRACE_E1000E_MSIX_INIT_FAIL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 270 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_msix_init_fail " "Failed to initialize MSI-X, error %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 8139 "trace/trace-hw_net.h"
        } else {
#line 270 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_msix_init_fail " "Failed to initialize MSI-X, error %d" "\n", res);
#line 8143 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_msix_init_fail(int32_t res)
{
    if (true) {
        _nocheck__trace_e1000e_msix_init_fail(res);
    }
}

#define TRACE_E1000E_MSIX_USE_VECTOR_FAIL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_MSIX_USE_VECTOR_FAIL) || \
    false)

static inline void _nocheck__trace_e1000e_msix_use_vector_fail(uint32_t vec, int32_t res)
{
    if (trace_event_get_state(TRACE_E1000E_MSIX_USE_VECTOR_FAIL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 271 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_msix_use_vector_fail " "Failed to use MSI-X vector %d, error %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , vec, res);
#line 8170 "trace/trace-hw_net.h"
        } else {
#line 271 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_msix_use_vector_fail " "Failed to use MSI-X vector %d, error %d" "\n", vec, res);
#line 8174 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_msix_use_vector_fail(uint32_t vec, int32_t res)
{
    if (true) {
        _nocheck__trace_e1000e_msix_use_vector_fail(vec, res);
    }
}

#define TRACE_E1000E_MAC_SET_PERMANENT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_MAC_SET_PERMANENT) || \
    false)

static inline void _nocheck__trace_e1000e_mac_set_permanent(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (trace_event_get_state(TRACE_E1000E_MAC_SET_PERMANENT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 273 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_mac_set_permanent " "Set permanent MAC: %02x:%02x:%02x:%02x:%02x:%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , b0, b1, b2, b3, b4, b5);
#line 8201 "trace/trace-hw_net.h"
        } else {
#line 273 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_mac_set_permanent " "Set permanent MAC: %02x:%02x:%02x:%02x:%02x:%02x" "\n", b0, b1, b2, b3, b4, b5);
#line 8205 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_mac_set_permanent(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000e_mac_set_permanent(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000E_CFG_SUPPORT_VIRTIO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_E1000E_CFG_SUPPORT_VIRTIO) || \
    false)

static inline void _nocheck__trace_e1000e_cfg_support_virtio(bool support)
{
    if (trace_event_get_state(TRACE_E1000E_CFG_SUPPORT_VIRTIO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 274 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:e1000e_cfg_support_virtio " "Virtio header supported: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , support);
#line 8232 "trace/trace-hw_net.h"
        } else {
#line 274 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("e1000e_cfg_support_virtio " "Virtio header supported: %d" "\n", support);
#line 8236 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_e1000e_cfg_support_virtio(bool support)
{
    if (true) {
        _nocheck__trace_e1000e_cfg_support_virtio(support);
    }
}

#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND) || \
    false)

static inline void _nocheck__trace_spapr_vlan_get_rx_bd_from_pool_found(int pool, int32_t count, uint32_t rx_bufs)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 277 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_get_rx_bd_from_pool_found " "pool=%d count=%"PRId32" rxbufs=%"PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , pool, count, rx_bufs);
#line 8263 "trace/trace-hw_net.h"
        } else {
#line 277 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_get_rx_bd_from_pool_found " "pool=%d count=%"PRId32" rxbufs=%"PRIu32 "\n", pool, count, rx_bufs);
#line 8267 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_get_rx_bd_from_pool_found(int pool, int32_t count, uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_get_rx_bd_from_pool_found(pool, count, rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE) || \
    false)

static inline void _nocheck__trace_spapr_vlan_get_rx_bd_from_page(int buf_ptr, uint64_t bd)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 278 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_get_rx_bd_from_page " "use_buf_ptr=%d bd=0x%016"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , buf_ptr, bd);
#line 8294 "trace/trace-hw_net.h"
        } else {
#line 278 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_get_rx_bd_from_page " "use_buf_ptr=%d bd=0x%016"PRIx64 "\n", buf_ptr, bd);
#line 8298 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_get_rx_bd_from_page(int buf_ptr, uint64_t bd)
{
    if (true) {
        _nocheck__trace_spapr_vlan_get_rx_bd_from_page(buf_ptr, bd);
    }
}

#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND) || \
    false)

static inline void _nocheck__trace_spapr_vlan_get_rx_bd_from_page_found(uint32_t use_buf_ptr, uint32_t rx_bufs)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 279 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_get_rx_bd_from_page_found " "ptr=%"PRIu32" rxbufs=%"PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , use_buf_ptr, rx_bufs);
#line 8325 "trace/trace-hw_net.h"
        } else {
#line 279 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_get_rx_bd_from_page_found " "ptr=%"PRIu32" rxbufs=%"PRIu32 "\n", use_buf_ptr, rx_bufs);
#line 8329 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_get_rx_bd_from_page_found(uint32_t use_buf_ptr, uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_get_rx_bd_from_page_found(use_buf_ptr, rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_RECEIVE) || \
    false)

static inline void _nocheck__trace_spapr_vlan_receive(const char * id, uint32_t rx_bufs)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 280 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_receive " "[%s] rx_bufs=%"PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , id, rx_bufs);
#line 8356 "trace/trace-hw_net.h"
        } else {
#line 280 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_receive " "[%s] rx_bufs=%"PRIu32 "\n", id, rx_bufs);
#line 8360 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_receive(const char * id, uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_receive(id, rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED) || \
    false)

static inline void _nocheck__trace_spapr_vlan_receive_dma_completed(void)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 281 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_receive_dma_completed " "DMA write completed" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 8387 "trace/trace-hw_net.h"
        } else {
#line 281 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_receive_dma_completed " "DMA write completed" "\n");
#line 8391 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_receive_dma_completed(void)
{
    if (true) {
        _nocheck__trace_spapr_vlan_receive_dma_completed();
    }
}

#define TRACE_SPAPR_VLAN_RECEIVE_WROTE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_RECEIVE_WROTE) || \
    false)

static inline void _nocheck__trace_spapr_vlan_receive_wrote(uint64_t ptr, uint64_t hi, uint64_t lo)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_RECEIVE_WROTE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 282 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_receive_wrote " "rxq entry (ptr=0x%"PRIx64"): 0x%016"PRIx64" 0x%016"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ptr, hi, lo);
#line 8418 "trace/trace-hw_net.h"
        } else {
#line 282 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_receive_wrote " "rxq entry (ptr=0x%"PRIx64"): 0x%016"PRIx64" 0x%016"PRIx64 "\n", ptr, hi, lo);
#line 8422 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_receive_wrote(uint64_t ptr, uint64_t hi, uint64_t lo)
{
    if (true) {
        _nocheck__trace_spapr_vlan_receive_wrote(ptr, hi, lo);
    }
}

#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE) || \
    false)

static inline void _nocheck__trace_spapr_vlan_add_rxbuf_to_pool_create(int pool, uint64_t len)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 283 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_add_rxbuf_to_pool_create " "created RX pool %d for size %"PRIu64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , pool, len);
#line 8449 "trace/trace-hw_net.h"
        } else {
#line 283 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_add_rxbuf_to_pool_create " "created RX pool %d for size %"PRIu64 "\n", pool, len);
#line 8453 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_add_rxbuf_to_pool_create(int pool, uint64_t len)
{
    if (true) {
        _nocheck__trace_spapr_vlan_add_rxbuf_to_pool_create(pool, len);
    }
}

#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL) || \
    false)

static inline void _nocheck__trace_spapr_vlan_add_rxbuf_to_pool(int pool, uint64_t len, int32_t count)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 284 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_add_rxbuf_to_pool " "add buf using pool %d (size %"PRIu64", count=%"PRId32")" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , pool, len, count);
#line 8480 "trace/trace-hw_net.h"
        } else {
#line 284 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_add_rxbuf_to_pool " "add buf using pool %d (size %"PRIu64", count=%"PRId32")" "\n", pool, len, count);
#line 8484 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_add_rxbuf_to_pool(int pool, uint64_t len, int32_t count)
{
    if (true) {
        _nocheck__trace_spapr_vlan_add_rxbuf_to_pool(pool, len, count);
    }
}

#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE) || \
    false)

static inline void _nocheck__trace_spapr_vlan_add_rxbuf_to_page(uint32_t ptr, uint32_t rx_bufs, uint64_t bd)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 285 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_add_rxbuf_to_page " "added buf ptr=%"PRIu32"  rx_bufs=%"PRIu32" bd=0x%016"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ptr, rx_bufs, bd);
#line 8511 "trace/trace-hw_net.h"
        } else {
#line 285 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_add_rxbuf_to_page " "added buf ptr=%"PRIu32"  rx_bufs=%"PRIu32" bd=0x%016"PRIx64 "\n", ptr, rx_bufs, bd);
#line 8515 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_add_rxbuf_to_page(uint32_t ptr, uint32_t rx_bufs, uint64_t bd)
{
    if (true) {
        _nocheck__trace_spapr_vlan_add_rxbuf_to_page(ptr, rx_bufs, bd);
    }
}

#define TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER) || \
    false)

static inline void _nocheck__trace_spapr_vlan_h_add_logical_lan_buffer(uint64_t reg, uint64_t buf)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 286 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_h_add_logical_lan_buffer " "H_ADD_LOGICAL_LAN_BUFFER(0x%"PRIx64", 0x%"PRIx64")" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, buf);
#line 8542 "trace/trace-hw_net.h"
        } else {
#line 286 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_h_add_logical_lan_buffer " "H_ADD_LOGICAL_LAN_BUFFER(0x%"PRIx64", 0x%"PRIx64")" "\n", reg, buf);
#line 8546 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_h_add_logical_lan_buffer(uint64_t reg, uint64_t buf)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_add_logical_lan_buffer(reg, buf);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN) || \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan(uint64_t reg, uint64_t continue_token)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 287 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_h_send_logical_lan " "H_SEND_LOGICAL_LAN(0x%"PRIx64", <bufs>, 0x%"PRIx64")" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, continue_token);
#line 8573 "trace/trace-hw_net.h"
        } else {
#line 287 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_h_send_logical_lan " "H_SEND_LOGICAL_LAN(0x%"PRIx64", <bufs>, 0x%"PRIx64")" "\n", reg, continue_token);
#line 8577 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_h_send_logical_lan(uint64_t reg, uint64_t continue_token)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan(reg, continue_token);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS) || \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan_rxbufs(uint32_t rx_bufs)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 288 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_h_send_logical_lan_rxbufs " "rxbufs = %"PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , rx_bufs);
#line 8604 "trace/trace-hw_net.h"
        } else {
#line 288 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_h_send_logical_lan_rxbufs " "rxbufs = %"PRIu32 "\n", rx_bufs);
#line 8608 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_h_send_logical_lan_rxbufs(uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan_rxbufs(rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC) || \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan_buf_desc(uint64_t buf)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 289 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_h_send_logical_lan_buf_desc " "   buf desc: 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , buf);
#line 8635 "trace/trace-hw_net.h"
        } else {
#line 289 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_h_send_logical_lan_buf_desc " "   buf desc: 0x%"PRIx64 "\n", buf);
#line 8639 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_h_send_logical_lan_buf_desc(uint64_t buf)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan_buf_desc(buf);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL) || \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan_total(int nbufs, unsigned total_len)
{
    if (trace_event_get_state(TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 290 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:spapr_vlan_h_send_logical_lan_total " "%d buffers, total length 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , nbufs, total_len);
#line 8666 "trace/trace-hw_net.h"
        } else {
#line 290 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("spapr_vlan_h_send_logical_lan_total " "%d buffers, total length 0x%x" "\n", nbufs, total_len);
#line 8670 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_spapr_vlan_h_send_logical_lan_total(int nbufs, unsigned total_len)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan_total(nbufs, total_len);
    }
}

#define TRACE_SUNGEM_TX_CHECKSUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_CHECKSUM) || \
    false)

static inline void _nocheck__trace_sungem_tx_checksum(uint16_t start, uint16_t off)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_CHECKSUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 293 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_checksum " "TX checksumming from byte %d, inserting at %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , start, off);
#line 8697 "trace/trace-hw_net.h"
        } else {
#line 293 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_checksum " "TX checksumming from byte %d, inserting at %d" "\n", start, off);
#line 8701 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_checksum(uint16_t start, uint16_t off)
{
    if (true) {
        _nocheck__trace_sungem_tx_checksum(start, off);
    }
}

#define TRACE_SUNGEM_TX_CHECKSUM_OOB_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_CHECKSUM_OOB) || \
    false)

static inline void _nocheck__trace_sungem_tx_checksum_oob(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_CHECKSUM_OOB) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 294 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_checksum_oob " "TX checksum out of packet bounds" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 8728 "trace/trace-hw_net.h"
        } else {
#line 294 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_checksum_oob " "TX checksum out of packet bounds" "\n");
#line 8732 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_checksum_oob(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_checksum_oob();
    }
}

#define TRACE_SUNGEM_TX_UNFINISHED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_UNFINISHED) || \
    false)

static inline void _nocheck__trace_sungem_tx_unfinished(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_UNFINISHED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 295 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_unfinished " "TX packet started without finishing the previous one" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 8759 "trace/trace-hw_net.h"
        } else {
#line 295 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_unfinished " "TX packet started without finishing the previous one" "\n");
#line 8763 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_unfinished(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_unfinished();
    }
}

#define TRACE_SUNGEM_TX_OVERFLOW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_OVERFLOW) || \
    false)

static inline void _nocheck__trace_sungem_tx_overflow(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_OVERFLOW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 296 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_overflow " "TX packet queue overflow" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 8790 "trace/trace-hw_net.h"
        } else {
#line 296 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_overflow " "TX packet queue overflow" "\n");
#line 8794 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_overflow(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_overflow();
    }
}

#define TRACE_SUNGEM_TX_FINISHED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_FINISHED) || \
    false)

static inline void _nocheck__trace_sungem_tx_finished(uint32_t size)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_FINISHED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 297 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_finished " "TX completing %"PRIu32 " bytes packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 8821 "trace/trace-hw_net.h"
        } else {
#line 297 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_finished " "TX completing %"PRIu32 " bytes packet" "\n", size);
#line 8825 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_finished(uint32_t size)
{
    if (true) {
        _nocheck__trace_sungem_tx_finished(size);
    }
}

#define TRACE_SUNGEM_TX_KICK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_KICK) || \
    false)

static inline void _nocheck__trace_sungem_tx_kick(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_KICK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 298 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_kick " "TX Kick..." "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 8852 "trace/trace-hw_net.h"
        } else {
#line 298 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_kick " "TX Kick..." "\n");
#line 8856 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_kick(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_kick();
    }
}

#define TRACE_SUNGEM_TX_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_DISABLED) || \
    false)

static inline void _nocheck__trace_sungem_tx_disabled(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 299 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_disabled " "TX not enabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 8883 "trace/trace-hw_net.h"
        } else {
#line 299 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_disabled " "TX not enabled" "\n");
#line 8887 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_disabled();
    }
}

#define TRACE_SUNGEM_TX_PROCESS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_PROCESS) || \
    false)

static inline void _nocheck__trace_sungem_tx_process(uint32_t comp, uint32_t kick, uint32_t size)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_PROCESS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 300 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_process " "TX processing comp=%"PRIu32", kick=%"PRIu32" out of %"PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , comp, kick, size);
#line 8914 "trace/trace-hw_net.h"
        } else {
#line 300 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_process " "TX processing comp=%"PRIu32", kick=%"PRIu32" out of %"PRIu32 "\n", comp, kick, size);
#line 8918 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_process(uint32_t comp, uint32_t kick, uint32_t size)
{
    if (true) {
        _nocheck__trace_sungem_tx_process(comp, kick, size);
    }
}

#define TRACE_SUNGEM_TX_DESC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_DESC) || \
    false)

static inline void _nocheck__trace_sungem_tx_desc(uint32_t comp, uint64_t control, uint64_t buffer)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_DESC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 301 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_desc " "TX desc %"PRIu32 ": 0x%"PRIx64" 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , comp, control, buffer);
#line 8945 "trace/trace-hw_net.h"
        } else {
#line 301 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_desc " "TX desc %"PRIu32 ": 0x%"PRIx64" 0x%"PRIx64 "\n", comp, control, buffer);
#line 8949 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_desc(uint32_t comp, uint64_t control, uint64_t buffer)
{
    if (true) {
        _nocheck__trace_sungem_tx_desc(comp, control, buffer);
    }
}

#define TRACE_SUNGEM_TX_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_TX_RESET) || \
    false)

static inline void _nocheck__trace_sungem_tx_reset(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_TX_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 302 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_tx_reset " "TX reset" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 8976 "trace/trace-hw_net.h"
        } else {
#line 302 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_tx_reset " "TX reset" "\n");
#line 8980 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_tx_reset(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_reset();
    }
}

#define TRACE_SUNGEM_RX_MAC_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_MAC_DISABLED) || \
    false)

static inline void _nocheck__trace_sungem_rx_mac_disabled(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_MAC_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 303 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_mac_disabled " "Check RX MAC disabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 9007 "trace/trace-hw_net.h"
        } else {
#line 303 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_mac_disabled " "Check RX MAC disabled" "\n");
#line 9011 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_mac_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_disabled();
    }
}

#define TRACE_SUNGEM_RX_TXDMA_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_TXDMA_DISABLED) || \
    false)

static inline void _nocheck__trace_sungem_rx_txdma_disabled(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_TXDMA_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 304 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_txdma_disabled " "Check RX TXDMA disabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 9038 "trace/trace-hw_net.h"
        } else {
#line 304 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_txdma_disabled " "Check RX TXDMA disabled" "\n");
#line 9042 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_txdma_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_txdma_disabled();
    }
}

#define TRACE_SUNGEM_RX_CHECK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_CHECK) || \
    false)

static inline void _nocheck__trace_sungem_rx_check(bool full, uint32_t kick, uint32_t done)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_CHECK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 305 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_check " "Check RX %d (kick=%"PRIu32", done=%"PRIu32")" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , full, kick, done);
#line 9069 "trace/trace-hw_net.h"
        } else {
#line 305 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_check " "Check RX %d (kick=%"PRIu32", done=%"PRIu32")" "\n", full, kick, done);
#line 9073 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_check(bool full, uint32_t kick, uint32_t done)
{
    if (true) {
        _nocheck__trace_sungem_rx_check(full, kick, done);
    }
}

#define TRACE_SUNGEM_RX_MAC_CHECK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_MAC_CHECK) || \
    false)

static inline void _nocheck__trace_sungem_rx_mac_check(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_MAC_CHECK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 306 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_mac_check " "Word MAC: 0x%"PRIx32" 0x%"PRIx32" 0x%"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , mac0, mac1, mac2);
#line 9100 "trace/trace-hw_net.h"
        } else {
#line 306 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_mac_check " "Word MAC: 0x%"PRIx32" 0x%"PRIx32" 0x%"PRIx32 "\n", mac0, mac1, mac2);
#line 9104 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_mac_check(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_check(mac0, mac1, mac2);
    }
}

#define TRACE_SUNGEM_RX_MAC_MULTICAST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_MAC_MULTICAST) || \
    false)

static inline void _nocheck__trace_sungem_rx_mac_multicast(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_MAC_MULTICAST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 307 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_mac_multicast " "Multicast" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 9131 "trace/trace-hw_net.h"
        } else {
#line 307 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_mac_multicast " "Multicast" "\n");
#line 9135 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_mac_multicast(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_multicast();
    }
}

#define TRACE_SUNGEM_RX_MAC_COMPARE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_MAC_COMPARE) || \
    false)

static inline void _nocheck__trace_sungem_rx_mac_compare(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_MAC_COMPARE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 308 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_mac_compare " "Compare MAC to 0x%"PRIx32" 0x%"PRIx32" 0x%"PRIx32".." "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , mac0, mac1, mac2);
#line 9162 "trace/trace-hw_net.h"
        } else {
#line 308 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_mac_compare " "Compare MAC to 0x%"PRIx32" 0x%"PRIx32" 0x%"PRIx32".." "\n", mac0, mac1, mac2);
#line 9166 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_mac_compare(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_compare(mac0, mac1, mac2);
    }
}

#define TRACE_SUNGEM_RX_PACKET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_PACKET) || \
    false)

static inline void _nocheck__trace_sungem_rx_packet(size_t size)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_PACKET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 309 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_packet " "RX got %zu bytes packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 9193 "trace/trace-hw_net.h"
        } else {
#line 309 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_packet " "RX got %zu bytes packet" "\n", size);
#line 9197 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_packet(size_t size)
{
    if (true) {
        _nocheck__trace_sungem_rx_packet(size);
    }
}

#define TRACE_SUNGEM_RX_DISABLED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_DISABLED) || \
    false)

static inline void _nocheck__trace_sungem_rx_disabled(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_DISABLED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 310 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_disabled " "RX not enabled" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 9224 "trace/trace-hw_net.h"
        } else {
#line 310 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_disabled " "RX not enabled" "\n");
#line 9228 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_disabled();
    }
}

#define TRACE_SUNGEM_RX_BAD_FRAME_SIZE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_BAD_FRAME_SIZE) || \
    false)

static inline void _nocheck__trace_sungem_rx_bad_frame_size(size_t size)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_BAD_FRAME_SIZE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 311 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_bad_frame_size " "RX bad frame size %zu, dropped" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 9255 "trace/trace-hw_net.h"
        } else {
#line 311 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_bad_frame_size " "RX bad frame size %zu, dropped" "\n", size);
#line 9259 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_bad_frame_size(size_t size)
{
    if (true) {
        _nocheck__trace_sungem_rx_bad_frame_size(size);
    }
}

#define TRACE_SUNGEM_RX_UNMATCHED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_UNMATCHED) || \
    false)

static inline void _nocheck__trace_sungem_rx_unmatched(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_UNMATCHED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 312 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_unmatched " "No match, dropped" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 9286 "trace/trace-hw_net.h"
        } else {
#line 312 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_unmatched " "No match, dropped" "\n");
#line 9290 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_unmatched(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_unmatched();
    }
}

#define TRACE_SUNGEM_RX_PROCESS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_PROCESS) || \
    false)

static inline void _nocheck__trace_sungem_rx_process(uint32_t done, uint32_t kick, uint32_t size)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_PROCESS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 313 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_process " "RX processing done=%"PRIu32", kick=%"PRIu32" out of %"PRIu32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , done, kick, size);
#line 9317 "trace/trace-hw_net.h"
        } else {
#line 313 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_process " "RX processing done=%"PRIu32", kick=%"PRIu32" out of %"PRIu32 "\n", done, kick, size);
#line 9321 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_process(uint32_t done, uint32_t kick, uint32_t size)
{
    if (true) {
        _nocheck__trace_sungem_rx_process(done, kick, size);
    }
}

#define TRACE_SUNGEM_RX_RINGFULL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_RINGFULL) || \
    false)

static inline void _nocheck__trace_sungem_rx_ringfull(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_RINGFULL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 314 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_ringfull " "RX ring full" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 9348 "trace/trace-hw_net.h"
        } else {
#line 314 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_ringfull " "RX ring full" "\n");
#line 9352 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_ringfull(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_ringfull();
    }
}

#define TRACE_SUNGEM_RX_DESC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_DESC) || \
    false)

static inline void _nocheck__trace_sungem_rx_desc(uint64_t control, uint64_t buffer)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_DESC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 315 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_desc " "RX desc: 0x%"PRIx64" 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , control, buffer);
#line 9379 "trace/trace-hw_net.h"
        } else {
#line 315 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_desc " "RX desc: 0x%"PRIx64" 0x%"PRIx64 "\n", control, buffer);
#line 9383 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_desc(uint64_t control, uint64_t buffer)
{
    if (true) {
        _nocheck__trace_sungem_rx_desc(control, buffer);
    }
}

#define TRACE_SUNGEM_RX_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_RESET) || \
    false)

static inline void _nocheck__trace_sungem_rx_reset(void)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 316 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_reset " "RX reset" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 9410 "trace/trace-hw_net.h"
        } else {
#line 316 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_reset " "RX reset" "\n");
#line 9414 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_reset(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_reset();
    }
}

#define TRACE_SUNGEM_RX_KICK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RX_KICK) || \
    false)

static inline void _nocheck__trace_sungem_rx_kick(uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_RX_KICK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 317 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_rx_kick " "RXDMA_KICK written to %"PRIu64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val);
#line 9441 "trace/trace-hw_net.h"
        } else {
#line 317 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_rx_kick " "RXDMA_KICK written to %"PRIu64 "\n", val);
#line 9445 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_rx_kick(uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_rx_kick(val);
    }
}

#define TRACE_SUNGEM_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_RESET) || \
    false)

static inline void _nocheck__trace_sungem_reset(bool pci_reset)
{
    if (trace_event_get_state(TRACE_SUNGEM_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 318 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_reset " "Full reset (PCI:%d)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , pci_reset);
#line 9472 "trace/trace-hw_net.h"
        } else {
#line 318 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_reset " "Full reset (PCI:%d)" "\n", pci_reset);
#line 9476 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_reset(bool pci_reset)
{
    if (true) {
        _nocheck__trace_sungem_reset(pci_reset);
    }
}

#define TRACE_SUNGEM_MII_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MII_WRITE) || \
    false)

static inline void _nocheck__trace_sungem_mii_write(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MII_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 319 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mii_write " "MII write addr 0x%x reg 0x%02x val 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , phy_addr, reg_addr, val);
#line 9503 "trace/trace-hw_net.h"
        } else {
#line 319 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mii_write " "MII write addr 0x%x reg 0x%02x val 0x%04x" "\n", phy_addr, reg_addr, val);
#line 9507 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mii_write(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
    if (true) {
        _nocheck__trace_sungem_mii_write(phy_addr, reg_addr, val);
    }
}

#define TRACE_SUNGEM_MII_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MII_READ) || \
    false)

static inline void _nocheck__trace_sungem_mii_read(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MII_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 320 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mii_read " "MII read addr 0x%x reg 0x%02x val 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , phy_addr, reg_addr, val);
#line 9534 "trace/trace-hw_net.h"
        } else {
#line 320 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mii_read " "MII read addr 0x%x reg 0x%02x val 0x%04x" "\n", phy_addr, reg_addr, val);
#line 9538 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mii_read(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
    if (true) {
        _nocheck__trace_sungem_mii_read(phy_addr, reg_addr, val);
    }
}

#define TRACE_SUNGEM_MII_INVALID_SOF_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MII_INVALID_SOF) || \
    false)

static inline void _nocheck__trace_sungem_mii_invalid_sof(uint32_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MII_INVALID_SOF) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 321 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mii_invalid_sof " "MII op, invalid SOF field 0x%"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val);
#line 9565 "trace/trace-hw_net.h"
        } else {
#line 321 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mii_invalid_sof " "MII op, invalid SOF field 0x%"PRIx32 "\n", val);
#line 9569 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mii_invalid_sof(uint32_t val)
{
    if (true) {
        _nocheck__trace_sungem_mii_invalid_sof(val);
    }
}

#define TRACE_SUNGEM_MII_INVALID_OP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MII_INVALID_OP) || \
    false)

static inline void _nocheck__trace_sungem_mii_invalid_op(uint8_t op)
{
    if (trace_event_get_state(TRACE_SUNGEM_MII_INVALID_OP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 322 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mii_invalid_op " "MII op, invalid op field 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , op);
#line 9596 "trace/trace-hw_net.h"
        } else {
#line 322 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mii_invalid_op " "MII op, invalid op field 0x%x" "\n", op);
#line 9600 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mii_invalid_op(uint8_t op)
{
    if (true) {
        _nocheck__trace_sungem_mii_invalid_op(op);
    }
}

#define TRACE_SUNGEM_MMIO_GREG_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_GREG_WRITE) || \
    false)

static inline void _nocheck__trace_sungem_mmio_greg_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_GREG_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 323 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_greg_write " "MMIO greg write to 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9627 "trace/trace-hw_net.h"
        } else {
#line 323 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_greg_write " "MMIO greg write to 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9631 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_greg_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_greg_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_GREG_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_GREG_READ) || \
    false)

static inline void _nocheck__trace_sungem_mmio_greg_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_GREG_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 324 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_greg_read " "MMIO greg read from 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9658 "trace/trace-hw_net.h"
        } else {
#line 324 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_greg_read " "MMIO greg read from 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9662 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_greg_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_greg_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_TXDMA_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_TXDMA_WRITE) || \
    false)

static inline void _nocheck__trace_sungem_mmio_txdma_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_TXDMA_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 325 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_txdma_write " "MMIO txdma write to 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9689 "trace/trace-hw_net.h"
        } else {
#line 325 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_txdma_write " "MMIO txdma write to 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9693 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_txdma_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_txdma_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_TXDMA_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_TXDMA_READ) || \
    false)

static inline void _nocheck__trace_sungem_mmio_txdma_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_TXDMA_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 326 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_txdma_read " "MMIO txdma read from 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9720 "trace/trace-hw_net.h"
        } else {
#line 326 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_txdma_read " "MMIO txdma read from 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9724 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_txdma_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_txdma_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_RXDMA_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_RXDMA_WRITE) || \
    false)

static inline void _nocheck__trace_sungem_mmio_rxdma_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_RXDMA_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 327 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_rxdma_write " "MMIO rxdma write to 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9751 "trace/trace-hw_net.h"
        } else {
#line 327 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_rxdma_write " "MMIO rxdma write to 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9755 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_rxdma_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_rxdma_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_RXDMA_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_RXDMA_READ) || \
    false)

static inline void _nocheck__trace_sungem_mmio_rxdma_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_RXDMA_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 328 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_rxdma_read " "MMIO rxdma read from 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9782 "trace/trace-hw_net.h"
        } else {
#line 328 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_rxdma_read " "MMIO rxdma read from 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9786 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_rxdma_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_rxdma_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MAC_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_MAC_WRITE) || \
    false)

static inline void _nocheck__trace_sungem_mmio_mac_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_MAC_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 329 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_mac_write " "MMIO mac write to 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9813 "trace/trace-hw_net.h"
        } else {
#line 329 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_mac_write " "MMIO mac write to 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9817 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_mac_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mac_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MAC_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_MAC_READ) || \
    false)

static inline void _nocheck__trace_sungem_mmio_mac_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_MAC_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 330 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_mac_read " "MMIO mac read from 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9844 "trace/trace-hw_net.h"
        } else {
#line 330 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_mac_read " "MMIO mac read from 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9848 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_mac_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mac_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MIF_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_MIF_WRITE) || \
    false)

static inline void _nocheck__trace_sungem_mmio_mif_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_MIF_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 331 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_mif_write " "MMIO mif write to 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9875 "trace/trace-hw_net.h"
        } else {
#line 331 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_mif_write " "MMIO mif write to 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9879 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_mif_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mif_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MIF_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_MIF_READ) || \
    false)

static inline void _nocheck__trace_sungem_mmio_mif_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_MIF_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 332 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_mif_read " "MMIO mif read from 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9906 "trace/trace-hw_net.h"
        } else {
#line 332 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_mif_read " "MMIO mif read from 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9910 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_mif_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mif_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_PCS_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_PCS_WRITE) || \
    false)

static inline void _nocheck__trace_sungem_mmio_pcs_write(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_PCS_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 333 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_pcs_write " "MMIO pcs write to 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9937 "trace/trace-hw_net.h"
        } else {
#line 333 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_pcs_write " "MMIO pcs write to 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9941 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_pcs_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_pcs_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_PCS_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNGEM_MMIO_PCS_READ) || \
    false)

static inline void _nocheck__trace_sungem_mmio_pcs_read(uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_SUNGEM_MMIO_PCS_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 334 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sungem_mmio_pcs_read " "MMIO pcs read from 0x%"PRIx64" val=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 9968 "trace/trace-hw_net.h"
        } else {
#line 334 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sungem_mmio_pcs_read " "MMIO pcs read from 0x%"PRIx64" val=0x%"PRIx64 "\n", addr, val);
#line 9972 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sungem_mmio_pcs_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_pcs_read(addr, val);
    }
}

#define TRACE_SUNHME_SEB_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_SEB_WRITE) || \
    false)

static inline void _nocheck__trace_sunhme_seb_write(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_SEB_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 337 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_seb_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 9999 "trace/trace-hw_net.h"
        } else {
#line 337 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_seb_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10003 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_seb_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_seb_write(addr, value);
    }
}

#define TRACE_SUNHME_SEB_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_SEB_READ) || \
    false)

static inline void _nocheck__trace_sunhme_seb_read(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_SEB_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 338 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_seb_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10030 "trace/trace-hw_net.h"
        } else {
#line 338 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_seb_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10034 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_seb_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_seb_read(addr, value);
    }
}

#define TRACE_SUNHME_ETX_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_ETX_WRITE) || \
    false)

static inline void _nocheck__trace_sunhme_etx_write(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_ETX_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 339 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_etx_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10061 "trace/trace-hw_net.h"
        } else {
#line 339 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_etx_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10065 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_etx_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_etx_write(addr, value);
    }
}

#define TRACE_SUNHME_ETX_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_ETX_READ) || \
    false)

static inline void _nocheck__trace_sunhme_etx_read(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_ETX_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 340 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_etx_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10092 "trace/trace-hw_net.h"
        } else {
#line 340 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_etx_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10096 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_etx_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_etx_read(addr, value);
    }
}

#define TRACE_SUNHME_ERX_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_ERX_WRITE) || \
    false)

static inline void _nocheck__trace_sunhme_erx_write(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_ERX_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 341 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_erx_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10123 "trace/trace-hw_net.h"
        } else {
#line 341 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_erx_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10127 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_erx_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_erx_write(addr, value);
    }
}

#define TRACE_SUNHME_ERX_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_ERX_READ) || \
    false)

static inline void _nocheck__trace_sunhme_erx_read(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_ERX_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 342 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_erx_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10154 "trace/trace-hw_net.h"
        } else {
#line 342 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_erx_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10158 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_erx_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_erx_read(addr, value);
    }
}

#define TRACE_SUNHME_MAC_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_MAC_WRITE) || \
    false)

static inline void _nocheck__trace_sunhme_mac_write(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_MAC_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 343 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_mac_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10185 "trace/trace-hw_net.h"
        } else {
#line 343 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_mac_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10189 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_mac_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mac_write(addr, value);
    }
}

#define TRACE_SUNHME_MAC_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_MAC_READ) || \
    false)

static inline void _nocheck__trace_sunhme_mac_read(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_MAC_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 344 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_mac_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10216 "trace/trace-hw_net.h"
        } else {
#line 344 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_mac_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10220 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_mac_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mac_read(addr, value);
    }
}

#define TRACE_SUNHME_MII_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_MII_WRITE) || \
    false)

static inline void _nocheck__trace_sunhme_mii_write(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_MII_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 345 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_mii_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10247 "trace/trace-hw_net.h"
        } else {
#line 345 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_mii_write " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10251 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_mii_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mii_write(addr, value);
    }
}

#define TRACE_SUNHME_MII_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_MII_READ) || \
    false)

static inline void _nocheck__trace_sunhme_mii_read(uint8_t addr, uint16_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_MII_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 346 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_mii_read " "addr 0x%x value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10278 "trace/trace-hw_net.h"
        } else {
#line 346 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_mii_read " "addr 0x%x value 0x%x" "\n", addr, value);
#line 10282 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_mii_read(uint8_t addr, uint16_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mii_read(addr, value);
    }
}

#define TRACE_SUNHME_MIF_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_MIF_WRITE) || \
    false)

static inline void _nocheck__trace_sunhme_mif_write(uint8_t addr, uint16_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_MIF_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 347 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_mif_write " "addr 0x%x value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10309 "trace/trace-hw_net.h"
        } else {
#line 347 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_mif_write " "addr 0x%x value 0x%x" "\n", addr, value);
#line 10313 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_mif_write(uint8_t addr, uint16_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mif_write(addr, value);
    }
}

#define TRACE_SUNHME_MIF_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_MIF_READ) || \
    false)

static inline void _nocheck__trace_sunhme_mif_read(uint64_t addr, uint64_t value)
{
    if (trace_event_get_state(TRACE_SUNHME_MIF_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 348 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_mif_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value);
#line 10340 "trace/trace-hw_net.h"
        } else {
#line 348 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_mif_read " "addr 0x%"PRIx64" value 0x%"PRIx64 "\n", addr, value);
#line 10344 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_mif_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mif_read(addr, value);
    }
}

#define TRACE_SUNHME_TX_DESC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_TX_DESC) || \
    false)

static inline void _nocheck__trace_sunhme_tx_desc(uint64_t buffer, uint32_t status, int cr, int nr)
{
    if (trace_event_get_state(TRACE_SUNHME_TX_DESC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 349 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_tx_desc " "addr 0x%"PRIx64" status 0x%"PRIx32 " (ring %d/%d)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , buffer, status, cr, nr);
#line 10371 "trace/trace-hw_net.h"
        } else {
#line 349 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_tx_desc " "addr 0x%"PRIx64" status 0x%"PRIx32 " (ring %d/%d)" "\n", buffer, status, cr, nr);
#line 10375 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_tx_desc(uint64_t buffer, uint32_t status, int cr, int nr)
{
    if (true) {
        _nocheck__trace_sunhme_tx_desc(buffer, status, cr, nr);
    }
}

#define TRACE_SUNHME_TX_XSUM_ADD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_TX_XSUM_ADD) || \
    false)

static inline void _nocheck__trace_sunhme_tx_xsum_add(int offset, int len)
{
    if (trace_event_get_state(TRACE_SUNHME_TX_XSUM_ADD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 350 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_tx_xsum_add " "adding xsum at offset %d, len %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , offset, len);
#line 10402 "trace/trace-hw_net.h"
        } else {
#line 350 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_tx_xsum_add " "adding xsum at offset %d, len %d" "\n", offset, len);
#line 10406 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_tx_xsum_add(int offset, int len)
{
    if (true) {
        _nocheck__trace_sunhme_tx_xsum_add(offset, len);
    }
}

#define TRACE_SUNHME_TX_XSUM_STUFF_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_TX_XSUM_STUFF) || \
    false)

static inline void _nocheck__trace_sunhme_tx_xsum_stuff(uint16_t xsum, int offset)
{
    if (trace_event_get_state(TRACE_SUNHME_TX_XSUM_STUFF) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 351 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_tx_xsum_stuff " "stuffing xsum 0x%x at offset %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , xsum, offset);
#line 10433 "trace/trace-hw_net.h"
        } else {
#line 351 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_tx_xsum_stuff " "stuffing xsum 0x%x at offset %d" "\n", xsum, offset);
#line 10437 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_tx_xsum_stuff(uint16_t xsum, int offset)
{
    if (true) {
        _nocheck__trace_sunhme_tx_xsum_stuff(xsum, offset);
    }
}

#define TRACE_SUNHME_TX_DONE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_TX_DONE) || \
    false)

static inline void _nocheck__trace_sunhme_tx_done(int len)
{
    if (trace_event_get_state(TRACE_SUNHME_TX_DONE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 352 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_tx_done " "successfully transmitted frame with len %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 10464 "trace/trace-hw_net.h"
        } else {
#line 352 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_tx_done " "successfully transmitted frame with len %d" "\n", len);
#line 10468 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_tx_done(int len)
{
    if (true) {
        _nocheck__trace_sunhme_tx_done(len);
    }
}

#define TRACE_SUNHME_RX_INCOMING_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_INCOMING) || \
    false)

static inline void _nocheck__trace_sunhme_rx_incoming(size_t len)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_INCOMING) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 353 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_incoming " "received incoming frame with len %zu" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 10495 "trace/trace-hw_net.h"
        } else {
#line 353 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_incoming " "received incoming frame with len %zu" "\n", len);
#line 10499 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_incoming(size_t len)
{
    if (true) {
        _nocheck__trace_sunhme_rx_incoming(len);
    }
}

#define TRACE_SUNHME_RX_FILTER_DESTMAC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_DESTMAC) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_destmac(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_DESTMAC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 354 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_destmac " "received frame for MAC: %02x:%02x:%02x:%02x:%02x:%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , b0, b1, b2, b3, b4, b5);
#line 10526 "trace/trace-hw_net.h"
        } else {
#line 354 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_destmac " "received frame for MAC: %02x:%02x:%02x:%02x:%02x:%02x" "\n", b0, b1, b2, b3, b4, b5);
#line 10530 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_destmac(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_destmac(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_LOCAL_MATCH) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_local_match(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_LOCAL_MATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 355 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_local_match " "incoming frame matches local MAC address" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10557 "trace/trace-hw_net.h"
        } else {
#line 355 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_local_match " "incoming frame matches local MAC address" "\n");
#line 10561 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_local_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_local_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_BCAST_MATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_BCAST_MATCH) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_bcast_match(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_BCAST_MATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 356 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_bcast_match " "incoming frame matches broadcast MAC address" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10588 "trace/trace-hw_net.h"
        } else {
#line 356 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_bcast_match " "incoming frame matches broadcast MAC address" "\n");
#line 10592 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_bcast_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_bcast_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_HASH_NOMATCH) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_hash_nomatch(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_HASH_NOMATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 357 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_hash_nomatch " "incoming MAC address not in hash table" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10619 "trace/trace-hw_net.h"
        } else {
#line 357 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_hash_nomatch " "incoming MAC address not in hash table" "\n");
#line 10623 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_hash_nomatch(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_hash_nomatch();
    }
}

#define TRACE_SUNHME_RX_FILTER_HASH_MATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_HASH_MATCH) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_hash_match(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_HASH_MATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 358 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_hash_match " "incoming MAC address found in hash table" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10650 "trace/trace-hw_net.h"
        } else {
#line 358 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_hash_match " "incoming MAC address found in hash table" "\n");
#line 10654 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_hash_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_hash_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_PROMISC_MATCH) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_promisc_match(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_PROMISC_MATCH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 359 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_promisc_match " "incoming frame accepted due to promiscuous mode" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10681 "trace/trace-hw_net.h"
        } else {
#line 359 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_promisc_match " "incoming frame accepted due to promiscuous mode" "\n");
#line 10685 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_promisc_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_promisc_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_REJECT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_REJECT) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_reject(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_REJECT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 360 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_reject " "rejecting incoming frame" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10712 "trace/trace-hw_net.h"
        } else {
#line 360 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_reject " "rejecting incoming frame" "\n");
#line 10716 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_reject(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_reject();
    }
}

#define TRACE_SUNHME_RX_FILTER_ACCEPT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_FILTER_ACCEPT) || \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_accept(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_FILTER_ACCEPT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 361 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_filter_accept " "accepting incoming frame" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10743 "trace/trace-hw_net.h"
        } else {
#line 361 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_filter_accept " "accepting incoming frame" "\n");
#line 10747 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_filter_accept(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_accept();
    }
}

#define TRACE_SUNHME_RX_DESC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_DESC) || \
    false)

static inline void _nocheck__trace_sunhme_rx_desc(uint32_t addr, int offset, uint32_t status, int len, int cr, int nr)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_DESC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 362 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_desc " "addr 0x%"PRIx32"(+0x%x) status 0x%"PRIx32 " len %d (ring %d/%d)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, offset, status, len, cr, nr);
#line 10774 "trace/trace-hw_net.h"
        } else {
#line 362 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_desc " "addr 0x%"PRIx32"(+0x%x) status 0x%"PRIx32 " len %d (ring %d/%d)" "\n", addr, offset, status, len, cr, nr);
#line 10778 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_desc(uint32_t addr, int offset, uint32_t status, int len, int cr, int nr)
{
    if (true) {
        _nocheck__trace_sunhme_rx_desc(addr, offset, status, len, cr, nr);
    }
}

#define TRACE_SUNHME_RX_XSUM_CALC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_XSUM_CALC) || \
    false)

static inline void _nocheck__trace_sunhme_rx_xsum_calc(uint16_t xsum)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_XSUM_CALC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 363 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_xsum_calc " "calculated incoming xsum as 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , xsum);
#line 10805 "trace/trace-hw_net.h"
        } else {
#line 363 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_xsum_calc " "calculated incoming xsum as 0x%x" "\n", xsum);
#line 10809 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_xsum_calc(uint16_t xsum)
{
    if (true) {
        _nocheck__trace_sunhme_rx_xsum_calc(xsum);
    }
}

#define TRACE_SUNHME_RX_NORXD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_RX_NORXD) || \
    false)

static inline void _nocheck__trace_sunhme_rx_norxd(void)
{
    if (trace_event_get_state(TRACE_SUNHME_RX_NORXD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 364 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_rx_norxd " "no free rx descriptors available" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10836 "trace/trace-hw_net.h"
        } else {
#line 364 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_rx_norxd " "no free rx descriptors available" "\n");
#line 10840 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_rx_norxd(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_norxd();
    }
}

#define TRACE_SUNHME_UPDATE_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SUNHME_UPDATE_IRQ) || \
    false)

static inline void _nocheck__trace_sunhme_update_irq(uint32_t mifmask, uint32_t mif, uint32_t sebmask, uint32_t seb, int level)
{
    if (trace_event_get_state(TRACE_SUNHME_UPDATE_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 365 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:sunhme_update_irq " "mifmask: 0x%x  mif: 0x%x  sebmask: 0x%x  seb: 0x%x  level: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , mifmask, mif, sebmask, seb, level);
#line 10867 "trace/trace-hw_net.h"
        } else {
#line 365 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("sunhme_update_irq " "mifmask: 0x%x  mif: 0x%x  sebmask: 0x%x  seb: 0x%x  level: %d" "\n", mifmask, mif, sebmask, seb, level);
#line 10871 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_sunhme_update_irq(uint32_t mifmask, uint32_t mif, uint32_t sebmask, uint32_t seb, int level)
{
    if (true) {
        _nocheck__trace_sunhme_update_irq(mifmask, mif, sebmask, seb, level);
    }
}

#define TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY) || \
    false)

static inline void _nocheck__trace_virtio_net_announce_notify(void)
{
    if (trace_event_get_state(TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 368 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_net_announce_notify " "" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10898 "trace/trace-hw_net.h"
        } else {
#line 368 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("virtio_net_announce_notify " "" "\n");
#line 10902 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_virtio_net_announce_notify(void)
{
    if (true) {
        _nocheck__trace_virtio_net_announce_notify();
    }
}

#define TRACE_VIRTIO_NET_ANNOUNCE_TIMER_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_NET_ANNOUNCE_TIMER) || \
    false)

static inline void _nocheck__trace_virtio_net_announce_timer(int round)
{
    if (trace_event_get_state(TRACE_VIRTIO_NET_ANNOUNCE_TIMER) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 369 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_net_announce_timer " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , round);
#line 10929 "trace/trace-hw_net.h"
        } else {
#line 369 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("virtio_net_announce_timer " "%d" "\n", round);
#line 10933 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_virtio_net_announce_timer(int round)
{
    if (true) {
        _nocheck__trace_virtio_net_announce_timer(round);
    }
}

#define TRACE_VIRTIO_NET_HANDLE_ANNOUNCE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_NET_HANDLE_ANNOUNCE) || \
    false)

static inline void _nocheck__trace_virtio_net_handle_announce(int round)
{
    if (trace_event_get_state(TRACE_VIRTIO_NET_HANDLE_ANNOUNCE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 370 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_net_handle_announce " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , round);
#line 10960 "trace/trace-hw_net.h"
        } else {
#line 370 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("virtio_net_handle_announce " "%d" "\n", round);
#line 10964 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_virtio_net_handle_announce(int round)
{
    if (true) {
        _nocheck__trace_virtio_net_handle_announce(round);
    }
}

#define TRACE_VIRTIO_NET_POST_LOAD_DEVICE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_NET_POST_LOAD_DEVICE) || \
    false)

static inline void _nocheck__trace_virtio_net_post_load_device(void)
{
    if (trace_event_get_state(TRACE_VIRTIO_NET_POST_LOAD_DEVICE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 371 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_net_post_load_device "  "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 10991 "trace/trace-hw_net.h"
        } else {
#line 371 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("virtio_net_post_load_device "  "\n");
#line 10995 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_virtio_net_post_load_device(void)
{
    if (true) {
        _nocheck__trace_virtio_net_post_load_device();
    }
}

#define TRACE_VIRTIO_NET_RSS_DISABLE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_NET_RSS_DISABLE) || \
    false)

static inline void _nocheck__trace_virtio_net_rss_disable(void)
{
    if (trace_event_get_state(TRACE_VIRTIO_NET_RSS_DISABLE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 372 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_net_rss_disable "  "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 11022 "trace/trace-hw_net.h"
        } else {
#line 372 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("virtio_net_rss_disable "  "\n");
#line 11026 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_virtio_net_rss_disable(void)
{
    if (true) {
        _nocheck__trace_virtio_net_rss_disable();
    }
}

#define TRACE_VIRTIO_NET_RSS_ERROR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_NET_RSS_ERROR) || \
    false)

static inline void _nocheck__trace_virtio_net_rss_error(const char * msg, uint32_t value)
{
    if (trace_event_get_state(TRACE_VIRTIO_NET_RSS_ERROR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 373 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_net_rss_error " "%s, value 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , msg, value);
#line 11053 "trace/trace-hw_net.h"
        } else {
#line 373 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("virtio_net_rss_error " "%s, value 0x%08x" "\n", msg, value);
#line 11057 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_virtio_net_rss_error(const char * msg, uint32_t value)
{
    if (true) {
        _nocheck__trace_virtio_net_rss_error(msg, value);
    }
}

#define TRACE_VIRTIO_NET_RSS_ENABLE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_NET_RSS_ENABLE) || \
    false)

static inline void _nocheck__trace_virtio_net_rss_enable(uint32_t p1, uint16_t p2, uint8_t p3)
{
    if (trace_event_get_state(TRACE_VIRTIO_NET_RSS_ENABLE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 374 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_net_rss_enable " "hashes 0x%x, table of %d, key of %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , p1, p2, p3);
#line 11084 "trace/trace-hw_net.h"
        } else {
#line 374 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("virtio_net_rss_enable " "hashes 0x%x, table of %d, key of %d" "\n", p1, p2, p3);
#line 11088 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_virtio_net_rss_enable(uint32_t p1, uint16_t p2, uint8_t p3)
{
    if (true) {
        _nocheck__trace_virtio_net_rss_enable(p1, p2, p3);
    }
}

#define TRACE_TULIP_REG_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_REG_WRITE) || \
    false)

static inline void _nocheck__trace_tulip_reg_write(uint64_t addr, const char * name, int size, uint64_t val)
{
    if (trace_event_get_state(TRACE_TULIP_REG_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 377 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_reg_write " "addr 0x%02"PRIx64" (%s) size %d value 0x%08"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, name, size, val);
#line 11115 "trace/trace-hw_net.h"
        } else {
#line 377 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_reg_write " "addr 0x%02"PRIx64" (%s) size %d value 0x%08"PRIx64 "\n", addr, name, size, val);
#line 11119 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_reg_write(uint64_t addr, const char * name, int size, uint64_t val)
{
    if (true) {
        _nocheck__trace_tulip_reg_write(addr, name, size, val);
    }
}

#define TRACE_TULIP_REG_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_REG_READ) || \
    false)

static inline void _nocheck__trace_tulip_reg_read(uint64_t addr, const char * name, int size, uint64_t val)
{
    if (trace_event_get_state(TRACE_TULIP_REG_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 378 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_reg_read " "addr 0x%02"PRIx64" (%s) size %d value 0x%08"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, name, size, val);
#line 11146 "trace/trace-hw_net.h"
        } else {
#line 378 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_reg_read " "addr 0x%02"PRIx64" (%s) size %d value 0x%08"PRIx64 "\n", addr, name, size, val);
#line 11150 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_reg_read(uint64_t addr, const char * name, int size, uint64_t val)
{
    if (true) {
        _nocheck__trace_tulip_reg_read(addr, name, size, val);
    }
}

#define TRACE_TULIP_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_RECEIVE) || \
    false)

static inline void _nocheck__trace_tulip_receive(const uint8_t * buf, size_t len)
{
    if (trace_event_get_state(TRACE_TULIP_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 379 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_receive " "buf %p size %zu" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , buf, len);
#line 11177 "trace/trace-hw_net.h"
        } else {
#line 379 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_receive " "buf %p size %zu" "\n", buf, len);
#line 11181 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_receive(const uint8_t * buf, size_t len)
{
    if (true) {
        _nocheck__trace_tulip_receive(buf, len);
    }
}

#define TRACE_TULIP_DESCRIPTOR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_DESCRIPTOR) || \
    false)

static inline void _nocheck__trace_tulip_descriptor(const char * prefix, uint32_t addr, uint32_t status, uint32_t control, uint32_t len1, uint32_t len2, uint32_t buf1, uint32_t buf2)
{
    if (trace_event_get_state(TRACE_TULIP_DESCRIPTOR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 380 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_descriptor " "%s 0x%08x: status 0x%08x control 0x%03x len1 %4d len2 %4d buf1 0x%08x buf2 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , prefix, addr, status, control, len1, len2, buf1, buf2);
#line 11208 "trace/trace-hw_net.h"
        } else {
#line 380 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_descriptor " "%s 0x%08x: status 0x%08x control 0x%03x len1 %4d len2 %4d buf1 0x%08x buf2 0x%08x" "\n", prefix, addr, status, control, len1, len2, buf1, buf2);
#line 11212 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_descriptor(const char * prefix, uint32_t addr, uint32_t status, uint32_t control, uint32_t len1, uint32_t len2, uint32_t buf1, uint32_t buf2)
{
    if (true) {
        _nocheck__trace_tulip_descriptor(prefix, addr, status, control, len1, len2, buf1, buf2);
    }
}

#define TRACE_TULIP_RX_STATE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_RX_STATE) || \
    false)

static inline void _nocheck__trace_tulip_rx_state(const char * state)
{
    if (trace_event_get_state(TRACE_TULIP_RX_STATE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 381 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_rx_state " "RX %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , state);
#line 11239 "trace/trace-hw_net.h"
        } else {
#line 381 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_rx_state " "RX %s" "\n", state);
#line 11243 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_rx_state(const char * state)
{
    if (true) {
        _nocheck__trace_tulip_rx_state(state);
    }
}

#define TRACE_TULIP_TX_STATE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_TX_STATE) || \
    false)

static inline void _nocheck__trace_tulip_tx_state(const char * state)
{
    if (trace_event_get_state(TRACE_TULIP_TX_STATE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 382 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_tx_state " "TX %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , state);
#line 11270 "trace/trace-hw_net.h"
        } else {
#line 382 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_tx_state " "TX %s" "\n", state);
#line 11274 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_tx_state(const char * state)
{
    if (true) {
        _nocheck__trace_tulip_tx_state(state);
    }
}

#define TRACE_TULIP_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_IRQ) || \
    false)

static inline void _nocheck__trace_tulip_irq(uint32_t mask, uint32_t en, const char * state)
{
    if (trace_event_get_state(TRACE_TULIP_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 383 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_irq " "mask 0x%08x ie 0x%08x %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , mask, en, state);
#line 11301 "trace/trace-hw_net.h"
        } else {
#line 383 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_irq " "mask 0x%08x ie 0x%08x %s" "\n", mask, en, state);
#line 11305 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_irq(uint32_t mask, uint32_t en, const char * state)
{
    if (true) {
        _nocheck__trace_tulip_irq(mask, en, state);
    }
}

#define TRACE_TULIP_MII_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_MII_WRITE) || \
    false)

static inline void _nocheck__trace_tulip_mii_write(int phy, int reg, uint16_t data)
{
    if (trace_event_get_state(TRACE_TULIP_MII_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 384 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_mii_write " "phy 0x%x reg 0x%x data 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , phy, reg, data);
#line 11332 "trace/trace-hw_net.h"
        } else {
#line 384 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_mii_write " "phy 0x%x reg 0x%x data 0x%04x" "\n", phy, reg, data);
#line 11336 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_mii_write(int phy, int reg, uint16_t data)
{
    if (true) {
        _nocheck__trace_tulip_mii_write(phy, reg, data);
    }
}

#define TRACE_TULIP_MII_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_MII_READ) || \
    false)

static inline void _nocheck__trace_tulip_mii_read(int phy, int reg, uint16_t data)
{
    if (trace_event_get_state(TRACE_TULIP_MII_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 385 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_mii_read " "phy 0x%x, reg 0x%x data 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , phy, reg, data);
#line 11363 "trace/trace-hw_net.h"
        } else {
#line 385 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_mii_read " "phy 0x%x, reg 0x%x data 0x%04x" "\n", phy, reg, data);
#line 11367 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_mii_read(int phy, int reg, uint16_t data)
{
    if (true) {
        _nocheck__trace_tulip_mii_read(phy, reg, data);
    }
}

#define TRACE_TULIP_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_RESET) || \
    false)

static inline void _nocheck__trace_tulip_reset(void)
{
    if (trace_event_get_state(TRACE_TULIP_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 386 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_reset " "" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 11394 "trace/trace-hw_net.h"
        } else {
#line 386 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_reset " "" "\n");
#line 11398 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_reset(void)
{
    if (true) {
        _nocheck__trace_tulip_reset();
    }
}

#define TRACE_TULIP_SETUP_FRAME_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_SETUP_FRAME) || \
    false)

static inline void _nocheck__trace_tulip_setup_frame(void)
{
    if (trace_event_get_state(TRACE_TULIP_SETUP_FRAME) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 387 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_setup_frame " "" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 11425 "trace/trace-hw_net.h"
        } else {
#line 387 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_setup_frame " "" "\n");
#line 11429 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_setup_frame(void)
{
    if (true) {
        _nocheck__trace_tulip_setup_frame();
    }
}

#define TRACE_TULIP_SETUP_FILTER_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_TULIP_SETUP_FILTER) || \
    false)

static inline void _nocheck__trace_tulip_setup_filter(int n, uint8_t a, uint8_t b, uint8_t c, uint8_t d, uint8_t e, uint8_t f)
{
    if (trace_event_get_state(TRACE_TULIP_SETUP_FILTER) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 388 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:tulip_setup_filter " "%d: %02x:%02x:%02x:%02x:%02x:%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , n, a, b, c, d, e, f);
#line 11456 "trace/trace-hw_net.h"
        } else {
#line 388 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("tulip_setup_filter " "%d: %02x:%02x:%02x:%02x:%02x:%02x" "\n", n, a, b, c, d, e, f);
#line 11460 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_tulip_setup_filter(int n, uint8_t a, uint8_t b, uint8_t c, uint8_t d, uint8_t e, uint8_t f)
{
    if (true) {
        _nocheck__trace_tulip_setup_filter(n, a, b, c, d, e, f);
    }
}

#define TRACE_LASI_82596_MEM_READW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_LASI_82596_MEM_READW) || \
    false)

static inline void _nocheck__trace_lasi_82596_mem_readw(uint64_t addr, uint32_t ret)
{
    if (trace_event_get_state(TRACE_LASI_82596_MEM_READW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 391 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:lasi_82596_mem_readw " "addr=0x%"PRIx64" val=0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, ret);
#line 11487 "trace/trace-hw_net.h"
        } else {
#line 391 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("lasi_82596_mem_readw " "addr=0x%"PRIx64" val=0x%04x" "\n", addr, ret);
#line 11491 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_lasi_82596_mem_readw(uint64_t addr, uint32_t ret)
{
    if (true) {
        _nocheck__trace_lasi_82596_mem_readw(addr, ret);
    }
}

#define TRACE_LASI_82596_MEM_WRITEW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_LASI_82596_MEM_WRITEW) || \
    false)

static inline void _nocheck__trace_lasi_82596_mem_writew(uint64_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_LASI_82596_MEM_WRITEW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 392 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:lasi_82596_mem_writew " "addr=0x%"PRIx64" val=0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 11518 "trace/trace-hw_net.h"
        } else {
#line 392 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("lasi_82596_mem_writew " "addr=0x%"PRIx64" val=0x%04x" "\n", addr, val);
#line 11522 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_lasi_82596_mem_writew(uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_lasi_82596_mem_writew(addr, val);
    }
}

#define TRACE_I82596_S_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_I82596_S_RESET) || \
    false)

static inline void _nocheck__trace_i82596_s_reset(void * s)
{
    if (trace_event_get_state(TRACE_I82596_S_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 395 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:i82596_s_reset " "%p Reset chip" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s);
#line 11549 "trace/trace-hw_net.h"
        } else {
#line 395 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("i82596_s_reset " "%p Reset chip" "\n", s);
#line 11553 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_i82596_s_reset(void * s)
{
    if (true) {
        _nocheck__trace_i82596_s_reset(s);
    }
}

#define TRACE_I82596_TRANSMIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_I82596_TRANSMIT) || \
    false)

static inline void _nocheck__trace_i82596_transmit(uint32_t size, uint32_t addr)
{
    if (trace_event_get_state(TRACE_I82596_TRANSMIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 396 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:i82596_transmit " "size %u from addr 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size, addr);
#line 11580 "trace/trace-hw_net.h"
        } else {
#line 396 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("i82596_transmit " "size %u from addr 0x%04x" "\n", size, addr);
#line 11584 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_i82596_transmit(uint32_t size, uint32_t addr)
{
    if (true) {
        _nocheck__trace_i82596_transmit(size, addr);
    }
}

#define TRACE_I82596_RECEIVE_ANALYSIS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_I82596_RECEIVE_ANALYSIS) || \
    false)

static inline void _nocheck__trace_i82596_receive_analysis(const char * s)
{
    if (trace_event_get_state(TRACE_I82596_RECEIVE_ANALYSIS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 397 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:i82596_receive_analysis " "%s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s);
#line 11611 "trace/trace-hw_net.h"
        } else {
#line 397 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("i82596_receive_analysis " "%s" "\n", s);
#line 11615 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_i82596_receive_analysis(const char * s)
{
    if (true) {
        _nocheck__trace_i82596_receive_analysis(s);
    }
}

#define TRACE_I82596_RECEIVE_PACKET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_I82596_RECEIVE_PACKET) || \
    false)

static inline void _nocheck__trace_i82596_receive_packet(size_t sz)
{
    if (trace_event_get_state(TRACE_I82596_RECEIVE_PACKET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 398 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:i82596_receive_packet " "len=%zu" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , sz);
#line 11642 "trace/trace-hw_net.h"
        } else {
#line 398 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("i82596_receive_packet " "len=%zu" "\n", sz);
#line 11646 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_i82596_receive_packet(size_t sz)
{
    if (true) {
        _nocheck__trace_i82596_receive_packet(sz);
    }
}

#define TRACE_I82596_NEW_MAC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_I82596_NEW_MAC) || \
    false)

static inline void _nocheck__trace_i82596_new_mac(const char * id_with_mac)
{
    if (trace_event_get_state(TRACE_I82596_NEW_MAC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 399 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:i82596_new_mac " "New MAC for: %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , id_with_mac);
#line 11673 "trace/trace-hw_net.h"
        } else {
#line 399 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("i82596_new_mac " "New MAC for: %s" "\n", id_with_mac);
#line 11677 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_i82596_new_mac(const char * id_with_mac)
{
    if (true) {
        _nocheck__trace_i82596_new_mac(id_with_mac);
    }
}

#define TRACE_I82596_SET_MULTICAST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_I82596_SET_MULTICAST) || \
    false)

static inline void _nocheck__trace_i82596_set_multicast(uint16_t count)
{
    if (trace_event_get_state(TRACE_I82596_SET_MULTICAST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 400 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:i82596_set_multicast " "Added %d multicast entries" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , count);
#line 11704 "trace/trace-hw_net.h"
        } else {
#line 400 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("i82596_set_multicast " "Added %d multicast entries" "\n", count);
#line 11708 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_i82596_set_multicast(uint16_t count)
{
    if (true) {
        _nocheck__trace_i82596_set_multicast(count);
    }
}

#define TRACE_I82596_CHANNEL_ATTENTION_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_I82596_CHANNEL_ATTENTION) || \
    false)

static inline void _nocheck__trace_i82596_channel_attention(void * s)
{
    if (trace_event_get_state(TRACE_I82596_CHANNEL_ATTENTION) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 401 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:i82596_channel_attention " "%p: Received CHANNEL ATTENTION" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s);
#line 11735 "trace/trace-hw_net.h"
        } else {
#line 401 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("i82596_channel_attention " "%p: Received CHANNEL ATTENTION" "\n", s);
#line 11739 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_i82596_channel_attention(void * s)
{
    if (true) {
        _nocheck__trace_i82596_channel_attention(s);
    }
}

#define TRACE_IMX_PHY_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_PHY_READ) || \
    false)

static inline void _nocheck__trace_imx_phy_read(uint32_t val, int phy, int reg)
{
    if (trace_event_get_state(TRACE_IMX_PHY_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 404 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_phy_read " "0x%04"PRIx32" <= phy[%d].reg[%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val, phy, reg);
#line 11766 "trace/trace-hw_net.h"
        } else {
#line 404 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_phy_read " "0x%04"PRIx32" <= phy[%d].reg[%d]" "\n", val, phy, reg);
#line 11770 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_phy_read(uint32_t val, int phy, int reg)
{
    if (true) {
        _nocheck__trace_imx_phy_read(val, phy, reg);
    }
}

#define TRACE_IMX_PHY_READ_NUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_PHY_READ_NUM) || \
    false)

static inline void _nocheck__trace_imx_phy_read_num(int phy, int configured)
{
    if (trace_event_get_state(TRACE_IMX_PHY_READ_NUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 405 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_phy_read_num " "read request from unconfigured phy %d (configured %d)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , phy, configured);
#line 11797 "trace/trace-hw_net.h"
        } else {
#line 405 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_phy_read_num " "read request from unconfigured phy %d (configured %d)" "\n", phy, configured);
#line 11801 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_phy_read_num(int phy, int configured)
{
    if (true) {
        _nocheck__trace_imx_phy_read_num(phy, configured);
    }
}

#define TRACE_IMX_PHY_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_PHY_WRITE) || \
    false)

static inline void _nocheck__trace_imx_phy_write(uint32_t val, int phy, int reg)
{
    if (trace_event_get_state(TRACE_IMX_PHY_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 406 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_phy_write " "0x%04"PRIx32" => phy[%d].reg[%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , val, phy, reg);
#line 11828 "trace/trace-hw_net.h"
        } else {
#line 406 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_phy_write " "0x%04"PRIx32" => phy[%d].reg[%d]" "\n", val, phy, reg);
#line 11832 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_phy_write(uint32_t val, int phy, int reg)
{
    if (true) {
        _nocheck__trace_imx_phy_write(val, phy, reg);
    }
}

#define TRACE_IMX_PHY_WRITE_NUM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_PHY_WRITE_NUM) || \
    false)

static inline void _nocheck__trace_imx_phy_write_num(int phy, int configured)
{
    if (trace_event_get_state(TRACE_IMX_PHY_WRITE_NUM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 407 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_phy_write_num " "write request to unconfigured phy %d (configured %d)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , phy, configured);
#line 11859 "trace/trace-hw_net.h"
        } else {
#line 407 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_phy_write_num " "write request to unconfigured phy %d (configured %d)" "\n", phy, configured);
#line 11863 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_phy_write_num(int phy, int configured)
{
    if (true) {
        _nocheck__trace_imx_phy_write_num(phy, configured);
    }
}

#define TRACE_IMX_PHY_UPDATE_LINK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_PHY_UPDATE_LINK) || \
    false)

static inline void _nocheck__trace_imx_phy_update_link(const char * s)
{
    if (trace_event_get_state(TRACE_IMX_PHY_UPDATE_LINK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 408 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_phy_update_link " "%s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , s);
#line 11890 "trace/trace-hw_net.h"
        } else {
#line 408 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_phy_update_link " "%s" "\n", s);
#line 11894 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_phy_update_link(const char * s)
{
    if (true) {
        _nocheck__trace_imx_phy_update_link(s);
    }
}

#define TRACE_IMX_PHY_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_PHY_RESET) || \
    false)

static inline void _nocheck__trace_imx_phy_reset(void)
{
    if (trace_event_get_state(TRACE_IMX_PHY_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 409 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_phy_reset " "" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 11921 "trace/trace-hw_net.h"
        } else {
#line 409 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_phy_reset " "" "\n");
#line 11925 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_phy_reset(void)
{
    if (true) {
        _nocheck__trace_imx_phy_reset();
    }
}

#define TRACE_IMX_FEC_READ_BD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_FEC_READ_BD) || \
    false)

static inline void _nocheck__trace_imx_fec_read_bd(uint64_t addr, int flags, int len, int data)
{
    if (trace_event_get_state(TRACE_IMX_FEC_READ_BD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 410 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_fec_read_bd " "tx_bd 0x%"PRIx64" flags 0x%04x len %d data 0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, flags, len, data);
#line 11952 "trace/trace-hw_net.h"
        } else {
#line 410 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_fec_read_bd " "tx_bd 0x%"PRIx64" flags 0x%04x len %d data 0x%08x" "\n", addr, flags, len, data);
#line 11956 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_fec_read_bd(uint64_t addr, int flags, int len, int data)
{
    if (true) {
        _nocheck__trace_imx_fec_read_bd(addr, flags, len, data);
    }
}

#define TRACE_IMX_ENET_READ_BD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ENET_READ_BD) || \
    false)

static inline void _nocheck__trace_imx_enet_read_bd(uint64_t addr, int flags, int len, int data, int options, int status)
{
    if (trace_event_get_state(TRACE_IMX_ENET_READ_BD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 411 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_enet_read_bd " "tx_bd 0x%"PRIx64" flags 0x%04x len %d data 0x%08x option 0x%04x status 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, flags, len, data, options, status);
#line 11983 "trace/trace-hw_net.h"
        } else {
#line 411 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_enet_read_bd " "tx_bd 0x%"PRIx64" flags 0x%04x len %d data 0x%08x option 0x%04x status 0x%04x" "\n", addr, flags, len, data, options, status);
#line 11987 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_enet_read_bd(uint64_t addr, int flags, int len, int data, int options, int status)
{
    if (true) {
        _nocheck__trace_imx_enet_read_bd(addr, flags, len, data, options, status);
    }
}

#define TRACE_IMX_ETH_TX_BD_BUSY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ETH_TX_BD_BUSY) || \
    false)

static inline void _nocheck__trace_imx_eth_tx_bd_busy(void)
{
    if (trace_event_get_state(TRACE_IMX_ETH_TX_BD_BUSY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 412 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_eth_tx_bd_busy " "tx_bd ran out of descriptors to transmit" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 12014 "trace/trace-hw_net.h"
        } else {
#line 412 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_eth_tx_bd_busy " "tx_bd ran out of descriptors to transmit" "\n");
#line 12018 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_eth_tx_bd_busy(void)
{
    if (true) {
        _nocheck__trace_imx_eth_tx_bd_busy();
    }
}

#define TRACE_IMX_ETH_RX_BD_FULL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ETH_RX_BD_FULL) || \
    false)

static inline void _nocheck__trace_imx_eth_rx_bd_full(void)
{
    if (trace_event_get_state(TRACE_IMX_ETH_RX_BD_FULL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 413 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_eth_rx_bd_full " "RX buffer is full" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 12045 "trace/trace-hw_net.h"
        } else {
#line 413 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_eth_rx_bd_full " "RX buffer is full" "\n");
#line 12049 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_eth_rx_bd_full(void)
{
    if (true) {
        _nocheck__trace_imx_eth_rx_bd_full();
    }
}

#define TRACE_IMX_ETH_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ETH_READ) || \
    false)

static inline void _nocheck__trace_imx_eth_read(int reg, const char * reg_name, uint32_t value)
{
    if (trace_event_get_state(TRACE_IMX_ETH_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 414 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_eth_read " "reg[%d:%s] => 0x%08"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, reg_name, value);
#line 12076 "trace/trace-hw_net.h"
        } else {
#line 414 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_eth_read " "reg[%d:%s] => 0x%08"PRIx32 "\n", reg, reg_name, value);
#line 12080 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_eth_read(int reg, const char * reg_name, uint32_t value)
{
    if (true) {
        _nocheck__trace_imx_eth_read(reg, reg_name, value);
    }
}

#define TRACE_IMX_ETH_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ETH_WRITE) || \
    false)

static inline void _nocheck__trace_imx_eth_write(int reg, const char * reg_name, uint64_t value)
{
    if (trace_event_get_state(TRACE_IMX_ETH_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 415 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_eth_write " "reg[%d:%s] <= 0x%08"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, reg_name, value);
#line 12107 "trace/trace-hw_net.h"
        } else {
#line 415 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_eth_write " "reg[%d:%s] <= 0x%08"PRIx64 "\n", reg, reg_name, value);
#line 12111 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_eth_write(int reg, const char * reg_name, uint64_t value)
{
    if (true) {
        _nocheck__trace_imx_eth_write(reg, reg_name, value);
    }
}

#define TRACE_IMX_FEC_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_FEC_RECEIVE) || \
    false)

static inline void _nocheck__trace_imx_fec_receive(size_t size)
{
    if (trace_event_get_state(TRACE_IMX_FEC_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 416 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_fec_receive " "len %zu" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 12138 "trace/trace-hw_net.h"
        } else {
#line 416 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_fec_receive " "len %zu" "\n", size);
#line 12142 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_fec_receive(size_t size)
{
    if (true) {
        _nocheck__trace_imx_fec_receive(size);
    }
}

#define TRACE_IMX_FEC_RECEIVE_LEN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_FEC_RECEIVE_LEN) || \
    false)

static inline void _nocheck__trace_imx_fec_receive_len(uint64_t addr, int len)
{
    if (trace_event_get_state(TRACE_IMX_FEC_RECEIVE_LEN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 417 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_fec_receive_len " "rx_bd 0x%"PRIx64" length %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, len);
#line 12169 "trace/trace-hw_net.h"
        } else {
#line 417 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_fec_receive_len " "rx_bd 0x%"PRIx64" length %d" "\n", addr, len);
#line 12173 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_fec_receive_len(uint64_t addr, int len)
{
    if (true) {
        _nocheck__trace_imx_fec_receive_len(addr, len);
    }
}

#define TRACE_IMX_FEC_RECEIVE_LAST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_FEC_RECEIVE_LAST) || \
    false)

static inline void _nocheck__trace_imx_fec_receive_last(int last)
{
    if (trace_event_get_state(TRACE_IMX_FEC_RECEIVE_LAST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 418 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_fec_receive_last " "rx frame flags 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , last);
#line 12200 "trace/trace-hw_net.h"
        } else {
#line 418 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_fec_receive_last " "rx frame flags 0x%04x" "\n", last);
#line 12204 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_fec_receive_last(int last)
{
    if (true) {
        _nocheck__trace_imx_fec_receive_last(last);
    }
}

#define TRACE_IMX_ENET_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ENET_RECEIVE) || \
    false)

static inline void _nocheck__trace_imx_enet_receive(size_t size)
{
    if (trace_event_get_state(TRACE_IMX_ENET_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 419 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_enet_receive " "len %zu" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 12231 "trace/trace-hw_net.h"
        } else {
#line 419 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_enet_receive " "len %zu" "\n", size);
#line 12235 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_enet_receive(size_t size)
{
    if (true) {
        _nocheck__trace_imx_enet_receive(size);
    }
}

#define TRACE_IMX_ENET_RECEIVE_LEN_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ENET_RECEIVE_LEN) || \
    false)

static inline void _nocheck__trace_imx_enet_receive_len(uint64_t addr, int len)
{
    if (trace_event_get_state(TRACE_IMX_ENET_RECEIVE_LEN) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 420 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_enet_receive_len " "rx_bd 0x%"PRIx64" length %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, len);
#line 12262 "trace/trace-hw_net.h"
        } else {
#line 420 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_enet_receive_len " "rx_bd 0x%"PRIx64" length %d" "\n", addr, len);
#line 12266 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_enet_receive_len(uint64_t addr, int len)
{
    if (true) {
        _nocheck__trace_imx_enet_receive_len(addr, len);
    }
}

#define TRACE_IMX_ENET_RECEIVE_LAST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_IMX_ENET_RECEIVE_LAST) || \
    false)

static inline void _nocheck__trace_imx_enet_receive_last(int last)
{
    if (trace_event_get_state(TRACE_IMX_ENET_RECEIVE_LAST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 421 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:imx_enet_receive_last " "rx frame flags 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , last);
#line 12293 "trace/trace-hw_net.h"
        } else {
#line 421 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("imx_enet_receive_last " "rx frame flags 0x%04x" "\n", last);
#line 12297 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_imx_enet_receive_last(int last)
{
    if (true) {
        _nocheck__trace_imx_enet_receive_last(last);
    }
}

#define TRACE_NPCM7XX_EMC_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_RESET) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_reset(int emc_num)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 424 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_reset " "Resetting emc%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , emc_num);
#line 12324 "trace/trace-hw_net.h"
        } else {
#line 424 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_reset " "Resetting emc%d" "\n", emc_num);
#line 12328 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_reset(int emc_num)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_reset(emc_num);
    }
}

#define TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_update_tx_irq(int level)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 425 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_update_tx_irq " "Setting tx irq to %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , level);
#line 12355 "trace/trace-hw_net.h"
        } else {
#line 425 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_update_tx_irq " "Setting tx irq to %d" "\n", level);
#line 12359 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_update_tx_irq(int level)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_update_tx_irq(level);
    }
}

#define TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_update_rx_irq(int level)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 426 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_update_rx_irq " "Setting rx irq to %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , level);
#line 12386 "trace/trace-hw_net.h"
        } else {
#line 426 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_update_rx_irq " "Setting rx irq to %d" "\n", level);
#line 12390 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_update_rx_irq(int level)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_update_rx_irq(level);
    }
}

#define TRACE_NPCM7XX_EMC_SET_MISTA_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_SET_MISTA) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_set_mista(uint32_t flags)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_SET_MISTA) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 427 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_set_mista " "ORing 0x%x into MISTA" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , flags);
#line 12417 "trace/trace-hw_net.h"
        } else {
#line 427 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_set_mista " "ORing 0x%x into MISTA" "\n", flags);
#line 12421 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_set_mista(uint32_t flags)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_set_mista(flags);
    }
}

#define TRACE_NPCM7XX_EMC_CPU_OWNED_DESC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_CPU_OWNED_DESC) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_cpu_owned_desc(uint32_t addr)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_CPU_OWNED_DESC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 428 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_cpu_owned_desc " "Can't process cpu-owned descriptor @0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 12448 "trace/trace-hw_net.h"
        } else {
#line 428 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_cpu_owned_desc " "Can't process cpu-owned descriptor @0x%x" "\n", addr);
#line 12452 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_cpu_owned_desc(uint32_t addr)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_cpu_owned_desc(addr);
    }
}

#define TRACE_NPCM7XX_EMC_SENT_PACKET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_SENT_PACKET) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_sent_packet(uint32_t len)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_SENT_PACKET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 429 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_sent_packet " "Sent %u byte packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 12479 "trace/trace-hw_net.h"
        } else {
#line 429 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_sent_packet " "Sent %u byte packet" "\n", len);
#line 12483 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_sent_packet(uint32_t len)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_sent_packet(len);
    }
}

#define TRACE_NPCM7XX_EMC_TX_DONE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_TX_DONE) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_tx_done(uint32_t ctxdsa)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_TX_DONE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 430 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_tx_done " "TX done, CTXDSA=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ctxdsa);
#line 12510 "trace/trace-hw_net.h"
        } else {
#line 430 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_tx_done " "TX done, CTXDSA=0x%x" "\n", ctxdsa);
#line 12514 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_tx_done(uint32_t ctxdsa)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_tx_done(ctxdsa);
    }
}

#define TRACE_NPCM7XX_EMC_CAN_RECEIVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_CAN_RECEIVE) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_can_receive(int can_receive)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_CAN_RECEIVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 431 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_can_receive " "Can receive: %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , can_receive);
#line 12541 "trace/trace-hw_net.h"
        } else {
#line 431 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_can_receive " "Can receive: %d" "\n", can_receive);
#line 12545 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_can_receive(int can_receive)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_can_receive(can_receive);
    }
}

#define TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_packet_filtered_out(const char* fail_reason)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 432 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_packet_filtered_out " "Packet filtered out: %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , fail_reason);
#line 12572 "trace/trace-hw_net.h"
        } else {
#line 432 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_packet_filtered_out " "Packet filtered out: %s" "\n", fail_reason);
#line 12576 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_packet_filtered_out(const char* fail_reason)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_packet_filtered_out(fail_reason);
    }
}

#define TRACE_NPCM7XX_EMC_PACKET_DROPPED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_PACKET_DROPPED) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_packet_dropped(uint32_t len)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_PACKET_DROPPED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 433 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_packet_dropped " "%u byte packet dropped" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 12603 "trace/trace-hw_net.h"
        } else {
#line 433 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_packet_dropped " "%u byte packet dropped" "\n", len);
#line 12607 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_packet_dropped(uint32_t len)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_packet_dropped(len);
    }
}

#define TRACE_NPCM7XX_EMC_RECEIVING_PACKET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_RECEIVING_PACKET) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_receiving_packet(uint32_t len)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_RECEIVING_PACKET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 434 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_receiving_packet " "Receiving %u byte packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 12634 "trace/trace-hw_net.h"
        } else {
#line 434 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_receiving_packet " "Receiving %u byte packet" "\n", len);
#line 12638 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_receiving_packet(uint32_t len)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_receiving_packet(len);
    }
}

#define TRACE_NPCM7XX_EMC_RECEIVED_PACKET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_RECEIVED_PACKET) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_received_packet(uint32_t len)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_RECEIVED_PACKET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 435 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_received_packet " "Received %u byte packet" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 12665 "trace/trace-hw_net.h"
        } else {
#line 435 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_received_packet " "Received %u byte packet" "\n", len);
#line 12669 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_received_packet(uint32_t len)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_received_packet(len);
    }
}

#define TRACE_NPCM7XX_EMC_RX_DONE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_RX_DONE) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_rx_done(uint32_t crxdsa)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_RX_DONE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 436 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_rx_done " "RX done, CRXDSA=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , crxdsa);
#line 12696 "trace/trace-hw_net.h"
        } else {
#line 436 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_rx_done " "RX done, CRXDSA=0x%x" "\n", crxdsa);
#line 12700 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_rx_done(uint32_t crxdsa)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_rx_done(crxdsa);
    }
}

#define TRACE_NPCM7XX_EMC_REG_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_REG_READ) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_reg_read(int emc_num, uint32_t result, const char * name, int regno)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_REG_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 437 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_reg_read " "emc%d: 0x%x = reg[%s/%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , emc_num, result, name, regno);
#line 12727 "trace/trace-hw_net.h"
        } else {
#line 437 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_reg_read " "emc%d: 0x%x = reg[%s/%d]" "\n", emc_num, result, name, regno);
#line 12731 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_reg_read(int emc_num, uint32_t result, const char * name, int regno)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_reg_read(emc_num, result, name, regno);
    }
}

#define TRACE_NPCM7XX_EMC_REG_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_NPCM7XX_EMC_REG_WRITE) || \
    false)

static inline void _nocheck__trace_npcm7xx_emc_reg_write(int emc_num, const char * name, int regno, uint32_t value)
{
    if (trace_event_get_state(TRACE_NPCM7XX_EMC_REG_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 438 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:npcm7xx_emc_reg_write " "emc%d: reg[%s/%d] = 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , emc_num, name, regno, value);
#line 12758 "trace/trace-hw_net.h"
        } else {
#line 438 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("npcm7xx_emc_reg_write " "emc%d: reg[%s/%d] = 0x%x" "\n", emc_num, name, regno, value);
#line 12762 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_npcm7xx_emc_reg_write(int emc_num, const char * name, int regno, uint32_t value)
{
    if (true) {
        _nocheck__trace_npcm7xx_emc_reg_write(emc_num, name, regno, value);
    }
}

#define TRACE_DP8393X_RAISE_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_RAISE_IRQ) || \
    false)

static inline void _nocheck__trace_dp8393x_raise_irq(int isr)
{
    if (trace_event_get_state(TRACE_DP8393X_RAISE_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 441 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_raise_irq " "raise irq, isr is 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , isr);
#line 12789 "trace/trace-hw_net.h"
        } else {
#line 441 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_raise_irq " "raise irq, isr is 0x%04x" "\n", isr);
#line 12793 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_raise_irq(int isr)
{
    if (true) {
        _nocheck__trace_dp8393x_raise_irq(isr);
    }
}

#define TRACE_DP8393X_LOWER_IRQ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_LOWER_IRQ) || \
    false)

static inline void _nocheck__trace_dp8393x_lower_irq(void)
{
    if (trace_event_get_state(TRACE_DP8393X_LOWER_IRQ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 442 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_lower_irq " "lower irq" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 12820 "trace/trace-hw_net.h"
        } else {
#line 442 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_lower_irq " "lower irq" "\n");
#line 12824 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_lower_irq(void)
{
    if (true) {
        _nocheck__trace_dp8393x_lower_irq();
    }
}

#define TRACE_DP8393X_LOAD_CAM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_LOAD_CAM) || \
    false)

static inline void _nocheck__trace_dp8393x_load_cam(int idx, int cam0, int cam1, int cam2, int cam3, int cam4, int cam5)
{
    if (trace_event_get_state(TRACE_DP8393X_LOAD_CAM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 443 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_load_cam " "load cam[%d] with 0x%02x0x%02x0x%02x0x%02x0x%02x0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , idx, cam0, cam1, cam2, cam3, cam4, cam5);
#line 12851 "trace/trace-hw_net.h"
        } else {
#line 443 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_load_cam " "load cam[%d] with 0x%02x0x%02x0x%02x0x%02x0x%02x0x%02x" "\n", idx, cam0, cam1, cam2, cam3, cam4, cam5);
#line 12855 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_load_cam(int idx, int cam0, int cam1, int cam2, int cam3, int cam4, int cam5)
{
    if (true) {
        _nocheck__trace_dp8393x_load_cam(idx, cam0, cam1, cam2, cam3, cam4, cam5);
    }
}

#define TRACE_DP8393X_LOAD_CAM_DONE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_LOAD_CAM_DONE) || \
    false)

static inline void _nocheck__trace_dp8393x_load_cam_done(int cen)
{
    if (trace_event_get_state(TRACE_DP8393X_LOAD_CAM_DONE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 444 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_load_cam_done " "load cam done. cam enable mask 0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cen);
#line 12882 "trace/trace-hw_net.h"
        } else {
#line 444 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_load_cam_done " "load cam done. cam enable mask 0x%04x" "\n", cen);
#line 12886 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_load_cam_done(int cen)
{
    if (true) {
        _nocheck__trace_dp8393x_load_cam_done(cen);
    }
}

#define TRACE_DP8393X_READ_RRA_REGS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_READ_RRA_REGS) || \
    false)

static inline void _nocheck__trace_dp8393x_read_rra_regs(int crba0, int crba1, int rbwc0, int rbwc1)
{
    if (trace_event_get_state(TRACE_DP8393X_READ_RRA_REGS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 445 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_read_rra_regs " "CRBA0/1: 0x%04x/0x%04x, RBWC0/1: 0x%04x/0x%04x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , crba0, crba1, rbwc0, rbwc1);
#line 12913 "trace/trace-hw_net.h"
        } else {
#line 445 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_read_rra_regs " "CRBA0/1: 0x%04x/0x%04x, RBWC0/1: 0x%04x/0x%04x" "\n", crba0, crba1, rbwc0, rbwc1);
#line 12917 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_read_rra_regs(int crba0, int crba1, int rbwc0, int rbwc1)
{
    if (true) {
        _nocheck__trace_dp8393x_read_rra_regs(crba0, crba1, rbwc0, rbwc1);
    }
}

#define TRACE_DP8393X_TRANSMIT_PACKET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_TRANSMIT_PACKET) || \
    false)

static inline void _nocheck__trace_dp8393x_transmit_packet(int ttda)
{
    if (trace_event_get_state(TRACE_DP8393X_TRANSMIT_PACKET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 446 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_transmit_packet " "Transmit packet at 0x%"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ttda);
#line 12944 "trace/trace-hw_net.h"
        } else {
#line 446 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_transmit_packet " "Transmit packet at 0x%"PRIx32 "\n", ttda);
#line 12948 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_transmit_packet(int ttda)
{
    if (true) {
        _nocheck__trace_dp8393x_transmit_packet(ttda);
    }
}

#define TRACE_DP8393X_TRANSMIT_TXLEN_ERROR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_TRANSMIT_TXLEN_ERROR) || \
    false)

static inline void _nocheck__trace_dp8393x_transmit_txlen_error(int len)
{
    if (trace_event_get_state(TRACE_DP8393X_TRANSMIT_TXLEN_ERROR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 447 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_transmit_txlen_error " "tx_len is %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , len);
#line 12975 "trace/trace-hw_net.h"
        } else {
#line 447 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_transmit_txlen_error " "tx_len is %d" "\n", len);
#line 12979 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_transmit_txlen_error(int len)
{
    if (true) {
        _nocheck__trace_dp8393x_transmit_txlen_error(len);
    }
}

#define TRACE_DP8393X_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_READ) || \
    false)

static inline void _nocheck__trace_dp8393x_read(int reg, const char * name, int val, int size)
{
    if (trace_event_get_state(TRACE_DP8393X_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 448 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_read " "reg=0x%x [%s] val=0x%04x size=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, name, val, size);
#line 13006 "trace/trace-hw_net.h"
        } else {
#line 448 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_read " "reg=0x%x [%s] val=0x%04x size=%d" "\n", reg, name, val, size);
#line 13010 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_read(int reg, const char * name, int val, int size)
{
    if (true) {
        _nocheck__trace_dp8393x_read(reg, name, val, size);
    }
}

#define TRACE_DP8393X_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_WRITE) || \
    false)

static inline void _nocheck__trace_dp8393x_write(int reg, const char * name, int val, int size)
{
    if (trace_event_get_state(TRACE_DP8393X_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 449 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_write " "reg=0x%x [%s] val=0x%04x size=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg, name, val, size);
#line 13037 "trace/trace-hw_net.h"
        } else {
#line 449 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_write " "reg=0x%x [%s] val=0x%04x size=%d" "\n", reg, name, val, size);
#line 13041 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_write(int reg, const char * name, int val, int size)
{
    if (true) {
        _nocheck__trace_dp8393x_write(reg, name, val, size);
    }
}

#define TRACE_DP8393X_WRITE_INVALID_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_WRITE_INVALID) || \
    false)

static inline void _nocheck__trace_dp8393x_write_invalid(int reg)
{
    if (trace_event_get_state(TRACE_DP8393X_WRITE_INVALID) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 450 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_write_invalid " "writing to reg %d invalid" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , reg);
#line 13068 "trace/trace-hw_net.h"
        } else {
#line 450 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_write_invalid " "writing to reg %d invalid" "\n", reg);
#line 13072 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_write_invalid(int reg)
{
    if (true) {
        _nocheck__trace_dp8393x_write_invalid(reg);
    }
}

#define TRACE_DP8393X_WRITE_INVALID_DCR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_WRITE_INVALID_DCR) || \
    false)

static inline void _nocheck__trace_dp8393x_write_invalid_dcr(const char * name)
{
    if (trace_event_get_state(TRACE_DP8393X_WRITE_INVALID_DCR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 451 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_write_invalid_dcr " "writing to %s invalid" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , name);
#line 13099 "trace/trace-hw_net.h"
        } else {
#line 451 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_write_invalid_dcr " "writing to %s invalid" "\n", name);
#line 13103 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_write_invalid_dcr(const char * name)
{
    if (true) {
        _nocheck__trace_dp8393x_write_invalid_dcr(name);
    }
}

#define TRACE_DP8393X_RECEIVE_OVERSIZE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_RECEIVE_OVERSIZE) || \
    false)

static inline void _nocheck__trace_dp8393x_receive_oversize(int size)
{
    if (trace_event_get_state(TRACE_DP8393X_RECEIVE_OVERSIZE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 452 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_receive_oversize " "oversize packet, pkt_size is %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size);
#line 13130 "trace/trace-hw_net.h"
        } else {
#line 452 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_receive_oversize " "oversize packet, pkt_size is %d" "\n", size);
#line 13134 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_receive_oversize(int size)
{
    if (true) {
        _nocheck__trace_dp8393x_receive_oversize(size);
    }
}

#define TRACE_DP8393X_RECEIVE_NOT_NETCARD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_RECEIVE_NOT_NETCARD) || \
    false)

static inline void _nocheck__trace_dp8393x_receive_not_netcard(void)
{
    if (trace_event_get_state(TRACE_DP8393X_RECEIVE_NOT_NETCARD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 453 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_receive_not_netcard " "packet not for netcard" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 13161 "trace/trace-hw_net.h"
        } else {
#line 453 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_receive_not_netcard " "packet not for netcard" "\n");
#line 13165 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_receive_not_netcard(void)
{
    if (true) {
        _nocheck__trace_dp8393x_receive_not_netcard();
    }
}

#define TRACE_DP8393X_RECEIVE_PACKET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_RECEIVE_PACKET) || \
    false)

static inline void _nocheck__trace_dp8393x_receive_packet(int crba)
{
    if (trace_event_get_state(TRACE_DP8393X_RECEIVE_PACKET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 454 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_receive_packet " "Receive packet at 0x%"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , crba);
#line 13192 "trace/trace-hw_net.h"
        } else {
#line 454 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_receive_packet " "Receive packet at 0x%"PRIx32 "\n", crba);
#line 13196 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_receive_packet(int crba)
{
    if (true) {
        _nocheck__trace_dp8393x_receive_packet(crba);
    }
}

#define TRACE_DP8393X_RECEIVE_WRITE_STATUS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DP8393X_RECEIVE_WRITE_STATUS) || \
    false)

static inline void _nocheck__trace_dp8393x_receive_write_status(int crba)
{
    if (trace_event_get_state(TRACE_DP8393X_RECEIVE_WRITE_STATUS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 455 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("%d@%zu.%06zu:dp8393x_receive_write_status " "Write status at 0x%"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , crba);
#line 13223 "trace/trace-hw_net.h"
        } else {
#line 455 "/home/anna/AMDSEV/qemu/hw/net/trace-events"
            qemu_log("dp8393x_receive_write_status " "Write status at 0x%"PRIx32 "\n", crba);
#line 13227 "trace/trace-hw_net.h"
        }
    }
}

static inline void trace_dp8393x_receive_write_status(int crba)
{
    if (true) {
        _nocheck__trace_dp8393x_receive_write_status(crba);
    }
}
#endif /* TRACE_HW_NET_GENERATED_TRACERS_H */
