<!doctype html><html lang=en-us><head><meta charset=utf-8><meta name=description content="TSMC this week unveiled its new 6 nm (CLN6FF, N6) manufacturing technology, which is set to deliver a considerably higher transistor density when compared to the company's 7 nm (CLN7FF, N7) fabrication process. An evolution of TSMC's 7nm node, N6 will continue to use the same design rules, making it easier for companies to get"><meta name=author content="Reinaldo Massengill"><meta name=generator content="Hugo 0.98.0"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta name=robots content="index,follow,noarchive"><link rel=stylesheet href=https://assets.cdnweb.info/hugo/base16/css/style.css type=text/css><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Source+Code+Pro:400,700" type=text/css><link rel=alternate href=./index.xml type=application/rss+xml title=JBlogZ><title>7 nm with Higher Transistor Density - JBlogZ</title></head><body><header><div class="container clearfix"><a class=path href=./index.html>[JBlogZ]</a>
<span class=caret># _</span><div class=right></div></div></header><div class=container><main role=main class=article><article class=single itemscope itemtype=http://schema.org/BlogPosting><div class=meta><span class=key>published on</span>
<span class=val><time itemprop=datePublished datetime=2024-07-24>July 24, 2024</time></span>
<span class=key>in</span>
<span class=val><a href=./categories/blog>blog</a></span></div><h1 class=headline itemprop=headline>7 nm with Higher Transistor Density</h1><section class=body itemprop=articleBody><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14228/tsmc_wafer_semiconductor_chip_300mm_fab_1_678x452.jpg style=margin:auto;display:block;text-align:center;max-width:100%;height:auto><p>TSMC this week unveiled its new 6 nm (CLN6FF, N6) manufacturing technology, which is set to deliver a considerably higher transistor density when compared to the company's 7 nm (CLN7FF, N7) fabrication process. An evolution of TSMC's 7nm node, N6 will continue to use the same design rules, making it easier for companies to get started on the new process. The technology will be used for risk production of chips starting Q1 2020.</p><p>TSMC states that their N6 fabrication technology offers 18% higher logic density when compared to the companyâ€™s N7 process (1st Gen 7 nm, DUV-only), yet offers the same performance and power consumption. Furthermore, according to TSMC N6 'leverages new capabilities in extreme ultraviolet lithography (EUVL)' gained from N7+, but does not disclose how exactly it uses EUV for the particular technology. Meanwhile, N6 uses the same design rules as N7 and enables developers of chips to re-use the same design ecosystem (e.g., tools, etc.), which will enable them to lower development costs. Essentially, N6 allows to shrink die sizes of designs developed using N7 design rules by around 15% while using the familiar IP for additional cost savings.</p><table align=center border=0 cellpadding=0 cellspacing=1 width=680><tbody readability=2><tr class=tgrey readability=4><td align=center colspan=10>Advertised PPA Improvements of New Process Technologies<br>Data announced by companies during conference calls, press briefings and in press releases</td></tr><tr class=tlblue><td rowspan=2 width=186>&nbsp;</td><td align=center colspan=7 rowspan=1 valign=middle width=137>TSMC</td></tr><tr class=tlblue><td align=center valign=middle width=136>16FF+<br>vs<br>20SOC</td><td align=center valign=middle width=136>10FF<br>vs<br>16FF+</td><td align=center valign=middle width=136>7FF<br>vs<br>16FF+</td><td align=center valign=middle width=136>7FF<br>vs<br>10FF</td><td align=center valign=middle width=136>7FF+<br>vs<br>7FF</td><td align=center valign=middle width=136>6FF<br>vs<br>7FF</td><td align=center valign=middle width=136>5FF<br>vs<br>7FF</td></tr><tr><td class=tlgrey>Power</td><td align=center valign=middle>60%</td><td align=center valign=middle>40%</td><td align=center valign=middle>60%</td><td align=center valign=middle>&lt;40%</td><td align=center valign=middle>10%</td><td align=center valign=middle>?</td><td align=center valign=middle>20%</td></tr><tr><td class=tlgrey>Performance</td><td align=center valign=middle>40%</td><td align=center valign=middle>20%</td><td align=center valign=middle>30%</td><td align=center valign=middle>?</td><td align=center valign=middle>same (?)</td><td align=center valign=middle>?</td><td align=center valign=middle>15%</td></tr><tr><td class=tlgrey>Area Reduction</td><td align=center valign=middle>none</td><td align=center valign=middle>>50%</td><td align=center valign=middle>70%</td><td align=center valign=middle>>37%</td><td align=center valign=middle>~17%</td><td align=center valign=middle>~15%</td><td align=center valign=middle>45%</td></tr></tbody></table><p>TSMC says that it expects N6 to be used for a variety of applications, including mobile SoCs, GPUs, high-performance computing chips, networking, 5G infrastructure, and other products. What remains to be seen is whether chip designers will be inclined to use N6 technology given its miniscule improvements over N7 when it comes to power, performance, and area (PPA). Perhaps, companies with complex N7-based chips will prefer to go directly to N7+, or even 5 nm (CLN5FF, N5), for their next generation parts.</p><p>TSMC will start risk production of chips using its N6 fabrication technology in the first quarter of 2020. Keeping in mind that it usually takes companies about a year to start high-volume manufacturing (HVM) after the beginning of risk production, expect N6 to be used for mass products starting from 2021.</p><p>Related Reading:</p><p>Source: <a href=#>TSMC</a></p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH51fpFxZq2rnZh6s7HVnpilq11req%2B5jKmpqJuVqMBuwMScn6ennKS0unmWZqWmZaeewal5x6KeoZ2iYsGzrc2soKysn6d6pbHNrKCtsQ%3D%3D</p></section></article></main></div><footer><div class=container><span class=copyright>&copy; 2024 JBlogZ - <a rel=license href=http://creativecommons.org/licenses/by/4.0/>CC BY 4.0</a></span></div></footer><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/floating.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>