vendor_name = ModelSim
source_file = 1, C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd
source_file = 1, C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/cdc_synchroniser.bdf
source_file = 1, lcd_controller.vhd
source_file = 1, C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_PLL.qip
source_file = 1, C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_PLL.vhd
source_file = 1, C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_test.bdf
source_file = 1, c:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/quartus/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/quartus/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, c:/quartus/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/db/spi_pll_altpll.v
design_name = spi_test
instance = comp, \MISO~output\, MISO~output, spi_test, 1
instance = comp, \CLOCK_1_OP~output\, CLOCK_1_OP~output, spi_test, 1
instance = comp, \LED_7~output\, LED_7~output, spi_test, 1
instance = comp, \LED_6~output\, LED_6~output, spi_test, 1
instance = comp, \LED_5~output\, LED_5~output, spi_test, 1
instance = comp, \LED_4~output\, LED_4~output, spi_test, 1
instance = comp, \LED_3~output\, LED_3~output, spi_test, 1
instance = comp, \LED_2~output\, LED_2~output, spi_test, 1
instance = comp, \LED_1~output\, LED_1~output, spi_test, 1
instance = comp, \LED_0~output\, LED_0~output, spi_test, 1
instance = comp, \SCLK_IN~input\, SCLK_IN~input, spi_test, 1
instance = comp, \inst3|Add1~0\, inst3|Add1~0, spi_test, 1
instance = comp, \RESET_BUTTON2~input\, RESET_BUTTON2~input, spi_test, 1
instance = comp, \CS_N~input\, CS_N~input, spi_test, 1
instance = comp, \RESET_BUTTON~input\, RESET_BUTTON~input, spi_test, 1
instance = comp, \inst3|transmit:state[0]~0\, inst3|\transmit:state[0]~0, spi_test, 1
instance = comp, \inst3|transmit:state[0]\, inst3|\transmit:state[0], spi_test, 1
instance = comp, \inst3|Add1~2\, inst3|Add1~2, spi_test, 1
instance = comp, \inst3|transmit:state[1]\, inst3|\transmit:state[1], spi_test, 1
instance = comp, \inst3|Add1~4\, inst3|Add1~4, spi_test, 1
instance = comp, \inst3|transmit:state[2]\, inst3|\transmit:state[2], spi_test, 1
instance = comp, \inst3|Add1~6\, inst3|Add1~6, spi_test, 1
instance = comp, \inst3|transmit:state[3]\, inst3|\transmit:state[3], spi_test, 1
instance = comp, \inst3|Add1~8\, inst3|Add1~8, spi_test, 1
instance = comp, \inst3|state~1\, inst3|state~1, spi_test, 1
instance = comp, \inst3|transmit:state[4]\, inst3|\transmit:state[4], spi_test, 1
instance = comp, \inst3|Equal1~0\, inst3|Equal1~0, spi_test, 1
instance = comp, \Switch_3~input\, Switch_3~input, spi_test, 1
instance = comp, \inst3|sregout[3]~17\, inst3|sregout[3]~17, spi_test, 1
instance = comp, \Switch_2~input\, Switch_2~input, spi_test, 1
instance = comp, \inst3|sregout[2]~21\, inst3|sregout[2]~21, spi_test, 1
instance = comp, \Switch_1~input\, Switch_1~input, spi_test, 1
instance = comp, \inst3|sregout[1]~25\, inst3|sregout[1]~25, spi_test, 1
instance = comp, \Switch_0~input\, Switch_0~input, spi_test, 1
instance = comp, \inst3|sregout[0]~29\, inst3|sregout[0]~29, spi_test, 1
instance = comp, \inst3|sregout[0]~31\, inst3|sregout[0]~31, spi_test, 1
instance = comp, \inst3|sregout[0]~_emulated\, inst3|sregout[0]~_emulated, spi_test, 1
instance = comp, \inst3|sregout[0]~30\, inst3|sregout[0]~30, spi_test, 1
instance = comp, \inst3|Equal1~1\, inst3|Equal1~1, spi_test, 1
instance = comp, \inst3|sregout[1]~27\, inst3|sregout[1]~27, spi_test, 1
instance = comp, \inst3|sregout[1]~_emulated\, inst3|sregout[1]~_emulated, spi_test, 1
instance = comp, \inst3|sregout[1]~26\, inst3|sregout[1]~26, spi_test, 1
instance = comp, \inst3|sregout[2]~23\, inst3|sregout[2]~23, spi_test, 1
instance = comp, \inst3|sregout[2]~_emulated\, inst3|sregout[2]~_emulated, spi_test, 1
instance = comp, \inst3|sregout[2]~22\, inst3|sregout[2]~22, spi_test, 1
instance = comp, \inst3|sregout[3]~19\, inst3|sregout[3]~19, spi_test, 1
instance = comp, \inst3|sregout[3]~_emulated\, inst3|sregout[3]~_emulated, spi_test, 1
instance = comp, \inst3|sregout[3]~18\, inst3|sregout[3]~18, spi_test, 1
instance = comp, \inst3|sregout~47\, inst3|sregout~47, spi_test, 1
instance = comp, \inst3|sregout[4]\, inst3|sregout[4], spi_test, 1
instance = comp, \inst3|sregout~45\, inst3|sregout~45, spi_test, 1
instance = comp, \inst3|sregout[5]\, inst3|sregout[5], spi_test, 1
instance = comp, \inst3|sregout~44\, inst3|sregout~44, spi_test, 1
instance = comp, \inst3|sregout[6]\, inst3|sregout[6], spi_test, 1
instance = comp, \inst3|sregout~43\, inst3|sregout~43, spi_test, 1
instance = comp, \inst3|sregout[7]\, inst3|sregout[7], spi_test, 1
instance = comp, \inst3|sregout~42\, inst3|sregout~42, spi_test, 1
instance = comp, \inst3|sregout[8]\, inst3|sregout[8], spi_test, 1
instance = comp, \inst3|sregout~41\, inst3|sregout~41, spi_test, 1
instance = comp, \inst3|sregout[9]\, inst3|sregout[9], spi_test, 1
instance = comp, \inst3|sregout~40\, inst3|sregout~40, spi_test, 1
instance = comp, \inst3|sregout[10]\, inst3|sregout[10], spi_test, 1
instance = comp, \inst3|sregout~39\, inst3|sregout~39, spi_test, 1
instance = comp, \inst3|sregout[11]\, inst3|sregout[11], spi_test, 1
instance = comp, \inst3|sregout~38\, inst3|sregout~38, spi_test, 1
instance = comp, \inst3|sregout[12]\, inst3|sregout[12], spi_test, 1
instance = comp, \inst3|sregout~37\, inst3|sregout~37, spi_test, 1
instance = comp, \inst3|sregout[13]\, inst3|sregout[13], spi_test, 1
instance = comp, \inst3|sregout~36\, inst3|sregout~36, spi_test, 1
instance = comp, \inst3|sregout[14]\, inst3|sregout[14], spi_test, 1
instance = comp, \inst3|sregout~35\, inst3|sregout~35, spi_test, 1
instance = comp, \inst3|sregout[15]\, inst3|sregout[15], spi_test, 1
instance = comp, \inst3|sregout[15]~enfeeder\, inst3|sregout[15]~enfeeder, spi_test, 1
instance = comp, \inst~clkctrl\, inst~clkctrl, spi_test, 1
instance = comp, \inst3|sregout[15]~en\, inst3|sregout[15]~en, spi_test, 1
instance = comp, \inst3|sregout[15]~34\, inst3|sregout[15]~34, spi_test, 1
instance = comp, \50MHz_CLK~input\, 50MHz_CLK~input, spi_test, 1
instance = comp, \inst14|altpll_component|auto_generated|pll1\, inst14|altpll_component|auto_generated|pll1, spi_test, 1
instance = comp, \inst14|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLOCK_1_OP\, inst14|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLOCK_1_OP, spi_test, 1
instance = comp, \MOSI_IN~input\, MOSI_IN~input, spi_test, 1
instance = comp, \inst3|sregin[0]~feeder\, inst3|sregin[0]~feeder, spi_test, 1
instance = comp, \inst3|sregin[0]\, inst3|sregin[0], spi_test, 1
instance = comp, \inst3|sregin[1]~feeder\, inst3|sregin[1]~feeder, spi_test, 1
instance = comp, \inst3|sregin[1]\, inst3|sregin[1], spi_test, 1
instance = comp, \inst3|sregin[2]\, inst3|sregin[2], spi_test, 1
instance = comp, \inst3|sregin[3]~feeder\, inst3|sregin[3]~feeder, spi_test, 1
instance = comp, \inst3|sregin[3]\, inst3|sregin[3], spi_test, 1
instance = comp, \inst3|sregin[4]~feeder\, inst3|sregin[4]~feeder, spi_test, 1
instance = comp, \inst3|sregin[4]\, inst3|sregin[4], spi_test, 1
instance = comp, \inst3|sregin[5]\, inst3|sregin[5], spi_test, 1
instance = comp, \inst3|sregin[6]\, inst3|sregin[6], spi_test, 1
instance = comp, \inst3|Add0~0\, inst3|Add0~0, spi_test, 1
instance = comp, \inst3|receive:state[0]\, inst3|\receive:state[0], spi_test, 1
instance = comp, \inst3|Add0~2\, inst3|Add0~2, spi_test, 1
instance = comp, \inst3|receive:state[1]\, inst3|\receive:state[1], spi_test, 1
instance = comp, \inst3|Add0~4\, inst3|Add0~4, spi_test, 1
instance = comp, \inst3|receive:state[2]\, inst3|\receive:state[2], spi_test, 1
instance = comp, \inst3|Add0~6\, inst3|Add0~6, spi_test, 1
instance = comp, \inst3|receive:state[3]\, inst3|\receive:state[3], spi_test, 1
instance = comp, \inst3|Add0~8\, inst3|Add0~8, spi_test, 1
instance = comp, \inst3|state~0\, inst3|state~0, spi_test, 1
instance = comp, \inst3|receive:state[4]\, inst3|\receive:state[4], spi_test, 1
instance = comp, \inst3|Equal0~0\, inst3|Equal0~0, spi_test, 1
instance = comp, \inst3|rx[7]~0\, inst3|rx[7]~0, spi_test, 1
instance = comp, \inst3|rx[7]\, inst3|rx[7], spi_test, 1
instance = comp, \inst3|rx[6]~feeder\, inst3|rx[6]~feeder, spi_test, 1
instance = comp, \inst3|rx[6]\, inst3|rx[6], spi_test, 1
instance = comp, \inst3|rx[5]~feeder\, inst3|rx[5]~feeder, spi_test, 1
instance = comp, \inst3|rx[5]\, inst3|rx[5], spi_test, 1
instance = comp, \inst3|rx[4]~feeder\, inst3|rx[4]~feeder, spi_test, 1
instance = comp, \inst3|rx[4]\, inst3|rx[4], spi_test, 1
instance = comp, \inst3|rx[3]~feeder\, inst3|rx[3]~feeder, spi_test, 1
instance = comp, \inst3|rx[3]\, inst3|rx[3], spi_test, 1
instance = comp, \inst3|rx[2]~feeder\, inst3|rx[2]~feeder, spi_test, 1
instance = comp, \inst3|rx[2]\, inst3|rx[2], spi_test, 1
instance = comp, \inst3|rx[1]\, inst3|rx[1], spi_test, 1
instance = comp, \inst3|rx[0]~feeder\, inst3|rx[0]~feeder, spi_test, 1
instance = comp, \inst3|rx[0]\, inst3|rx[0], spi_test, 1
