<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synlog\Test403_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Top|Clk</data>
<data>200.0 MHz</data>
<data>234.2 MHz</data>
<data>0.730</data>
</row>
<row>
<data>Top|Clk_FPGA</data>
<data>200.0 MHz</data>
<data>271.5 MHz</data>
<data>1.317</data>
</row>
<row>
<data>reveal_coretop|jtck_inferred_clock[0]</data>
<data>200.0 MHz</data>
<data>178.8 MHz</data>
<data>-0.592</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>270.6 MHz</data>
<data>1.304</data>
</row>
</report_table>
