verilog work "src/counter.v"
