vendor_name = ModelSim
source_file = 1, C:/hristo/Altera/DE0-Nano-SoC/tutorial/first/rtl/oneshot.v
source_file = 1, C:/hristo/Altera/DE0-Nano-SoC/tutorial/first/rtl/delay_ctrl.v
source_file = 1, C:/hristo/Altera/DE0-Nano-SoC/tutorial/first/rtl/blinker.v
source_file = 1, C:/hristo/Altera/DE0-Nano-SoC/tutorial/first/rtl/sockit_test.v
source_file = 1, C:/hristo/Altera/DE0-Nano-SoC/tutorial/first/sockit_test.cdf
source_file = 1, C:/hristo/Altera/DE0-Nano-SoC/tutorial/first/db/sockit_test.cbx.xml
design_name = sockit_test
instance = comp, \LED[0]~output , LED[0]~output, sockit_test, 1
instance = comp, \LED[1]~output , LED[1]~output, sockit_test, 1
instance = comp, \LED[2]~output , LED[2]~output, sockit_test, 1
instance = comp, \LED[3]~output , LED[3]~output, sockit_test, 1
instance = comp, \LED[4]~output , LED[4]~output, sockit_test, 1
instance = comp, \LED[5]~output , LED[5]~output, sockit_test, 1
instance = comp, \LED[6]~output , LED[6]~output, sockit_test, 1
instance = comp, \LED[7]~output , LED[7]~output, sockit_test, 1
instance = comp, \FPGA_CLK1_50~input , FPGA_CLK1_50~input, sockit_test, 1
instance = comp, \FPGA_CLK1_50~inputCLKENA0 , FPGA_CLK1_50~inputCLKENA0, sockit_test, 1
instance = comp, \SW[3]~input , SW[3]~input, sockit_test, 1
instance = comp, \b|pos~2 , b|pos~2, sockit_test, 1
instance = comp, \b|Add1~65 , b|Add1~65, sockit_test, 1
instance = comp, \b|Add1~33 , b|Add1~33, sockit_test, 1
instance = comp, \b|Add1~37 , b|Add1~37, sockit_test, 1
instance = comp, \SW[0]~input , SW[0]~input, sockit_test, 1
instance = comp, \b|count[20]~1 , b|count[20]~1, sockit_test, 1
instance = comp, \b|count[11] , b|count[11], sockit_test, 1
instance = comp, \b|Add1~41 , b|Add1~41, sockit_test, 1
instance = comp, \b|count[12] , b|count[12], sockit_test, 1
instance = comp, \b|Add1~45 , b|Add1~45, sockit_test, 1
instance = comp, \b|count[13] , b|count[13], sockit_test, 1
instance = comp, \b|Add1~1 , b|Add1~1, sockit_test, 1
instance = comp, \b|count[14] , b|count[14], sockit_test, 1
instance = comp, \b|Add1~5 , b|Add1~5, sockit_test, 1
instance = comp, \b|count[15] , b|count[15], sockit_test, 1
instance = comp, \b|Add1~9 , b|Add1~9, sockit_test, 1
instance = comp, \b|count[16] , b|count[16], sockit_test, 1
instance = comp, \b|Add1~13 , b|Add1~13, sockit_test, 1
instance = comp, \b|count[17] , b|count[17], sockit_test, 1
instance = comp, \b|Add1~17 , b|Add1~17, sockit_test, 1
instance = comp, \b|count[18] , b|count[18], sockit_test, 1
instance = comp, \b|Add1~21 , b|Add1~21, sockit_test, 1
instance = comp, \b|count[19] , b|count[19], sockit_test, 1
instance = comp, \b|Equal0~0 , b|Equal0~0, sockit_test, 1
instance = comp, \b|Equal0~3 , b|Equal0~3, sockit_test, 1
instance = comp, \b|count~0 , b|count~0, sockit_test, 1
instance = comp, \b|count[0] , b|count[0], sockit_test, 1
instance = comp, \b|Add1~69 , b|Add1~69, sockit_test, 1
instance = comp, \b|count[1] , b|count[1], sockit_test, 1
instance = comp, \b|Add1~73 , b|Add1~73, sockit_test, 1
instance = comp, \b|count[2] , b|count[2], sockit_test, 1
instance = comp, \b|Add1~77 , b|Add1~77, sockit_test, 1
instance = comp, \b|count[3] , b|count[3], sockit_test, 1
instance = comp, \b|Add1~81 , b|Add1~81, sockit_test, 1
instance = comp, \b|count[4] , b|count[4], sockit_test, 1
instance = comp, \b|Add1~85 , b|Add1~85, sockit_test, 1
instance = comp, \b|count[5] , b|count[5], sockit_test, 1
instance = comp, \b|Add1~89 , b|Add1~89, sockit_test, 1
instance = comp, \b|count[6] , b|count[6], sockit_test, 1
instance = comp, \b|Add1~93 , b|Add1~93, sockit_test, 1
instance = comp, \b|count[7] , b|count[7], sockit_test, 1
instance = comp, \b|Add1~25 , b|Add1~25, sockit_test, 1
instance = comp, \b|count[8] , b|count[8], sockit_test, 1
instance = comp, \b|Add1~29 , b|Add1~29, sockit_test, 1
instance = comp, \b|count[9] , b|count[9], sockit_test, 1
instance = comp, \b|count[10] , b|count[10], sockit_test, 1
instance = comp, \b|Equal0~1 , b|Equal0~1, sockit_test, 1
instance = comp, \b|Equal0~4 , b|Equal0~4, sockit_test, 1
instance = comp, \KEY[1]~input , KEY[1]~input, sockit_test, 1
instance = comp, \os|cur_value[1]~feeder , os|cur_value[1]~feeder, sockit_test, 1
instance = comp, \os|cur_value[1] , os|cur_value[1], sockit_test, 1
instance = comp, \os|last_value[1] , os|last_value[1], sockit_test, 1
instance = comp, \dc|delay_intern[1]~2 , dc|delay_intern[1]~2, sockit_test, 1
instance = comp, \dc|delay_intern[1] , dc|delay_intern[1], sockit_test, 1
instance = comp, \dc|Add1~0 , dc|Add1~0, sockit_test, 1
instance = comp, \dc|delay_intern~4 , dc|delay_intern~4, sockit_test, 1
instance = comp, \dc|delay_intern[3] , dc|delay_intern[3], sockit_test, 1
instance = comp, \KEY[0]~input , KEY[0]~input, sockit_test, 1
instance = comp, \os|cur_value[0] , os|cur_value[0], sockit_test, 1
instance = comp, \os|last_value[0] , os|last_value[0], sockit_test, 1
instance = comp, \dc|delay_intern~0 , dc|delay_intern~0, sockit_test, 1
instance = comp, \dc|delay_intern[2]~3 , dc|delay_intern[2]~3, sockit_test, 1
instance = comp, \dc|delay_intern[2] , dc|delay_intern[2], sockit_test, 1
instance = comp, \dc|always0~0 , dc|always0~0, sockit_test, 1
instance = comp, \dc|delay_intern[0]~1 , dc|delay_intern[0]~1, sockit_test, 1
instance = comp, \dc|delay_intern[0] , dc|delay_intern[0], sockit_test, 1
instance = comp, \b|Add1~49 , b|Add1~49, sockit_test, 1
instance = comp, \b|count~2 , b|count~2, sockit_test, 1
instance = comp, \b|count[20] , b|count[20], sockit_test, 1
instance = comp, \b|Add1~53 , b|Add1~53, sockit_test, 1
instance = comp, \b|count~3 , b|count~3, sockit_test, 1
instance = comp, \b|count[21] , b|count[21], sockit_test, 1
instance = comp, \b|Add1~57 , b|Add1~57, sockit_test, 1
instance = comp, \b|count~4 , b|count~4, sockit_test, 1
instance = comp, \b|count[22] , b|count[22], sockit_test, 1
instance = comp, \b|Add1~61 , b|Add1~61, sockit_test, 1
instance = comp, \b|count~5 , b|count~5, sockit_test, 1
instance = comp, \b|count[23] , b|count[23], sockit_test, 1
instance = comp, \b|Equal0~2 , b|Equal0~2, sockit_test, 1
instance = comp, \b|pos[3]~1 , b|pos[3]~1, sockit_test, 1
instance = comp, \b|pos[0] , b|pos[0], sockit_test, 1
instance = comp, \b|pos~0 , b|pos~0, sockit_test, 1
instance = comp, \b|pos[1] , b|pos[1], sockit_test, 1
instance = comp, \b|pos~3 , b|pos~3, sockit_test, 1
instance = comp, \b|pos[2] , b|pos[2], sockit_test, 1
instance = comp, \b|pos~4 , b|pos~4, sockit_test, 1
instance = comp, \b|pos[3] , b|pos[3], sockit_test, 1
instance = comp, \b|Decoder0~0 , b|Decoder0~0, sockit_test, 1
instance = comp, \b|led[1]~0 , b|led[1]~0, sockit_test, 1
instance = comp, \b|led[2]~1 , b|led[2]~1, sockit_test, 1
instance = comp, \b|Decoder1~0 , b|Decoder1~0, sockit_test, 1
instance = comp, \b|led[4]~2 , b|led[4]~2, sockit_test, 1
instance = comp, \b|led[5]~3 , b|led[5]~3, sockit_test, 1
instance = comp, \b|led[6]~4 , b|led[6]~4, sockit_test, 1
instance = comp, \b|Decoder0~1 , b|Decoder0~1, sockit_test, 1
instance = comp, \FPGA_CLK2_50~input , FPGA_CLK2_50~input, sockit_test, 1
instance = comp, \FPGA_CLK3_50~input , FPGA_CLK3_50~input, sockit_test, 1
instance = comp, \SW[1]~input , SW[1]~input, sockit_test, 1
instance = comp, \SW[2]~input , SW[2]~input, sockit_test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, sockit_test, 1
