// Seed: 464763021
module module_0;
  wire id_1;
  assign module_1.type_3 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output uwire id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri0 id_8
);
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1 ? (id_1) >> 1 : id_1;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wire id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri0 id_7,
    output uwire id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri id_16,
    input wire module_3
);
  xor primCall (id_13, id_15, id_16, id_5, id_7);
  module_0 modCall_1 ();
endmodule
