{
  "design": {
    "design_info": {
      "boundary_crc": "0x5F6400212848B302",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../WD6502 Computer.gen/sources_1/bd/design_with_logic_probe",
      "name": "design_with_logic_probe",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "ila_0": "",
      "invert_reset_signal": "",
      "WDC65C02_Interface": ""
    },
    "ports": {
      "Reset": {
        "direction": "I"
      },
      "ADDRESS_IN": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "LED_OUT": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "RWB": {
        "direction": "I"
      },
      "CLOCK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "DATA": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "RDY": {
        "direction": "O"
      },
      "RESB": {
        "direction": "O"
      },
      "SingleStep": {
        "direction": "I"
      },
      "PHI2": {
        "direction": "O"
      },
      "SYNC": {
        "direction": "I"
      },
      "IRQB": {
        "direction": "O"
      },
      "NMIB": {
        "direction": "O"
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_with_logic_probe_ila_0_0",
        "xci_path": "ip\\design_with_logic_probe_ila_0_0\\design_with_logic_probe_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "8"
          },
          "C_PROBE0_WIDTH": {
            "value": "16"
          },
          "C_PROBE2_WIDTH": {
            "value": "8"
          },
          "C_PROBE6_WIDTH": {
            "value": "8"
          },
          "C_PROBE7_WIDTH": {
            "value": "8"
          }
        }
      },
      "invert_reset_signal": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_with_logic_probe_util_vector_logic_1_0",
        "xci_path": "ip\\design_with_logic_probe_util_vector_logic_1_0\\design_with_logic_probe_util_vector_logic_1_0.xci",
        "inst_hier_path": "invert_reset_signal",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "WDC65C02_Interface": {
        "vlnv": "xilinx.com:module_ref:WD6502_Interface:1.0",
        "xci_name": "design_with_logic_probe_WD6502_Interface_0_1",
        "xci_path": "ip\\design_with_logic_probe_WD6502_Interface_0_1\\design_with_logic_probe_WD6502_Interface_0_1.xci",
        "inst_hier_path": "WDC65C02_Interface",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WD6502_Interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "SINGLESTEP": {
            "direction": "I"
          },
          "ADDRESS": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DATA": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DATA_TO_CPU_TAP": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DATA_FROM_CPU_TAP": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "IRQB": {
            "direction": "O"
          },
          "NMIB": {
            "direction": "O"
          },
          "PHI2": {
            "direction": "O"
          },
          "RDY": {
            "direction": "O"
          },
          "RESB": {
            "direction": "O"
          },
          "RWB": {
            "direction": "I"
          },
          "SYNC": {
            "direction": "I"
          },
          "PIO_LED_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "ADDRESS_IN",
          "ila_0/probe0",
          "WDC65C02_Interface/ADDRESS"
        ]
      },
      "Net1": {
        "ports": [
          "DATA",
          "WDC65C02_Interface/DATA"
        ]
      },
      "RWB_PIN_1": {
        "ports": [
          "RWB",
          "ila_0/probe3",
          "WDC65C02_Interface/RWB"
        ]
      },
      "Reset_1": {
        "ports": [
          "Reset",
          "invert_reset_signal/Op1"
        ]
      },
      "SYNC_1": {
        "ports": [
          "SYNC",
          "ila_0/probe4",
          "WDC65C02_Interface/SYNC"
        ]
      },
      "SingleStep_1": {
        "ports": [
          "SingleStep",
          "ila_0/probe5",
          "WDC65C02_Interface/SINGLESTEP"
        ]
      },
      "WD6502_Interface_0_IRQB": {
        "ports": [
          "WDC65C02_Interface/IRQB",
          "IRQB"
        ]
      },
      "WD6502_Interface_0_NMIB": {
        "ports": [
          "WDC65C02_Interface/NMIB",
          "NMIB"
        ]
      },
      "WD6502_Interface_0_PHI2": {
        "ports": [
          "WDC65C02_Interface/PHI2",
          "PHI2",
          "ila_0/probe1"
        ]
      },
      "WD6502_Interface_0_PIO_LED_OUT": {
        "ports": [
          "WDC65C02_Interface/PIO_LED_OUT",
          "LED_OUT",
          "ila_0/probe2"
        ]
      },
      "WD6502_Interface_0_RDY": {
        "ports": [
          "WDC65C02_Interface/RDY",
          "RDY"
        ]
      },
      "WD6502_Interface_0_RESB": {
        "ports": [
          "WDC65C02_Interface/RESB",
          "RESB"
        ]
      },
      "WDC65C02_Interface_DATA_FROM_CPU_TAP": {
        "ports": [
          "WDC65C02_Interface/DATA_FROM_CPU_TAP",
          "ila_0/probe7"
        ]
      },
      "WDC65C02_Interface_DATA_TO_CPU_TAP": {
        "ports": [
          "WDC65C02_Interface/DATA_TO_CPU_TAP",
          "ila_0/probe6"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "CLOCK",
          "ila_0/clk",
          "WDC65C02_Interface/CLOCK"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "invert_reset_signal/Res",
          "WDC65C02_Interface/RESET"
        ]
      }
    }
  }
}