// Seed: 2627368120
module module_0 (
    output wor  id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  tri id_4 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    output supply1 id_9,
    input wor id_10,
    output supply1 id_11,
    input tri0 id_12,
    output wor id_13,
    input tri0 id_14
);
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_11, id_3
  );
  assign id_17 = id_12;
endmodule
