## Open Source Projects

### Better SystemVerilog Syntax

[Better SystemVerilog Syntax](https://github.com/hankhsu1996/vscode-better-systemverilog-syntax) provides advanced tmLanguage grammar support, aimed at enhancing SystemVerilog syntax highlighting.
