/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:02 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SCPU_HDMI_CTRL_H__
#define BCHP_SCPU_HDMI_CTRL_H__

/***************************************************************************
 *SCPU_HDMI_CTRL - SCPU Top Control Registers
 ***************************************************************************/
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT        0x00312080 /* [RW] SCPU to HDMI singal register */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO       0x00312084 /* [RO] HDMI to SCPU general purpose status Registers */

/***************************************************************************
 *SCPU_HDMI_INT - SCPU to HDMI singal register
 ***************************************************************************/
/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: reserved0 [31:04] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_reserved0_MASK           0xfffffff0
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_reserved0_SHIFT          4

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_RX1_INT [03:03] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX1_INT_MASK   0x00000008
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX1_INT_SHIFT  3
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX1_INT_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_RX0_INT [02:02] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX0_INT_MASK   0x00000004
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX0_INT_SHIFT  2
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX0_INT_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_TX1_INT [01:01] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX1_INT_MASK   0x00000002
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX1_INT_SHIFT  1
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX1_INT_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_TX0_INT [00:00] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX0_INT_MASK   0x00000001
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX0_INT_SHIFT  0
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX0_INT_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_SCPU_INFO - HDMI to SCPU general purpose status Registers
 ***************************************************************************/
/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: reserved0 [31:04] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_reserved0_MASK          0xfffffff0
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_reserved0_SHIFT         4

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_RX1 [03:03] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX1_MASK 0x00000008
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX1_SHIFT 3
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX1_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_RX0 [02:02] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX0_MASK 0x00000004
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX0_SHIFT 2
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX0_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_TX1 [01:01] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX1_MASK 0x00000002
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX1_SHIFT 1
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX1_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_TX0 [00:00] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX0_MASK 0x00000001
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX0_SHIFT 0
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_SCPU_HDMI_CTRL_H__ */

/* End of File */
