{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698596241663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698596241667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 10:17:21 2023 " "Processing started: Sun Oct 29 10:17:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698596241667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596241667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW3Q2 -c HW3Q2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW3Q2 -c HW3Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596241667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698596242009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698596242009 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HW3Q2_unclocked.v(25) " "Verilog HDL warning at HW3Q2_unclocked.v(25): extended using \"x\" or \"z\"" {  } { { "HW3Q2_unclocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_unclocked.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698596248481 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HW3Q2_unclocked.v(38) " "Verilog HDL warning at HW3Q2_unclocked.v(38): extended using \"x\" or \"z\"" {  } { { "HW3Q2_unclocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_unclocked.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698596248481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3q2_unclocked.v 1 1 " "Found 1 design units, including 1 entities, in source file hw3q2_unclocked.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3Q2_unclocked " "Found entity 1: HW3Q2_unclocked" {  } { { "HW3Q2_unclocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_unclocked.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698596248482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596248482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HW3Q2_tb_unclocked.v(99) " "Verilog HDL warning at HW3Q2_tb_unclocked.v(99): extended using \"x\" or \"z\"" {  } { { "HW3Q2_tb_unclocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_tb_unclocked.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698596248484 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 HW3Q2_tb_unclocked.v(104) " "Verilog HDL Expression warning at HW3Q2_tb_unclocked.v(104): truncated literal to match 32 bits" {  } { { "HW3Q2_tb_unclocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_tb_unclocked.v" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1698596248484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3q2_tb_unclocked.v 1 1 " "Found 1 design units, including 1 entities, in source file hw3q2_tb_unclocked.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3Q2_tb_unclocked " "Found entity 1: HW3Q2_tb_unclocked" {  } { { "HW3Q2_tb_unclocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_tb_unclocked.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698596248485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596248485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HW3Q2_tb_clocked.v(101) " "Verilog HDL warning at HW3Q2_tb_clocked.v(101): extended using \"x\" or \"z\"" {  } { { "HW3Q2_tb_clocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_tb_clocked.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698596248486 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 HW3Q2_tb_clocked.v(107) " "Verilog HDL Expression warning at HW3Q2_tb_clocked.v(107): truncated literal to match 32 bits" {  } { { "HW3Q2_tb_clocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_tb_clocked.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1698596248486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3q2_tb_clocked.v 1 1 " "Found 1 design units, including 1 entities, in source file hw3q2_tb_clocked.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3Q2_tb_clocked " "Found entity 1: HW3Q2_tb_clocked" {  } { { "HW3Q2_tb_clocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_tb_clocked.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698596248487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596248487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HW3Q2_clocked.v(26) " "Verilog HDL warning at HW3Q2_clocked.v(26): extended using \"x\" or \"z\"" {  } { { "HW3Q2_clocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_clocked.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698596248488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HW3Q2_clocked.v(39) " "Verilog HDL warning at HW3Q2_clocked.v(39): extended using \"x\" or \"z\"" {  } { { "HW3Q2_clocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_clocked.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698596248489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3q2_clocked.v 1 1 " "Found 1 design units, including 1 entities, in source file hw3q2_clocked.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3Q2_clocked " "Found entity 1: HW3Q2_clocked" {  } { { "HW3Q2_clocked.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2_clocked.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698596248489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596248489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW3Q2_unclocked " "Elaborating entity \"HW3Q2_unclocked\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698596248516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698596248929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/output_files/HW3Q2.map.smsg " "Generated suppressed messages file X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/output_files/HW3Q2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596249235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698596249323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698596249323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698596249351 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698596249351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698596249351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698596249351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698596249364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 10:17:29 2023 " "Processing ended: Sun Oct 29 10:17:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698596249364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698596249364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698596249364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698596249364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698596250435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698596250439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 10:17:30 2023 " "Processing started: Sun Oct 29 10:17:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698596250439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698596250439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW3Q2 -c HW3Q2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW3Q2 -c HW3Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698596250439 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698596250542 ""}
{ "Info" "0" "" "Project  = HW3Q2" {  } {  } 0 0 "Project  = HW3Q2" 0 0 "Fitter" 0 0 1698596250543 ""}
{ "Info" "0" "" "Revision = HW3Q2" {  } {  } 0 0 "Revision = HW3Q2" 0 0 "Fitter" 0 0 1698596250543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698596250605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698596250605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW3Q2 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"HW3Q2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698596250612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698596250641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698596250641 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698596250799 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698596250805 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698596250919 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698596250921 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698596250921 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698596250922 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698596250922 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698596250922 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698596250922 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698596250922 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698596251145 ""}
{ "Info" "ISTA_SDC_FOUND" "HW3Q2.sdc " "Reading SDC File: 'HW3Q2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698596251337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HW3Q2.sdc 41 clk port " "Ignored filter at HW3Q2.sdc(41): clk could not be matched with a port" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698596251339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock HW3Q2.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at HW3Q2.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251339 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HW3Q2.sdc 60 clk clock " "Ignored filter at HW3Q2.sdc(60): clk could not be matched with a clock" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698596251339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 60 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(60): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251340 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 60 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(60): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251340 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 61 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(61): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 62 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(62): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251340 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 62 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(62): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251340 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 63 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(63): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251341 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251341 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251341 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251341 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251341 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251342 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251342 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251342 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251342 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251342 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251342 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251343 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251343 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251343 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251343 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251343 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251343 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251344 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251344 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251344 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251344 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251344 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251345 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251345 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251345 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251345 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251345 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251346 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251346 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251346 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251346 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251346 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251346 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251347 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251347 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251347 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251347 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251347 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251348 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251348 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251348 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251348 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251348 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251348 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251349 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251349 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251349 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251349 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251349 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251350 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251350 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251350 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251350 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251350 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251350 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251351 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251351 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251351 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251351 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251351 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251351 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251352 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251352 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251352 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 134 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251352 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 135 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251352 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 136 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251353 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 137 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251353 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 138 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(138): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251353 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(145): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251353 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(146): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251353 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(147): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251353 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 148 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(148): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251354 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 149 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(149): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251354 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(150): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251354 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 151 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(151): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251354 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 152 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(152): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251354 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 153 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(153): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251355 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251355 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251355 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251355 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251355 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251355 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251356 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251356 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251356 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251356 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251356 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251356 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251357 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251357 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251357 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251357 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251357 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251358 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251358 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251358 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251358 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251358 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251358 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596251359 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698596251359 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698596251360 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1698596251361 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1698596251361 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698596251362 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698596251362 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698596251362 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698596251366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698596251366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698596251366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698596251367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698596251367 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698596251368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698596251368 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698596251368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698596251368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698596251368 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698596251368 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 2.5V 69 32 0 " "Number of I/O pins in group: 101 (unused VREF, 2.5V VCCIO, 69 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1698596251371 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1698596251371 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698596251371 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698596251372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1698596251372 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698596251372 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698596251483 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698596251483 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698596251488 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698596251490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698596252320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698596252376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698596252395 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698596253751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698596253751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698596254217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698596255178 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698596255178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698596255271 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698596255271 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698596255271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698596255273 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698596255429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698596255435 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1698596255435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698596255691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698596255691 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1698596255691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698596255943 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698596256307 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698596256571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/output_files/HW3Q2.fit.smsg " "Generated suppressed messages file X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/output_files/HW3Q2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698596256650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 306 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6206 " "Peak virtual memory: 6206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698596256926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 10:17:36 2023 " "Processing ended: Sun Oct 29 10:17:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698596256926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698596256926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698596256926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698596256926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698596257870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698596257875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 10:17:37 2023 " "Processing started: Sun Oct 29 10:17:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698596257875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698596257875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW3Q2 -c HW3Q2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HW3Q2 -c HW3Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698596257875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698596258128 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698596259497 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698596259602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698596260309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 10:17:40 2023 " "Processing ended: Sun Oct 29 10:17:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698596260309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698596260309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698596260309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698596260309 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698596261046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698596261529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698596261533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 10:17:41 2023 " "Processing started: Sun Oct 29 10:17:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698596261533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698596261533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW3Q2 -c HW3Q2 " "Command: quartus_sta HW3Q2 -c HW3Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698596261533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698596261638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698596261791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698596261791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596261818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596261818 ""}
{ "Info" "ISTA_SDC_FOUND" "HW3Q2.sdc " "Reading SDC File: 'HW3Q2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698596262018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HW3Q2.sdc 41 clk port " "Ignored filter at HW3Q2.sdc(41): clk could not be matched with a port" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock HW3Q2.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at HW3Q2.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262020 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HW3Q2.sdc 60 clk clock " "Ignored filter at HW3Q2.sdc(60): clk could not be matched with a clock" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 60 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(60): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262020 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 60 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(60): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262020 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 61 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(61): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 62 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(62): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262021 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 62 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(62): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262021 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 63 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(63): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262021 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262021 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262021 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262022 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262022 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262022 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262022 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262022 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262022 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262023 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262023 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262023 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262023 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262023 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262024 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262024 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262024 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262024 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262024 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262024 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262025 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262025 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262025 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262025 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262025 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262025 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262026 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262026 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262026 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262026 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262026 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262026 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262027 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262027 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262027 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262027 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262027 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262027 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262028 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262028 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262028 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262028 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262028 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262028 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262029 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262029 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262029 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262029 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262029 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262030 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262030 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262030 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262030 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262030 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262030 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262031 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262031 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262031 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262031 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262031 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262031 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262032 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262032 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262032 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 134 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262032 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 135 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262032 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 136 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262032 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 137 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262033 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 138 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(138): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262033 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(145): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262033 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(146): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262033 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(147): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262033 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 148 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(148): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262033 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 149 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(149): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262034 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(150): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262034 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 151 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(151): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262034 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 152 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(152): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262034 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 153 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(153): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262034 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262034 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262035 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262035 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262035 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262035 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262035 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262036 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262036 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262036 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262036 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262036 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262036 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262037 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262037 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262037 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262037 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262037 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262037 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262038 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262038 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262038 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262038 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596262038 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596262038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596262040 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1698596262040 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1698596262041 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698596262041 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1698596262041 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698596262041 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1698596262048 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698596262049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262050 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1698596262051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262076 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698596262079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698596262095 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1698596262096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698596262364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596262389 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1698596262389 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1698596262390 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1698596262390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262400 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698596262402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596262495 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1698596262495 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1698596262496 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1698596262496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596262505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698596263196 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698596263201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 117 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698596263241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 10:17:43 2023 " "Processing ended: Sun Oct 29 10:17:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698596263241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698596263241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698596263241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698596263241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698596264150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698596264154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 10:17:44 2023 " "Processing started: Sun Oct 29 10:17:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698596264154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698596264154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HW3Q2 -c HW3Q2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HW3Q2 -c HW3Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698596264154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698596264523 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1698596264541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW3Q2.vo X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/simulation/modelsim/ simulation " "Generated file HW3Q2.vo in folder \"X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698596264628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698596264656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 10:17:44 2023 " "Processing ended: Sun Oct 29 10:17:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698596264656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698596264656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698596264656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698596264656 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 429 s " "Quartus Prime Full Compilation was successful. 0 errors, 429 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698596265260 ""}
