#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 16 12:07:19 2020
# Process ID: 6664
# Current directory: C:/Users/Chiara/Desktop/LAE_TDC_project/TDC
# Command line: vivado.exe -mode tcl -source scripts/common/init.tcl -source scripts/common/project.tcl -log logs/project.log -nojournal -verbose -notrace -tclargs Multi_Carry4_DelayLine
# Log file: C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/logs/project.log
# Journal file: 
#-----------------------------------------------------------
source scripts/common/init.tcl -notrace

Sourcing init file C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/init.tcl

source scripts/common/project.tcl -notrace

Successfully created new Vivado project Multi_Carry4_DelayLine attached to xc7a35ticsg324-1L device.
Project XML file is C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/work/impl/Multi_Carry4_DelayLine.xpr


Vivado% Vivado% Vivado% start_gui
add_files -norecurse C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: Multi_Carry4_DelayLine
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
WARNING: [Synth 8-1751] cannot index into non-array CI [C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.570 ; gain = 212.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Multi_Carry4_DelayLine' [C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:9]
	Parameter Ncarry4 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
ERROR: [Synth 8-373] invalid index for scalar 'CI' [C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'Multi_Carry4_DelayLine' [C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.043 ; gain = 255.543
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: Multi_Carry4_DelayLine
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Multi_Carry4_DelayLine' [C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:9]
	Parameter Ncarry4 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'Multi_Carry4_DelayLine' (2#1) [C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.543 ; gain = 5.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.543 ; gain = 5.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.543 ; gain = 5.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 19 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1341.539 ; gain = 112.496
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1341.699 ; gain = 112.656
launch_runs synth_1 -jobs 2
[Tue Jun 16 12:09:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/work/impl/Multi_Carry4_DelayLine.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1355.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1355.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1394.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Tue Jun 16 12:11:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/Chiara/Desktop/LAE_TDC_project/TDC/work/impl/Multi_Carry4_DelayLine.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 16 12:15:57 2020...
