:TIMINGPATHSTART:
:SOURCE:u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
:DESTINATION:u_HDL_Subsystem/delayInSignal_held_reg[24]
:DATAPATHDELAY:11.165
:CLOCKPATHDELAY:0.973
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
0.477999999999998
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.752
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.295
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.650
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.520
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4
0.460
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8
0.430
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.513
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__9
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__9
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_24
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_24
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14
0.618
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2
0.467
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2
0.119
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1
0.429
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[24]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[24]_i_1
0.232
u_HDL_Subsystem/delayInSignal_held_reg[24]
0.000
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
:DESTINATION:u_HDL_Subsystem/delayInSignal_held_reg[21]
:DATAPATHDELAY:11.153
:CLOCKPATHDELAY:0.973
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
0.477999999999998
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.752
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.295
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.650
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.520
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.460
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.430
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.513
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[15]_i_25
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[15]_i_25
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[15]_i_24
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[15]_i_24
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_14
0.618
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_14
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_10
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_10
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_2
0.467
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_2
0.119
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_1
0.429
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1
0.337
u_HDL_Subsystem/delayInSignal_held_reg[21]
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[24]_i_1
0.232
u_HDL_Subsystem/delayInSignal_held_reg[24]
0.000
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
:DESTINATION:u_HDL_Subsystem/delayInSignal_held_reg[23]
:DATAPATHDELAY:11.147
:CLOCKPATHDELAY:0.973
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
0.477999999999998
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.752
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.295
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.650
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.520
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.460
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.430
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.513
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[15]_i_25
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[15]_i_25
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[15]_i_24
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[15]_i_24
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_14
0.618
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_14
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_10
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_10
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_2
0.467
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_2
0.119
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_1
0.429
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1
0.331
u_HDL_Subsystem/delayInSignal_held_reg[23]
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[24]_i_1
0.232
u_HDL_Subsystem/delayInSignal_held_reg[24]
0.000
:DATAPATHEND:
:TIMINGPATHEND:
