

================================================================
== Vivado HLS Report for 'strm2mat'
================================================================
* Date:           Fri May 24 15:46:26 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.838|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  921601|  921601|  921601|  921601|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  921600|  921600|         1|          -|          -|  921600|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      63|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      99|    -|
|Register         |        -|      -|      78|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      78|     162|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_107_p2                 |     +    |      0|  0|  27|          20|           1|
    |IN_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |IN_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |IN_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_102_p2                 |   icmp   |      0|  0|  20|          21|          21|
    |ap_block_state1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2               |    or    |      0|  0|   2|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  63|          47|          27|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n  |   9|          2|    1|          2|
    |IN_V_data_V_0_data_out    |   9|          2|   24|         48|
    |IN_V_data_V_0_state       |  15|          3|    2|          6|
    |IN_V_dest_V_0_state       |  15|          3|    2|          6|
    |OUT_data_V_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |i_reg_87                  |   9|          2|   20|         40|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         21|   53|        111|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |IN_V_data_V_0_payload_A  |  24|   0|   24|          0|
    |IN_V_data_V_0_payload_B  |  24|   0|   24|          0|
    |IN_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |IN_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |IN_V_data_V_0_state      |   2|   0|    2|          0|
    |IN_V_dest_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_reg_87                 |  20|   0|   20|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  78|   0|   78|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|start_out            | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|start_write          | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|INPUT_STREAM_TDATA   |  in |   24|    axis    |  IN_V_data_V  |    pointer   |
|INPUT_STREAM_TVALID  |  in |    1|    axis    |  IN_V_dest_V  |    pointer   |
|INPUT_STREAM_TREADY  | out |    1|    axis    |  IN_V_dest_V  |    pointer   |
|INPUT_STREAM_TDEST   |  in |    1|    axis    |  IN_V_dest_V  |    pointer   |
|INPUT_STREAM_TKEEP   |  in |    3|    axis    |  IN_V_keep_V  |    pointer   |
|INPUT_STREAM_TSTRB   |  in |    3|    axis    |  IN_V_strb_V  |    pointer   |
|INPUT_STREAM_TUSER   |  in |    1|    axis    |  IN_V_user_V  |    pointer   |
|INPUT_STREAM_TLAST   |  in |    1|    axis    |  IN_V_last_V  |    pointer   |
|INPUT_STREAM_TID     |  in |    1|    axis    |   IN_V_id_V   |    pointer   |
|OUT_size_read        |  in |   21|   ap_none  | OUT_size_read |    scalar    |
|OUT_data_V_din       | out |   24|   ap_fifo  |   OUT_data_V  |    pointer   |
|OUT_data_V_full_n    |  in |    1|   ap_fifo  |   OUT_data_V  |    pointer   |
|OUT_data_V_write     | out |    1|   ap_fifo  |   OUT_data_V  |    pointer   |
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %OUT_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %IN_V_data_V, i3* %IN_V_keep_V, i3* %IN_V_strb_V, i1* %IN_V_user_V, i1* %IN_V_last_V, i1* %IN_V_id_V, i1* %IN_V_dest_V, [5 x i8]* @p_str11, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [9 x i8]* @p_str14, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%OUT_size_read_1 = call i21 @_ssdm_op_Read.ap_auto.i21(i21 %OUT_size_read)"   --->   Operation 5 'read' 'OUT_size_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "br label %1" [hls_video_block.cpp:158]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i20 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_cast = zext i20 %i to i21" [hls_video_block.cpp:158]   --->   Operation 8 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.06ns)   --->   "%tmp = icmp slt i21 %i_cast, %OUT_size_read_1" [hls_video_block.cpp:158]   --->   Operation 9 'icmp' 'tmp' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.89ns)   --->   "%i_1 = add i20 %i, 1" [hls_video_block.cpp:158]   --->   Operation 10 'add' 'i_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 921600, i64 921600, i64 0)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [hls_video_block.cpp:158]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_10 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %IN_V_data_V, i3* %IN_V_keep_V, i3* %IN_V_strb_V, i1* %IN_V_user_V, i1* %IN_V_last_V, i1* %IN_V_id_V, i1* %IN_V_dest_V)" [hls_video_block.cpp:159]   --->   Operation 13 'read' 'empty_10' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_10, 0" [hls_video_block.cpp:159]   --->   Operation 14 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %OUT_data_V, i24 %tmp_data_V)" [hls_video_block.cpp:159]   --->   Operation 15 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 0> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %1" [hls_video_block.cpp:158]   --->   Operation 16 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [hls_video_block.cpp:161]   --->   Operation 17 'ret' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_size_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OUT_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3      (specinterface    ) [ 000]
StgValue_4      (specinterface    ) [ 000]
OUT_size_read_1 (read             ) [ 001]
StgValue_6      (br               ) [ 011]
i               (phi              ) [ 001]
i_cast          (zext             ) [ 000]
tmp             (icmp             ) [ 001]
i_1             (add              ) [ 011]
empty           (speclooptripcount) [ 000]
StgValue_12     (br               ) [ 000]
empty_10        (read             ) [ 000]
tmp_data_V      (extractvalue     ) [ 000]
StgValue_15     (write            ) [ 000]
StgValue_16     (br               ) [ 011]
StgValue_17     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IN_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IN_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IN_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IN_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IN_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_size_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_size_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="OUT_size_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="21" slack="0"/>
<pin id="58" dir="0" index="1" bw="21" slack="0"/>
<pin id="59" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OUT_size_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_10_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="34" slack="0"/>
<pin id="64" dir="0" index="1" bw="24" slack="0"/>
<pin id="65" dir="0" index="2" bw="3" slack="0"/>
<pin id="66" dir="0" index="3" bw="3" slack="0"/>
<pin id="67" dir="0" index="4" bw="1" slack="0"/>
<pin id="68" dir="0" index="5" bw="1" slack="0"/>
<pin id="69" dir="0" index="6" bw="1" slack="0"/>
<pin id="70" dir="0" index="7" bw="1" slack="0"/>
<pin id="71" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="StgValue_15_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="0" index="2" bw="24" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="20" slack="1"/>
<pin id="89" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="20" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="20" slack="0"/>
<pin id="100" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="21" slack="0"/>
<pin id="104" dir="0" index="1" bw="21" slack="1"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="20" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_data_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="34" slack="0"/>
<pin id="115" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="OUT_size_read_1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="21" slack="1"/>
<pin id="120" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="OUT_size_read_1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="20" slack="0"/>
<pin id="128" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="52" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="62" pin=7"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="91" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="62" pin="8"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="129"><net_src comp="107" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="91" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IN_V_data_V | {}
	Port: IN_V_keep_V | {}
	Port: IN_V_strb_V | {}
	Port: IN_V_user_V | {}
	Port: IN_V_last_V | {}
	Port: IN_V_id_V | {}
	Port: IN_V_dest_V | {}
	Port: OUT_data_V | {2 }
 - Input state : 
	Port: strm2mat : IN_V_data_V | {2 }
	Port: strm2mat : IN_V_keep_V | {2 }
	Port: strm2mat : IN_V_strb_V | {2 }
	Port: strm2mat : IN_V_user_V | {2 }
	Port: strm2mat : IN_V_last_V | {2 }
	Port: strm2mat : IN_V_id_V | {2 }
	Port: strm2mat : IN_V_dest_V | {2 }
	Port: strm2mat : OUT_size_read | {1 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_12 : 3
		StgValue_15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_1_fu_107         |    0    |    27   |
|----------|----------------------------|---------|---------|
|   icmp   |         tmp_fu_102         |    0    |    20   |
|----------|----------------------------|---------|---------|
|   read   | OUT_size_read_1_read_fu_56 |    0    |    0    |
|          |     empty_10_read_fu_62    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_15_write_fu_80  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        i_cast_fu_98        |    0    |    0    |
|----------|----------------------------|---------|---------|
|extractvalue|      tmp_data_V_fu_113     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    47   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|OUT_size_read_1_reg_118|   21   |
|      i_1_reg_126      |   20   |
|        i_reg_87       |   20   |
+-----------------------+--------+
|         Total         |   61   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   61   |    -   |
+-----------+--------+--------+
|   Total   |   61   |   47   |
+-----------+--------+--------+
