Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov  4 20:28:04 2021
| Host         : DESKTOP-98G2N7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.288        0.000                      0                  464        0.091        0.000                      0                  464        3.750        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.288        0.000                      0                  464        0.091        0.000                      0                  464        3.750        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.087ns (19.991%)  route 4.351ns (80.009%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.892    10.579    my_tx/t_cont_unos_next_0
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.506    14.847    my_tx/clock_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[28]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    my_tx/t_cont_unos_reg[28]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.087ns (19.991%)  route 4.351ns (80.009%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.892    10.579    my_tx/t_cont_unos_next_0
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.506    14.847    my_tx/clock_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[29]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    my_tx/t_cont_unos_reg[29]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.087ns (19.991%)  route 4.351ns (80.009%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.892    10.579    my_tx/t_cont_unos_next_0
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.506    14.847    my_tx/clock_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    my_tx/t_cont_unos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.087ns (19.991%)  route 4.351ns (80.009%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.892    10.579    my_tx/t_cont_unos_next_0
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.506    14.847    my_tx/clock_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[30]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    my_tx/t_cont_unos_reg[30]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.087ns (19.991%)  route 4.351ns (80.009%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.892    10.579    my_tx/t_cont_unos_next_0
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.506    14.847    my_tx/clock_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    my_tx/t_cont_unos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.087ns (19.991%)  route 4.351ns (80.009%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.892    10.579    my_tx/t_cont_unos_next_0
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.506    14.847    my_tx/clock_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  my_tx/t_cont_unos_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    my_tx/t_cont_unos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.087ns (20.046%)  route 4.336ns (79.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.877    10.564    my_tx/t_cont_unos_next_0
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.507    14.848    my_tx/clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[10]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    my_tx/t_cont_unos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.087ns (20.046%)  route 4.336ns (79.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.877    10.564    my_tx/t_cont_unos_next_0
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.507    14.848    my_tx/clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[12]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    my_tx/t_cont_unos_reg[12]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.087ns (20.046%)  route 4.336ns (79.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.877    10.564    my_tx/t_cont_unos_next_0
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.507    14.848    my_tx/clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[19]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    my_tx/t_cont_unos_reg[19]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 baudrategen/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/t_cont_unos_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.087ns (20.046%)  route 4.336ns (79.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    baudrategen/clock_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  baudrategen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 f  baudrategen/count_reg[9]/Q
                         net (fo=2, routed)           0.970     6.530    baudrategen/count[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.296     6.826 f  baudrategen/r_state[4]_i_8/O
                         net (fo=1, routed)           0.488     7.314    baudrategen/r_state[4]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  baudrategen/r_state[4]_i_3/O
                         net (fo=33, routed)          1.108     8.546    my_tx/t_stop_bits_reg[0]_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  my_tx/t_state[3]_i_2/O
                         net (fo=5, routed)           0.892     9.563    my_tx/t_state[3]_i_2_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  my_tx/t_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.877    10.564    my_tx/t_cont_unos_next_0
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.507    14.848    my_tx/clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  my_tx/t_cont_unos_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    my_tx/t_cont_unos_reg[21]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 my_rx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.584     1.467    my_rx/clock_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  my_rx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  my_rx/r_data_reg[0]/Q
                         net (fo=1, routed)           0.112     1.720    fifo/r_memoria_reg_0_7_0_5/DIA0
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.629    fifo/r_memoria_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMS32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMS32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo/r_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.931%)  route 0.241ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    fifo/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  fifo/r_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/r_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.241     1.852    fifo/r_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X6Y30          RAMS32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMS32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y30          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.757    fifo/r_memoria_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_rx/r_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.584     1.467    my_rx/clock_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  my_rx/r_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  my_rx/r_data_reg[2]/Q
                         net (fo=2, routed)           0.123     1.731    fifo/r_memoria_reg_0_7_0_5/DIB0
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.854     1.981    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.628    fifo/r_memoria_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y25    baudrategen/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y27    baudrategen/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y27    baudrategen/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y25    baudrategen/count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y25    baudrategen/count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y25    baudrategen/count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y26    baudrategen/count_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y26    baudrategen/count_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y26    baudrategen/count_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    fifo/r_memoria_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo/r_memoria_reg_0_7_6_7/RAMA_D1/CLK



