<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/ProcFLMultiCycle.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - ProcFLMultiCycle.v<span style="font-size: 80%;"> (source / <a href="ProcFLMultiCycle.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">148</td>
            <td class="headerCovTableEntry">241</td>
            <td class="headerCovTableEntryLo">61.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-10-08 01:02:52</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //=========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // Functional Level MultiCycle Processor</a>
<a name="3"><span class="lineNum">       3 </span>            : //=========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : `ifndef LAB2_PROC_PROC_BASE_V</a>
<a name="6"><span class="lineNum">       6 </span>            : `define LAB2_PROC_PROC_BASE_V</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : `include &quot;vc/mem-msgs.v&quot;</a>
<a name="9"><span class="lineNum">       9 </span>            : `include &quot;vc/queues.v&quot;</a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : `include &quot;tinyrv2_encoding.v&quot;</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : </a>
<a name="15"><span class="lineNum">      15 </span>            : module lab2_proc_ProcFLMultiCycle</a>
<a name="16"><span class="lineNum">      16 </span>            : #(</a>
<a name="17"><span class="lineNum">      17 </span>            :   parameter p_num_cores = 1</a>
<a name="18"><span class="lineNum">      18 </span>            : )</a>
<a name="19"><span class="lineNum">      19 </span>            : (</a>
<a name="20"><span class="lineNum">      20 </span><span class="lineCov">      18815 :   input  logic         clk,</span></a>
<a name="21"><span class="lineNum">      21 </span><span class="lineCov">         13 :   input  logic         reset,</span></a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            :   // From mngr streaming port</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span><span class="lineCov">          4 :   input  logic [31:0]  mngr2proc_msg,</span></a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">         66 :   input  logic         mngr2proc_val,</span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">         66 :   output logic         mngr2proc_rdy,</span></a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            :   // To mngr streaming port</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">          2 :   output logic [31:0]  proc2mngr_msg,</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">         22 :   output logic         proc2mngr_val,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">        864 :   input  logic         proc2mngr_rdy,</span></a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            :   // Instruction Memory Request Port</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span><span class="lineNoCov">          0 :   output mem_req_4B_t  imem_reqstream_msg,</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">       3175 :   output logic         imem_reqstream_val,</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">       5063 :   input  logic         imem_reqstream_rdy,</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            :   // Instruction Memory Response Port</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :   input  mem_resp_4B_t imem_respstream_msg,</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">       3163 :   input  logic         imem_respstream_val,</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">       3165 :   output logic         imem_respstream_rdy,</span></a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :   // Data Memory Request Port</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :   output mem_req_4B_t  dmem_reqstream_msg,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">       1210 :   output logic         dmem_reqstream_val,</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">       4803 :   input  logic         dmem_reqstream_rdy,</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            :   // Data Memory Response Port</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :   input  mem_resp_4B_t dmem_respstream_msg,</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">       1210 :   input  logic         dmem_respstream_val,</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">       1210 :   output logic         dmem_respstream_rdy,</span></a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            :   // stats output; core_id is an input port rather than a parameter so</a>
<a name="60"><span class="lineNum">      60 </span>            :   // that the module only needs to be compiled once. If it were a</a>
<a name="61"><span class="lineNum">      61 </span>            :   // parameter, each core would be compiled separately.</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :   input  logic [31:0]  core_id,</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :   output logic         commit_inst,</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :   output logic         stats_en</span></a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : );</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :   //----------------------------------------------------------------------</a>
<a name="70"><span class="lineNum">      70 </span>            :   // Instruction Memory Request Bypass Queue</a>
<a name="71"><span class="lineNum">      71 </span>            :   //----------------------------------------------------------------------</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :   logic [1:0]  imem_queue_num_free_entries;</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :   mem_req_4B_t imem_reqstream_enq_msg;</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :   logic        imem_reqstream_enq_val;</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :   logic        imem_reqstream_enq_rdy;</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">         13 :   logic [31:0] imem_reqstream_msg_addr;</span></a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            :   assign imem_reqstream_msg.type_  = `VC_MEM_REQ_MSG_TYPE_READ;</a>
<a name="81"><span class="lineNum">      81 </span>            :   assign imem_reqstream_msg.opaque = 8'b0;</a>
<a name="82"><span class="lineNum">      82 </span>            :   assign imem_reqstream_msg.addr   = imem_reqstream_msg_addr;</a>
<a name="83"><span class="lineNum">      83 </span>            :   assign imem_reqstream_msg.len    = 2'd0;</a>
<a name="84"><span class="lineNum">      84 </span>            :   assign imem_reqstream_msg.data   = 32'bx;</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            :   //----------------------------------------------------------------------</a>
<a name="88"><span class="lineNum">      88 </span>            :   // Data Memory Request Bypass Queue</a>
<a name="89"><span class="lineNum">      89 </span>            :   //----------------------------------------------------------------------</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">        576 :   logic        dmem_queue_num_free_entries;</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :   mem_req_4B_t dmem_reqstream_enq_msg;</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">       1210 :   logic        dmem_reqstream_enq_val;</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">        576 :   logic        dmem_reqstream_enq_rdy;</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :   logic [2:0 ] dmem_reqstream_enq_msg_type;</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :   logic [31:0] dmem_reqstream_enq_msg_addr;</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">        176 :   logic [31:0] dmem_reqstream_enq_msg_data;</span></a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :   assign dmem_reqstream_enq_msg.type_  = dmem_reqstream_enq_msg_type;</a>
<a name="101"><span class="lineNum">     101 </span>            :   assign dmem_reqstream_enq_msg.opaque = 8'b0;</a>
<a name="102"><span class="lineNum">     102 </span>            :   assign dmem_reqstream_enq_msg.addr   = dmem_reqstream_enq_msg_addr;</a>
<a name="103"><span class="lineNum">     103 </span>            :   assign dmem_reqstream_enq_msg.len    = 2'd0;</a>
<a name="104"><span class="lineNum">     104 </span>            :   assign dmem_reqstream_enq_msg.data   = dmem_reqstream_enq_msg_data;</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :   vc_Queue#(`VC_QUEUE_BYPASS,$bits(mem_req_4B_t),1) dmem_queue</a>
<a name="107"><span class="lineNum">     107 </span>            :   (</a>
<a name="108"><span class="lineNum">     108 </span>            :     .clk     (clk),</a>
<a name="109"><span class="lineNum">     109 </span>            :     .reset   (reset),</a>
<a name="110"><span class="lineNum">     110 </span>            :     .num_free_entries(dmem_queue_num_free_entries),</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            :     .enq_msg (dmem_reqstream_enq_msg),</a>
<a name="113"><span class="lineNum">     113 </span>            :     .enq_val (dmem_reqstream_enq_val),</a>
<a name="114"><span class="lineNum">     114 </span>            :     .enq_rdy (dmem_reqstream_enq_rdy),</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :     .deq_msg (dmem_reqstream_msg),</a>
<a name="117"><span class="lineNum">     117 </span>            :     .deq_val (dmem_reqstream_val),</a>
<a name="118"><span class="lineNum">     118 </span>            :     .deq_rdy (dmem_reqstream_rdy)</a>
<a name="119"><span class="lineNum">     119 </span>            :   );</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            :   //----------------------------------------------------------------------</a>
<a name="122"><span class="lineNum">     122 </span>            :   // proc2mngr Bypass Queue</a>
<a name="123"><span class="lineNum">     123 </span>            :   //----------------------------------------------------------------------</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">         30 :   logic        proc2mngr_queue_num_free_entries;</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">          2 :   logic [31:0] proc2mngr_enq_msg;</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">         30 :   logic        proc2mngr_enq_val;</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">         30 :   logic        proc2mngr_enq_rdy;</span></a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            :   vc_Queue#(`VC_QUEUE_BYPASS,32,1) proc2mngr_queue</a>
<a name="131"><span class="lineNum">     131 </span>            :   (</a>
<a name="132"><span class="lineNum">     132 </span>            :     .clk     (clk),</a>
<a name="133"><span class="lineNum">     133 </span>            :     .reset   (reset),</a>
<a name="134"><span class="lineNum">     134 </span>            :     .num_free_entries(proc2mngr_queue_num_free_entries),</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            :     .enq_msg (proc2mngr_enq_msg),</a>
<a name="137"><span class="lineNum">     137 </span>            :     .enq_val (proc2mngr_enq_val),</a>
<a name="138"><span class="lineNum">     138 </span>            :     .enq_rdy (proc2mngr_enq_rdy),</a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            :     .deq_msg (proc2mngr_msg),</a>
<a name="141"><span class="lineNum">     141 </span>            :     .deq_val (proc2mngr_val),</a>
<a name="142"><span class="lineNum">     142 </span>            :     .deq_rdy (proc2mngr_rdy)</a>
<a name="143"><span class="lineNum">     143 </span>            :   );</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            :   //----------------------------------------------------------------------</a>
<a name="146"><span class="lineNum">     146 </span>            :   // Instruction Unpacking</a>
<a name="147"><span class="lineNum">     147 </span>            :   //----------------------------------------------------------------------</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :   logic [`TINYRV2_INST_OPCODE_NBITS-1:0] opcode;</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">         50 :   logic [`TINYRV2_INST_RD_NBITS-1:0]     rd;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">          2 :   logic [`TINYRV2_INST_RS1_NBITS-1:0]    rs1;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">        256 :   logic [`TINYRV2_INST_RS2_NBITS-1:0]    rs2;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">         10 :   logic [`TINYRV2_INST_FUNCT3_NBITS-1:0] funct3;</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :   logic [`TINYRV2_INST_FUNCT7_NBITS-1:0] funct7;</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">        256 :   logic [`TINYRV2_INST_CSR_NBITS-1:0]    csr;</span></a>
<a name="155"><span class="lineNum">     155 </span>            :    lab2_proc_tinyrv2_encoding_InstUnpack inst_unpack</a>
<a name="156"><span class="lineNum">     156 </span>            :   (</a>
<a name="157"><span class="lineNum">     157 </span>            :     .opcode   (),</a>
<a name="158"><span class="lineNum">     158 </span>            :     .inst     (inst),</a>
<a name="159"><span class="lineNum">     159 </span>            :     .rs1      (rs1),</a>
<a name="160"><span class="lineNum">     160 </span>            :     .rs2      (rs2),</a>
<a name="161"><span class="lineNum">     161 </span>            :     .rd       (rd),</a>
<a name="162"><span class="lineNum">     162 </span>            :     .funct3   (funct3),</a>
<a name="163"><span class="lineNum">     163 </span>            :     .funct7   (funct7),</a>
<a name="164"><span class="lineNum">     164 </span>            :     .csr      (csr)</a>
<a name="165"><span class="lineNum">     165 </span>            :   );</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :   logic [31:0] PC;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">         13 :   logic [31:0] PC_prev;</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :   logic [31:0] n_PC;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">          2 :   logic [31:0] inst;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">          2 :   logic [31:0] n_inst;</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">       3160 :   logic print_trace;</span></a>
<a name="172"><span class="lineNum">     172 </span>            :   logic [31:0] rf [31:0];</a>
<a name="173"><span class="lineNum">     173 </span>            :   logic [31:0] n_rf [31:0];</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">       2901 :     function [11:0] imm_i( input [`TINYRV2_INST_NBITS-1:0] inst );</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">       2901 :   begin</span></a>
<a name="177"><span class="lineNum">     177 </span>            :     // I-type immediate</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">       2901 :     imm_i = { inst[31], inst[30:25], inst[24:21], inst[20] };</span></a>
<a name="179"><span class="lineNum">     179 </span>            :   end</a>
<a name="180"><span class="lineNum">     180 </span>            :   endfunction</a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :   function [4:0] imm_shamt( input [`TINYRV2_INST_NBITS-1:0] inst );</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :   begin</span></a>
<a name="184"><span class="lineNum">     184 </span>            :     // I-type immediate, specialized for shift amounts</a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :     imm_shamt = { inst[24:21], inst[20] };</span></a>
<a name="186"><span class="lineNum">     186 </span>            :   end</a>
<a name="187"><span class="lineNum">     187 </span>            :   endfunction</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">        609 :   function [11:0] imm_s( input [`TINYRV2_INST_NBITS-1:0] inst );</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">        609 :   begin</span></a>
<a name="191"><span class="lineNum">     191 </span>            :     // S-type immediate</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">        609 :     imm_s = { inst[31], inst[30:25], inst[11:8], inst[7] };</span></a>
<a name="193"><span class="lineNum">     193 </span>            :   end</a>
<a name="194"><span class="lineNum">     194 </span>            :   endfunction</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">        369 :   function [12:0] imm_b( input [`TINYRV2_INST_NBITS-1:0] inst );</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">        369 :   begin</span></a>
<a name="198"><span class="lineNum">     198 </span>            :     // B-type immediate</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">        369 :     imm_b = { inst[31], inst[7], inst[30:25], inst[11:8], 1'b0 };</span></a>
<a name="200"><span class="lineNum">     200 </span>            :   end</a>
<a name="201"><span class="lineNum">     201 </span>            :   endfunction</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineCov">          9 :   function [19:0] imm_u_sh12( input [`TINYRV2_INST_NBITS-1:0] inst );</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">          9 :   begin</span></a>
<a name="205"><span class="lineNum">     205 </span>            :     // U-type immediate, shifted right by 12</a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">          9 :     imm_u_sh12 = { inst[31], inst[30:20], inst[19:12] };</span></a>
<a name="207"><span class="lineNum">     207 </span>            :   end</a>
<a name="208"><span class="lineNum">     208 </span>            :   endfunction</a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">         12 :   function [20:0] imm_j( input [`TINYRV2_INST_NBITS-1:0] inst );</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">         12 :   begin</span></a>
<a name="212"><span class="lineNum">     212 </span>            :     // J-type immediate</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">         12 :     imm_j = { inst[31], inst[19:12], inst[20], inst[30:25], inst[24:21], 1'b0 };</span></a>
<a name="214"><span class="lineNum">     214 </span>            :   end</a>
<a name="215"><span class="lineNum">     215 </span>            :   endfunction</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            :   /* verilator lint_off WIDTH */</a>
<a name="218"><span class="lineNum">     218 </span>            :   typedef enum { Idle, IReq,IWait, E, EWait} pstate;</a>
<a name="219"><span class="lineNum">     219 </span>            :   pstate state, n_state;</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :     n_state= state;</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :     n_PC=PC;</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :     n_inst=inst;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :     print_trace =1;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :     n_rf=rf;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :     imem_reqstream_val=0;</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :     dmem_reqstream_enq_msg_addr = 0;</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :     dmem_reqstream_enq_msg_data =0;</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :     dmem_reqstream_enq_msg_type =0;</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :     dmem_reqstream_enq_val=0;</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :     dmem_respstream_rdy =0;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :     proc2mngr_enq_val =0;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :     proc2mngr_enq_msg=0;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :     mngr2proc_rdy=0;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :     imem_respstream_rdy=0;</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">         26 :     if (reset) begin</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">         52 :         n_state = Idle;</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">         52 :         n_rf ='{default:32'h00000000};</span></a>
<a name="239"><span class="lineNum">     239 </span>            :     end</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">         26 :     else begin</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineCov">       1592 :       if (state == Idle)begin</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">       1592 :         n_state =IReq;</span></a>
<a name="243"><span class="lineNum">     243 </span>            :       end</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">       2352 :       else if (state == IReq)begin</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">       2352 :           imem_reqstream_val =1;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">       2352 :           imem_reqstream_msg_addr = PC;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">        764 :         if(imem_reqstream_rdy &amp;&amp; imem_reqstream_val)begin</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">       1588 :           n_state=IWait;</span></a>
<a name="249"><span class="lineNum">     249 </span>            :         end </a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">        764 :         else n_state=IReq;</span></a>
<a name="251"><span class="lineNum">     251 </span>            :       end</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">       2387 :       else if (state == IWait)begin</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">       2387 :         imem_respstream_rdy =1;</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">        805 :         if(imem_respstream_rdy &amp;&amp; imem_respstream_val) begin</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">       1582 :           n_state = E;</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">       1582 :           n_inst =imem_respstream_msg.data;</span></a>
<a name="257"><span class="lineNum">     257 </span>            :           //print_trace =0;</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">        805 :         end else begin</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">        805 :           n_state=IWait;</span></a>
<a name="260"><span class="lineNum">     260 </span>            :         end</a>
<a name="261"><span class="lineNum">     261 </span>            :       end</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">       1703 :       else if (state == E)begin</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">       1703 :           n_state=Idle;</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">       1703 :           n_PC=PC+4;</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">       1703 :           casez ( inst )</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">        122 :           `TINYRV2_INST_CSRR  : begin</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">        122 :             if(csr == `TINYRV2_CPR_MNGR2PROC) begin</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">        122 :               mngr2proc_rdy =1;</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">         99 :               if(mngr2proc_val)begin</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">         99 :                 n_rf[rd]=mngr2proc_msg;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">        267 :               end else begin</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">        267 :                  n_state=E;</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">        267 :                  n_PC=PC;</span></a>
<a name="274"><span class="lineNum">     274 </span>            :               end</a>
<a name="275"><span class="lineNum">     275 </span>            :             end</a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :             else if ( csr == `TINYRV2_CPR_NUMCORES )</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :               n_rf[rd] = 2'h1;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :             else if ( csr  == `TINYRV2_CPR_COREID )</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :               n_rf[rd]       = 2'h0;</span></a>
<a name="280"><span class="lineNum">     280 </span>            :           end</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">         48 :           `TINYRV2_INST_CSRW  : begin</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :             if(csr == `TINYRV2_CPR_PROC2MNGR) begin</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">         48 :               proc2mngr_enq_val =1;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">         48 :               proc2mngr_enq_msg=rf[rs1];</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">         15 :               if(proc2mngr_enq_rdy)begin</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">         33 :               end else begin</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">         33 :                 n_state=E;</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">         33 :                 n_PC=PC;</span></a>
<a name="289"><span class="lineNum">     289 </span>            :               end</a>
<a name="290"><span class="lineNum">     290 </span>            :             end    </a>
<a name="291"><span class="lineNum">     291 </span>            :           end</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">        206 :            `TINYRV2_INST_ADD   : begin </span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">        206 :               n_rf[rd]=rf[rs1]+rf[rs2];</span></a>
<a name="294"><span class="lineNum">     294 </span>            :             end</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SUB   : begin </span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :               n_rf[rd]=rf[rs1]-rf[rs2];</span></a>
<a name="297"><span class="lineNum">     297 </span>            :             end</a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_AND   : begin </span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :               n_rf[rd]=rf[rs1]&amp;rf[rs2];</span></a>
<a name="300"><span class="lineNum">     300 </span>            :             end</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_OR    : begin </span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :               n_rf[rd]=rf[rs1]|rf[rs2];</span></a>
<a name="303"><span class="lineNum">     303 </span>            :             end</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineCov">          4 :             `TINYRV2_INST_XOR   : begin </span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">          4 :               n_rf[rd]=rf[rs1]^rf[rs2];</span></a>
<a name="306"><span class="lineNum">     306 </span>            :             end</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SLT   : begin </span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :               n_rf[rd]={{31'b0},{$signed(rf[rs1]) &lt; $signed(rf[rs2])}};</span></a>
<a name="309"><span class="lineNum">     309 </span>            :             end</a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SLTU  :  begin </span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :               n_rf[rd]={{31'b0},{rf[rs1] &lt; rf[rs2]}};</span></a>
<a name="312"><span class="lineNum">     312 </span>            :             end</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">          1 :             `TINYRV2_INST_MUL   : begin </span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineCov">          1 :               n_rf[rd]=rf[rs1] * rf[rs2];</span></a>
<a name="315"><span class="lineNum">     315 </span>            :             end</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">        562 :             `TINYRV2_INST_ADDI  : begin </span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">        562 :               n_rf[rd]=$signed(rf[rs1]) + $signed(imm_i(inst));</span></a>
<a name="318"><span class="lineNum">     318 </span>            :             end</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_ANDI  : begin </span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :               n_rf[rd]=$signed(rf[rs1]) &amp; $signed(imm_i(inst));</span></a>
<a name="321"><span class="lineNum">     321 </span>            :             end</a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_ORI   : begin </span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :               n_rf[rd]=$signed(rf[rs1]) | $signed(imm_i(inst));</span></a>
<a name="324"><span class="lineNum">     324 </span>            :             end</a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">          2 :             `TINYRV2_INST_XORI  :  begin </span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">          2 :               n_rf[rd]=$signed(rf[rs1]) ^ $signed(imm_i(inst));</span></a>
<a name="327"><span class="lineNum">     327 </span>            :             end</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SLTI  : begin </span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :               n_rf[rd]={{31'b0},{$signed(rf[rs1]) &lt; $signed(imm_i(inst))}};</span></a>
<a name="330"><span class="lineNum">     330 </span>            :             end </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SLTIU : begin </span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :               n_rf[rd]={{31'b0},{(rf[rs1]) &lt; {{20{inst[31]}},{imm_i(inst)}}}};</span></a>
<a name="333"><span class="lineNum">     333 </span>            :             end</a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SRA   : begin</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt;&gt; rf[ rs2 ][4:0];</span></a>
<a name="336"><span class="lineNum">     336 </span>            :             end</a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SRL   : begin</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt; rf[ rs2 ][4:0];</span></a>
<a name="339"><span class="lineNum">     339 </span>            :             end</a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SLL   : begin</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &lt;&lt; rf[ rs2 ][4:0];</span></a>
<a name="342"><span class="lineNum">     342 </span>            :             end</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SRAI  : begin</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt;&gt; imm_shamt(inst);</span></a>
<a name="345"><span class="lineNum">     345 </span>            :             end</a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SRLI  : begin</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt; imm_shamt(inst);</span></a>
<a name="348"><span class="lineNum">     348 </span>            :             end</a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_SLLI  : begin</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &lt;&lt; imm_shamt(inst);</span></a>
<a name="351"><span class="lineNum">     351 </span>            :             end</a>
<a name="352"><span class="lineNum">     352 </span><span class="lineCov">          3 :             `TINYRV2_INST_LUI   : begin</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineCov">          3 :               n_rf[ rd ] = imm_u_sh12(inst)&lt;&lt;12;</span></a>
<a name="354"><span class="lineNum">     354 </span>            :             end</a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_AUIPC : begin</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :               n_rf[ rd ] = PC+(imm_u_sh12(inst)&lt;&lt;12);</span></a>
<a name="357"><span class="lineNum">     357 </span>            :             end</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">        402 :           `TINYRV2_INST_LW    : begin</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineCov">        402 :               dmem_reqstream_enq_msg_addr = $signed(rf[ rs1 ])+ $signed( imm_i(inst) );</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineCov">        402 :               dmem_reqstream_enq_msg_data =0;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineCov">        402 :               dmem_reqstream_enq_msg_type =`VC_MEM_REQ_MSG_TYPE_READ;</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineCov">        402 :               dmem_reqstream_enq_val=1;</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :             if(dmem_reqstream_enq_rdy&amp;&amp; dmem_reqstream_enq_val)begin</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineCov">        402 :               n_state=EWait;</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :             end else begin</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :               n_state=E;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :               n_PC=PC;</span></a>
<a name="368"><span class="lineNum">     368 </span>            :             end</a>
<a name="369"><span class="lineNum">     369 </span>            :           end</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">        203 :           `TINYRV2_INST_SW    : begin</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">        203 :                 dmem_reqstream_enq_msg_addr = $signed(rf[ rs1 ]) + $signed( imm_s(inst) );</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">        203 :                 dmem_reqstream_enq_msg_data =rf[ rs2 ];</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">        203 :                 dmem_reqstream_enq_msg_type =`VC_MEM_REQ_MSG_TYPE_WRITE;</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">        203 :                 dmem_reqstream_enq_val =1;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :             if(dmem_reqstream_enq_val&amp;&amp;dmem_reqstream_enq_rdy)begin</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">        203 :               n_state=EWait;</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :             end else begin</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :               n_state=E;</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :               n_PC=PC;</span></a>
<a name="380"><span class="lineNum">     380 </span>            :             end</a>
<a name="381"><span class="lineNum">     381 </span>            :           end</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">          4 :           `TINYRV2_INST_JAL   : begin</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">          4 :               n_rf[ rd ] = PC+4;</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">          4 :               n_PC = $signed(PC) +$signed(imm_j(inst));</span></a>
<a name="385"><span class="lineNum">     385 </span>            :             end</a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">          1 :             `TINYRV2_INST_JALR  : begin</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">          1 :               n_rf[ rd ] = PC+4;</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">          1 :               n_PC = ($signed(rf[rs1]) + $signed(imm_i(inst)))&amp; 32'hfffffffe;</span></a>
<a name="389"><span class="lineNum">     389 </span>            :             end</a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_BEQ   : begin</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :               if (rf[rs1]==rf[rs2]) n_PC=$signed(PC) +$signed(imm_b(inst));</span></a>
<a name="392"><span class="lineNum">     392 </span>            :             end</a>
<a name="393"><span class="lineNum">     393 </span><span class="lineCov">        125 :             `TINYRV2_INST_BNE   : begin</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineCov">          2 :               if (rf[rs1]!=rf[rs2]) begin</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineCov">        123 :                 n_PC= $signed(PC) +$signed(imm_b(inst));</span></a>
<a name="396"><span class="lineNum">     396 </span>            :               end </a>
<a name="397"><span class="lineNum">     397 </span>            :             end</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_BLT   : begin</span></a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :               if ($signed(rf[rs1]) &lt; $signed(rf[rs2])) n_PC=$signed(PC) +$signed(imm_b(inst));</span></a>
<a name="400"><span class="lineNum">     400 </span>            :             end</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_BGE   : begin</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :               if ($signed(rf[rs1]) &gt;= $signed(rf[rs2])) n_PC=$signed(PC) +$signed(imm_b(inst));</span></a>
<a name="403"><span class="lineNum">     403 </span>            :             end</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_BLTU  : begin</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :               if (rf[rs1] &lt; rf[rs2]) n_PC=$signed(PC) +$signed(imm_b(inst));</span></a>
<a name="406"><span class="lineNum">     406 </span>            :             end</a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :             `TINYRV2_INST_BGEU  :  begin</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :               if (rf[rs1] &gt;= rf[rs2]) n_PC=$signed(PC) +$signed(imm_b(inst));</span></a>
<a name="409"><span class="lineNum">     409 </span>            :             end</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">         20 :           default             : begin end</span></a>
<a name="411"><span class="lineNum">     411 </span>            :         endcase</a>
<a name="412"><span class="lineNum">     412 </span>            :       end</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :       else if (state == EWait)begin</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">       1211 :           n_state=Idle;</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">       1211 :           casez ( inst )</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineCov">        813 :           `TINYRV2_INST_LW    : begin</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineCov">        813 :             dmem_respstream_rdy =1;</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineCov">        402 :             if(dmem_respstream_rdy &amp;&amp; dmem_respstream_val) begin</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineCov">        402 :               n_state=Idle;</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineCov">        402 :               n_rf[ rd ] = dmem_respstream_msg.data;</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineCov">        411 :             end else  begin </span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">        411 :               n_state=EWait;</span></a>
<a name="423"><span class="lineNum">     423 </span>            :             end</a>
<a name="424"><span class="lineNum">     424 </span>            :           end</a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">        398 :           `TINYRV2_INST_SW    : begin</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">        398 :             dmem_respstream_rdy =1;</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">        195 :             if(dmem_respstream_rdy &amp;&amp;dmem_respstream_val) n_state=Idle;</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineCov">        195 :             else  begin</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineCov">        195 :               n_state=EWait;</span></a>
<a name="430"><span class="lineNum">     430 </span>            :             end</a>
<a name="431"><span class="lineNum">     431 </span>            :           end</a>
<a name="432"><span class="lineNum">     432 </span>            :           </a>
<a name="433"><span class="lineNum">     433 </span>            :           endcase</a>
<a name="434"><span class="lineNum">     434 </span>            :       end</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineCov">       4743 :       if(PC!=n_PC) begin </span></a>
<a name="437"><span class="lineNum">     437 </span>            :         </a>
<a name="438"><span class="lineNum">     438 </span><span class="lineCov">       4743 :         print_trace=0;</span></a>
<a name="439"><span class="lineNum">     439 </span>            :       end </a>
<a name="440"><span class="lineNum">     440 </span>            :   end</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            :   end</a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">       9401 :   always_ff @(posedge clk) begin</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">       9401 :       inst &lt;=n_inst;</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineCov">       9401 :       PC&lt;=n_PC;</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineCov">       9401 :       PC_prev&lt;=PC;</span></a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span><span class="lineCov">       1579 :       if(PC!=n_PC) begin </span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">       1579 :         PC_prev&lt;=n_PC;</span></a>
<a name="451"><span class="lineNum">     451 </span>            :       end </a>
<a name="452"><span class="lineNum">     452 </span><span class="lineCov">       9401 :       rf&lt;=n_rf;</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">       9401 :       rf[0]&lt;=0;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineCov">       9401 :       state &lt;=n_state;</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineCov">        169 :       if (reset) begin</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">        169 :           PC&lt;= 32'h200 ;</span></a>
<a name="457"><span class="lineNum">     457 </span>            :       end    </a>
<a name="458"><span class="lineNum">     458 </span>            :   end</a>
<a name="459"><span class="lineNum">     459 </span>            :   </a>
<a name="460"><span class="lineNum">     460 </span>            :   /* verilator lint_on WIDTH */</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span>            :   //----------------------------------------------------------------------</a>
<a name="464"><span class="lineNum">     464 </span>            :   // Line tracing</a>
<a name="465"><span class="lineNum">     465 </span>            :   //----------------------------------------------------------------------</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            :   `ifndef SYNTHESIS</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            :   lab2_proc_tinyrv2_encoding_InstTasks tinyrv2();</a>
<a name="470"><span class="lineNum">     470 </span>            :   logic [`VC_TRACE_NBITS-1:0] temp;</a>
<a name="471"><span class="lineNum">     471 </span>            :   </a>
<a name="472"><span class="lineNum">     472 </span>            :   logic [`VC_TRACE_NBITS-1:0] str;</a>
<a name="473"><span class="lineNum">     473 </span>            :   `VC_TRACE_BEGIN</a>
<a name="474"><span class="lineNum">     474 </span>            :   begin</a>
<a name="475"><span class="lineNum">     475 </span>            :       $sformat(temp,&quot;%x&quot;,mngr2proc_msg);</a>
<a name="476"><span class="lineNum">     476 </span>            :       vc_trace.append_val_rdy_str( trace_str, mngr2proc_val, mngr2proc_rdy, temp );</a>
<a name="477"><span class="lineNum">     477 </span>            :       vc_trace.append_str( trace_str, &quot;&gt;&quot; );</a>
<a name="478"><span class="lineNum">     478 </span>            :       if(print_trace) begin</a>
<a name="479"><span class="lineNum">     479 </span>            :         vc_trace.append_str(trace_str,&quot;.&quot;);</a>
<a name="480"><span class="lineNum">     480 </span>            :         vc_trace.append_chars( trace_str, &quot; &quot;, 31 );</a>
<a name="481"><span class="lineNum">     481 </span>            :       end</a>
<a name="482"><span class="lineNum">     482 </span>            :       else begin</a>
<a name="483"><span class="lineNum">     483 </span>            :         $sformat( str, &quot;%x-&quot;,  PC_prev);</a>
<a name="484"><span class="lineNum">     484 </span>            :         vc_trace.append_str(trace_str,str);</a>
<a name="485"><span class="lineNum">     485 </span>            :         vc_trace.append_str( trace_str, { 3896'b0, tinyrv2.disasm( n_inst ) } );</a>
<a name="486"><span class="lineNum">     486 </span>            :       end</a>
<a name="487"><span class="lineNum">     487 </span>            :     </a>
<a name="488"><span class="lineNum">     488 </span>            :       vc_trace.append_str( trace_str, &quot;&gt;&quot; );</a>
<a name="489"><span class="lineNum">     489 </span>            :       $sformat(temp,&quot;%x&quot;,proc2mngr_enq_msg);</a>
<a name="490"><span class="lineNum">     490 </span>            :       vc_trace.append_val_rdy_str( trace_str, proc2mngr_enq_val, proc2mngr_enq_rdy, temp);</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span>            :   end</a>
<a name="493"><span class="lineNum">     493 </span>            :   `VC_TRACE_END</a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            :   // These trace modules are useful because they breakout all the</a>
<a name="496"><span class="lineNum">     496 </span>            :   // individual fields so you can see them in gtkwave</a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span>            :   vc_MemReqMsg4BTrace imem_reqstream_trace</a>
<a name="499"><span class="lineNum">     499 </span>            :   (</a>
<a name="500"><span class="lineNum">     500 </span>            :     .clk   (clk),</a>
<a name="501"><span class="lineNum">     501 </span>            :     .reset (reset),</a>
<a name="502"><span class="lineNum">     502 </span>            :     .val   (imem_reqstream_val),</a>
<a name="503"><span class="lineNum">     503 </span>            :     .rdy   (imem_reqstream_rdy),</a>
<a name="504"><span class="lineNum">     504 </span>            :     .msg   (imem_reqstream_msg)</a>
<a name="505"><span class="lineNum">     505 </span>            :   );</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            :   vc_MemReqMsg4BTrace dmem_reqstream_trace</a>
<a name="508"><span class="lineNum">     508 </span>            :   (</a>
<a name="509"><span class="lineNum">     509 </span>            :     .clk   (clk),</a>
<a name="510"><span class="lineNum">     510 </span>            :     .reset (reset),</a>
<a name="511"><span class="lineNum">     511 </span>            :     .val   (dmem_reqstream_val),</a>
<a name="512"><span class="lineNum">     512 </span>            :     .rdy   (dmem_reqstream_rdy),</a>
<a name="513"><span class="lineNum">     513 </span>            :     .msg   (dmem_reqstream_msg)</a>
<a name="514"><span class="lineNum">     514 </span>            :   );</a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span>            :   vc_MemRespMsg4BTrace imem_respstream_trace</a>
<a name="517"><span class="lineNum">     517 </span>            :   (</a>
<a name="518"><span class="lineNum">     518 </span>            :     .clk   (clk),</a>
<a name="519"><span class="lineNum">     519 </span>            :     .reset (reset),</a>
<a name="520"><span class="lineNum">     520 </span>            :     .val   (imem_respstream_val),</a>
<a name="521"><span class="lineNum">     521 </span>            :     .rdy   (imem_respstream_rdy),</a>
<a name="522"><span class="lineNum">     522 </span>            :     .msg   (imem_respstream_msg)</a>
<a name="523"><span class="lineNum">     523 </span>            :   );</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span>            :   vc_MemRespMsg4BTrace dmem_respstream_trace</a>
<a name="526"><span class="lineNum">     526 </span>            :   (</a>
<a name="527"><span class="lineNum">     527 </span>            :     .clk   (clk),</a>
<a name="528"><span class="lineNum">     528 </span>            :     .reset (reset),</a>
<a name="529"><span class="lineNum">     529 </span>            :     .val   (dmem_respstream_val),</a>
<a name="530"><span class="lineNum">     530 </span>            :     .rdy   (dmem_respstream_rdy),</a>
<a name="531"><span class="lineNum">     531 </span>            :     .msg   (dmem_respstream_msg)</a>
<a name="532"><span class="lineNum">     532 </span>            :   );</a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span>            :   `endif</a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span>            : endmodule</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            : `endif /* LAB2_PROC_PROC_BASE_V */</a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
