[SNIPER] Running ['/home/kleber.kruger/donuts/sniper/record-trace', '-o', '/tmp/tmpml3eKc/run_benchmarks', '-v', '--roi', '-e', '1', '-s', '0', '-r', '1', '--follow', '--routine-tracing', '--', './fft', '-p', '1']
[SNIPER] Start
[SNIPER] Running ['bash', '-c', '/home/kleber.kruger/donuts/sniper/lib/sniper -c /home/kleber.kruger/donuts/sniper/config/base.cfg --general/total_cores=1 --general/output_dir=/home/kleber.kruger/donuts/sniper/test/fft/store --config=/home/kleber.kruger/donuts/sniper/config/paper-base.cfg --config=/home/kleber.kruger/donuts/sniper/config/paper-picl.cfg --config=/home/kleber.kruger/donuts/sniper/config/donuts.cfg --config=/home/kleber.kruger/donuts/sniper/config/donuts-test.cfg -g --general/magic=true -g --traceinput/stop_with_first_app=true -g --traceinput/restart_apps=false -g --traceinput/stop_with_first_app=false -g --traceinput/enabled=true -g --traceinput/emulate_syscalls=true -g --traceinput/num_apps=1 -g --traceinput/trace_prefix=/tmp/tmpml3eKc/run_benchmarks']
LOGGING TYPE 2
[RECORD-TRACE] Using the Pin frontend (sift/recorder)
[SIFT_RECORDER] Running /home/kleber.kruger/donuts/sniper/pin_kit/pin -mt -injection child -xyzzy -ifeellucky -follow_execv 1  -t /home/kleber.kruger/donuts/sniper/sift/recorder/obj-intel64/sift_recorder -verbose 1 -debug 0 -roi 1 -roi-mpi 0 -f 0 -d 0 -b 0 -o /tmp/tmpml3eKc/run_benchmarks -e 1 -s 0 -r 1 -pa 0 -rtntrace 1 -stop 0    -- ./fft -p 1
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using SIFT/trace-driven frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
flushWriteBuffer | now: 121958
flushWriteBuffer | empty!
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
ENDING EPOCH [1]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (83.59%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   1 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
   2 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
   3 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
   4 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
   5 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [S 0] [  0] 
   6 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   7 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   8 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
   9 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  10 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
  11 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
  12 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
  13 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
  14 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  15 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
============================================================
scanning set 3: 100.0%
scanning set 1: 87.5%
scanning set 2: 87.5%
scanning set 4: 87.5%
scanning set 8: 87.5%
scanning set 9: 87.5%
scanning set 12: 87.5%
scanning set 13: 87.5%
scanning set 14: 87.5%
scanning set 15: 87.5%
scanning set 0: 75.0%
scanning set 5: 75.0%
scanning set 6: 75.0%
scanning set 7: 75.0%
scanning set 10: 75.0%
scanning set 11: 75.0%
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
EPOCH [1] PERSISTED.
STARTING [2]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   1 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
   2 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
   3 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
   4 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
   5 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] [  0] 
   6 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   7 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   8 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
   9 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  10 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
  11 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
  12 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
  13 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
  14 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  15 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 45) = 650
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (630 + 0) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (635 + 0) = 635
LOG AND STORE | dram_latency + log_latency = total_latency: (640 + 0) = 640
LOG AND STORE | dram_latency + log_latency = total_latency: (645 + 0) = 645
LOG AND STORE | dram_latency + log_latency = total_latency: (650 + 0) = 650
LOG AND STORE | dram_latency + log_latency = total_latency: (655 + 0) = 655
LOG AND STORE | dram_latency + log_latency = total_latency: (660 + 0) = 660
LOG AND STORE | dram_latency + log_latency = total_latency: (665 + 0) = 665
LOG AND STORE | dram_latency + log_latency = total_latency: (670 + 0) = 670
LOG AND STORE | dram_latency + log_latency = total_latency: (675 + 0) = 675
LOG AND STORE | dram_latency + log_latency = total_latency: (680 + 0) = 680
LOG AND STORE | dram_latency + log_latency = total_latency: (685 + 45) = 730
LOG AND STORE | dram_latency + log_latency = total_latency: (690 + 0) = 690
LOG AND STORE | dram_latency + log_latency = total_latency: (695 + 0) = 695
LOG AND STORE | dram_latency + log_latency = total_latency: (700 + 0) = 700
LOG AND STORE | dram_latency + log_latency = total_latency: (705 + 0) = 705
LOG AND STORE | dram_latency + log_latency = total_latency: (710 + 0) = 710
LOG AND STORE | dram_latency + log_latency = total_latency: (715 + 0) = 715
LOG AND STORE | dram_latency + log_latency = total_latency: (720 + 0) = 720
LOG AND STORE | dram_latency + log_latency = total_latency: (725 + 0) = 725
LOG AND STORE | dram_latency + log_latency = total_latency: (730 + 0) = 730
LOG AND STORE | dram_latency + log_latency = total_latency: (735 + 0) = 735
LOG AND STORE | dram_latency + log_latency = total_latency: (740 + 0) = 740
LOG AND STORE | dram_latency + log_latency = total_latency: (745 + 0) = 745
LOG AND STORE | dram_latency + log_latency = total_latency: (750 + 0) = 750
LOG AND STORE | dram_latency + log_latency = total_latency: (755 + 0) = 755
LOG AND STORE | dram_latency + log_latency = total_latency: (760 + 0) = 760
LOG AND STORE | dram_latency + log_latency = total_latency: (765 + 45) = 810
LOG AND STORE | dram_latency + log_latency = total_latency: (770 + 0) = 770
LOG AND STORE | dram_latency + log_latency = total_latency: (775 + 0) = 775
LOG AND STORE | dram_latency + log_latency = total_latency: (780 + 0) = 780
LOG AND STORE | dram_latency + log_latency = total_latency: (785 + 0) = 785
LOG AND STORE | dram_latency + log_latency = total_latency: (790 + 0) = 790
LOG AND STORE | dram_latency + log_latency = total_latency: (795 + 0) = 795
LOG AND STORE | dram_latency + log_latency = total_latency: (800 + 0) = 800
LOG AND STORE | dram_latency + log_latency = total_latency: (805 + 0) = 805
LOG AND STORE | dram_latency + log_latency = total_latency: (810 + 0) = 810
LOG AND STORE | dram_latency + log_latency = total_latency: (815 + 0) = 815
LOG AND STORE | dram_latency + log_latency = total_latency: (820 + 0) = 820
LOG AND STORE | dram_latency + log_latency = total_latency: (825 + 0) = 825
LOG AND STORE | dram_latency + log_latency = total_latency: (830 + 0) = 830
LOG AND STORE | dram_latency + log_latency = total_latency: (835 + 0) = 835
LOG AND STORE | dram_latency + log_latency = total_latency: (840 + 0) = 840
LOG AND STORE | dram_latency + log_latency = total_latency: (845 + 45) = 890
LOG AND STORE | dram_latency + log_latency = total_latency: (850 + 0) = 850
LOG AND STORE | dram_latency + log_latency = total_latency: (855 + 0) = 855
LOG AND STORE | dram_latency + log_latency = total_latency: (860 + 0) = 860
LOG AND STORE | dram_latency + log_latency = total_latency: (865 + 0) = 865
LOG AND STORE | dram_latency + log_latency = total_latency: (870 + 0) = 870
LOG AND STORE | dram_latency + log_latency = total_latency: (875 + 0) = 875
LOG AND STORE | dram_latency + log_latency = total_latency: (880 + 0) = 880
LOG AND STORE | dram_latency + log_latency = total_latency: (885 + 0) = 885
LOG AND STORE | dram_latency + log_latency = total_latency: (890 + 0) = 890
LOG AND STORE | dram_latency + log_latency = total_latency: (895 + 0) = 895
LOG AND STORE | dram_latency + log_latency = total_latency: (900 + 0) = 900
LOG | (2) latency = 530
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
ENDING EPOCH [2]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 2] [S 0] [M 2] [S 0] [M 2] [S 1] [M 2] [S 0] 
   1 [S 0] [M 2] [M 2] [S 0] [M 2] [M 2] [S 1] [S 0] 
   2 [S 0] [S 0] [S 0] [M 2] [M 2] [S 0] [M 2] [S 1] 
   3 [M 2] [M 2] [M 2] [S 0] [M 2] [S 1] [S 1] [S 1] 
   4 [M 2] [M 2] [S 0] [M 2] [S 1] [S 1] [S 1] [M 2] 
   5 [M 2] [M 2] [M 2] [S 1] [S 1] [S 1] [M 2] [S 0] 
   6 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] 
   7 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] 
   8 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] 
   9 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
  10 [S 0] [S 0] [M 2] [S 1] [S 1] [S 1] [S 0] [M 2] 
  11 [S 0] [M 2] [S 0] [S 0] [M 2] [S 1] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 2] [S 0] [S 1] [S 1] [S 1] 
  13 [S 0] [S 0] [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] 
  14 [S 0] [S 0] [M 2] [S 0] [M 2] [S 1] [S 1] [S 0] 
  15 [M 2] [S 0] [M 2] [S 1] [S 1] [S 1] [S 1] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 4: 50.0%
scanning set 5: 50.0%
scanning set 2: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
scanning set 8: 12.5%
scanning set 9: 12.5%
scanning set 12: 12.5%
scanning set 13: 12.5%
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
EPOCH [2] PERSISTED.
STARTING [3]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 2] [S 0] [S 2] [S 0] [S 2] [S 1] [S 2] [S 0] 
   1 [S 0] [S 2] [S 2] [S 0] [S 2] [S 2] [S 1] [S 0] 
   2 [S 0] [S 0] [S 0] [S 2] [S 2] [S 0] [S 2] [S 1] 
   3 [S 2] [S 2] [S 2] [S 0] [S 2] [S 1] [S 1] [S 1] 
   4 [S 2] [S 2] [S 0] [S 2] [S 1] [S 1] [S 1] [S 2] 
   5 [S 2] [S 2] [S 2] [S 1] [S 1] [S 1] [S 2] [S 0] 
   6 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] 
   7 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] 
   8 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] 
   9 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
  10 [S 0] [S 0] [S 2] [S 1] [S 1] [S 1] [S 0] [S 2] 
  11 [S 0] [S 2] [S 0] [S 0] [S 2] [S 1] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 2] [S 0] [S 1] [S 1] [S 1] 
  13 [S 0] [S 0] [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] 
  14 [S 0] [S 0] [S 2] [S 0] [S 2] [S 1] [S 1] [S 0] 
  15 [S 2] [S 0] [S 2] [S 1] [S 1] [S 1] [S 1] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 45) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
ENDING EPOCH [3]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (31.25%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 3] [S 0] [S 2] [S 0] [S 2] [S 0] [M 3] [S 0] 
   1 [S 0] [M 3] [M 3] [S 0] [S 2] [S 2] [S 0] [S 0] 
   2 [S 0] [M 3] [S 0] [S 0] [M 3] [S 0] [M 3] [S 0] 
   3 [M 3] [M 3] [S 2] [S 0] [M 3] [S 0] [M 3] [S 0] 
   4 [M 3] [S 2] [S 0] [S 2] [S 0] [M 3] [M 3] [S 0] 
   5 [S 2] [S 2] [S 2] [S 0] [M 3] [S 0] [M 3] [S 0] 
   6 [S 2] [S 0] [S 0] [S 0] [M 3] [M 3] [S 2] [S 2] 
   7 [S 2] [S 0] [S 0] [M 3] [M 3] [S 0] [S 2] [S 2] 
   8 [S 0] [M 3] [S 0] [S 0] [M 3] [M 3] [S 1] [S 2] 
   9 [S 2] [S 0] [S 0] [M 3] [S 0] [M 3] [M 3] [S 0] 
  10 [S 0] [S 0] [S 2] [S 0] [M 3] [S 0] [S 0] [M 3] 
  11 [M 3] [S 2] [S 0] [S 0] [S 2] [S 0] [M 3] [S 0] 
  12 [S 0] [S 0] [M 3] [M 3] [S 0] [S 0] [M 3] [S 0] 
  13 [S 0] [S 0] [M 3] [S 0] [S 0] [M 3] [M 3] [S 0] 
  14 [S 0] [M 3] [S 0] [S 0] [S 2] [M 3] [S 0] [S 0] 
  15 [S 2] [S 0] [S 2] [M 3] [M 3] [S 0] [S 0] [S 0] 
============================================================
scanning set 3: 50.0%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
EPOCH [3] PERSISTED.
STARTING [4]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 3] [S 0] [S 2] [S 0] [S 2] [S 0] [S 3] [S 0] 
   1 [S 0] [S 3] [S 3] [S 0] [S 2] [S 2] [S 0] [S 0] 
   2 [S 0] [S 3] [S 0] [S 0] [S 3] [S 0] [S 3] [S 0] 
   3 [S 3] [S 3] [S 2] [S 0] [S 3] [S 0] [S 3] [S 0] 
   4 [S 3] [S 2] [S 0] [S 2] [S 0] [S 3] [S 3] [S 0] 
   5 [S 2] [S 2] [S 2] [S 0] [S 3] [S 0] [S 3] [S 0] 
   6 [S 2] [S 0] [S 0] [S 0] [S 3] [S 3] [S 2] [S 2] 
   7 [S 2] [S 0] [S 0] [S 3] [S 3] [S 0] [S 2] [S 2] 
   8 [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [S 1] [S 2] 
   9 [S 2] [S 0] [S 0] [S 3] [S 0] [S 3] [S 3] [S 0] 
  10 [S 0] [S 0] [S 2] [S 0] [S 3] [S 0] [S 0] [S 3] 
  11 [S 3] [S 2] [S 0] [S 0] [S 2] [S 0] [S 3] [S 0] 
  12 [S 0] [S 0] [S 3] [S 3] [S 0] [S 0] [S 3] [S 0] 
  13 [S 0] [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [S 0] 
  14 [S 0] [S 3] [S 0] [S 0] [S 2] [S 3] [S 0] [S 0] 
  15 [S 2] [S 0] [S 2] [S 3] [S 3] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
ENDING EPOCH [4]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 3] [S 0] [M 4] [S 0] [M 4] [S 0] [S 3] [S 0] 
   1 [S 0] [S 3] [S 3] [S 0] [M 4] [M 4] [S 0] [S 0] 
   2 [S 0] [M 4] [S 0] [S 0] [M 4] [S 0] [S 3] [S 0] 
   3 [M 4] [S 3] [M 4] [S 0] [M 4] [S 0] [M 4] [S 0] 
   4 [M 4] [M 4] [S 0] [M 4] [S 0] [M 4] [S 3] [S 0] 
   5 [S 0] [M 4] [M 4] [S 0] [S 3] [S 0] [S 3] [M 4] 
   6 [S 2] [S 0] [S 0] [S 0] [S 3] [S 3] [M 4] [M 4] 
   7 [S 2] [S 0] [S 0] [S 3] [S 3] [S 0] [M 4] [M 4] 
   8 [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [M 4] [M 4] 
   9 [M 4] [S 0] [S 0] [S 3] [S 0] [S 3] [S 3] [M 4] 
  10 [M 4] [S 0] [S 0] [S 0] [M 4] [S 0] [S 0] [M 4] 
  11 [M 4] [S 0] [M 4] [S 0] [S 0] [M 4] [S 0] [S 0] 
  12 [S 0] [S 0] [M 4] [S 0] [S 0] [S 0] [M 4] [S 0] 
  13 [S 0] [S 0] [S 3] [M 4] [M 4] [S 0] [S 0] [S 0] 
  14 [S 0] [M 4] [S 0] [S 0] [M 4] [M 4] [S 0] [S 0] 
  15 [M 4] [S 0] [M 4] [M 4] [S 3] [S 0] [S 0] [S 0] 
============================================================
scanning set 3: 50.0%
scanning set 4: 50.0%
scanning set 5: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 2: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
EPOCH [4] PERSISTED.
STARTING [5]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 3] [S 0] [S 4] [S 0] [S 4] [S 0] [S 3] [S 0] 
   1 [S 0] [S 3] [S 3] [S 0] [S 4] [S 4] [S 0] [S 0] 
   2 [S 0] [S 4] [S 0] [S 0] [S 4] [S 0] [S 3] [S 0] 
   3 [S 4] [S 3] [S 4] [S 0] [S 4] [S 0] [S 4] [S 0] 
   4 [S 4] [S 4] [S 0] [S 4] [S 0] [S 4] [S 3] [S 0] 
   5 [S 0] [S 4] [S 4] [S 0] [S 3] [S 0] [S 3] [S 4] 
   6 [S 2] [S 0] [S 0] [S 0] [S 3] [S 3] [S 4] [S 4] 
   7 [S 2] [S 0] [S 0] [S 3] [S 3] [S 0] [S 4] [S 4] 
   8 [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [S 4] [S 4] 
   9 [S 4] [S 0] [S 0] [S 3] [S 0] [S 3] [S 3] [S 4] 
  10 [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] [S 0] [S 4] 
  11 [S 4] [S 0] [S 4] [S 0] [S 0] [S 4] [S 0] [S 0] 
  12 [S 0] [S 0] [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] 
  13 [S 0] [S 0] [S 3] [S 4] [S 4] [S 0] [S 0] [S 0] 
  14 [S 0] [S 4] [S 0] [S 0] [S 4] [S 4] [S 0] [S 0] 
  15 [S 4] [S 0] [S 4] [S 4] [S 3] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 45) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
ENDING EPOCH [5]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.94%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 5] [S 0] [M 5] [S 0] [S 4] [S 0] [M 5] [S 0] 
   1 [S 0] [M 5] [M 5] [S 0] [M 5] [S 4] [S 0] [S 0] 
   2 [S 0] [M 5] [S 0] [S 0] [S 4] [S 0] [M 5] [S 0] 
   3 [M 5] [M 5] [M 5] [S 0] [S 4] [S 0] [S 4] [S 0] 
   4 [M 5] [M 5] [S 0] [M 5] [S 0] [S 4] [M 5] [S 0] 
   5 [S 0] [S 4] [S 4] [S 0] [M 5] [M 5] [S 0] [M 5] 
   6 [M 5] [S 0] [S 0] [M 5] [M 5] [M 5] [S 4] [S 4] 
   7 [M 5] [S 0] [S 0] [M 5] [M 5] [M 5] [S 4] [S 4] 
   8 [S 0] [M 5] [S 0] [M 5] [S 0] [M 5] [S 4] [S 4] 
   9 [S 4] [S 0] [M 5] [M 5] [S 0] [M 5] [S 3] [S 4] 
  10 [M 5] [S 0] [S 0] [S 0] [M 5] [S 0] [S 0] [S 4] 
  11 [S 4] [M 5] [S 0] [S 0] [M 5] [S 4] [S 0] [S 0] 
  12 [S 0] [S 0] [M 5] [M 5] [S 0] [S 0] [M 5] [S 0] 
  13 [S 0] [S 0] [M 5] [M 5] [M 5] [S 0] [S 0] [S 0] 
  14 [S 0] [S 4] [S 0] [M 5] [S 0] [S 0] [M 5] [S 0] 
  15 [S 4] [S 0] [S 4] [S 4] [M 5] [M 5] [S 0] [S 0] 
============================================================
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 7: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 2: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
EPOCH [5] PERSISTED.
STARTING [6]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 5] [S 0] [S 5] [S 0] [S 4] [S 0] [S 5] [S 0] 
   1 [S 0] [S 5] [S 5] [S 0] [S 5] [S 4] [S 0] [S 0] 
   2 [S 0] [S 5] [S 0] [S 0] [S 4] [S 0] [S 5] [S 0] 
   3 [S 5] [S 5] [S 5] [S 0] [S 4] [S 0] [S 4] [S 0] 
   4 [S 5] [S 5] [S 0] [S 5] [S 0] [S 4] [S 5] [S 0] 
   5 [S 0] [S 4] [S 4] [S 0] [S 5] [S 5] [S 0] [S 5] 
   6 [S 5] [S 0] [S 0] [S 5] [S 5] [S 5] [S 4] [S 4] 
   7 [S 5] [S 0] [S 0] [S 5] [S 5] [S 5] [S 4] [S 4] 
   8 [S 0] [S 5] [S 0] [S 5] [S 0] [S 5] [S 4] [S 4] 
   9 [S 4] [S 0] [S 5] [S 5] [S 0] [S 5] [S 3] [S 4] 
  10 [S 5] [S 0] [S 0] [S 0] [S 5] [S 0] [S 0] [S 4] 
  11 [S 4] [S 5] [S 0] [S 0] [S 5] [S 4] [S 0] [S 0] 
  12 [S 0] [S 0] [S 5] [S 5] [S 0] [S 0] [S 5] [S 0] 
  13 [S 0] [S 0] [S 5] [S 5] [S 5] [S 0] [S 0] [S 0] 
  14 [S 0] [S 4] [S 0] [S 5] [S 0] [S 0] [S 5] [S 0] 
  15 [S 4] [S 0] [S 4] [S 4] [S 5] [S 5] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 45) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
ENDING EPOCH [6]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (34.38%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 5] [S 0] [S 5] [S 0] [M 6] [S 0] [M 6] [S 0] 
   1 [S 0] [M 6] [S 5] [S 0] [S 5] [M 6] [S 0] [S 0] 
   2 [S 0] [M 6] [S 0] [S 0] [M 6] [S 0] [M 6] [S 0] 
   3 [M 6] [S 5] [M 6] [S 0] [M 6] [S 0] [M 6] [S 0] 
   4 [M 6] [S 5] [S 0] [S 5] [S 0] [M 6] [M 6] [S 0] 
   5 [S 0] [M 6] [M 6] [S 0] [S 5] [S 5] [S 0] [S 5] 
   6 [S 5] [M 6] [S 0] [S 5] [S 5] [S 5] [M 6] [S 0] 
   7 [M 6] [S 0] [S 0] [S 5] [S 5] [S 5] [M 6] [S 0] 
   8 [M 6] [S 0] [M 6] [S 5] [S 0] [S 5] [S 0] [M 6] 
   9 [M 6] [S 0] [M 6] [S 0] [M 6] [S 5] [M 6] [S 0] 
  10 [M 6] [S 0] [S 0] [S 0] [M 6] [S 0] [S 0] [M 6] 
  11 [M 6] [S 0] [M 6] [S 0] [S 5] [M 6] [S 0] [S 0] 
  12 [S 0] [S 0] [M 6] [M 6] [S 0] [S 0] [M 6] [S 0] 
  13 [S 0] [S 0] [M 6] [M 6] [S 5] [S 0] [S 0] [S 0] 
  14 [S 0] [M 6] [S 0] [S 0] [M 6] [S 0] [M 6] [S 0] 
  15 [S 0] [S 0] [M 6] [M 6] [S 0] [S 5] [S 0] [M 6] 
============================================================
scanning set 3: 50.0%
scanning set 9: 50.0%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 13: 25.0%
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
EPOCH [6] PERSISTED.
STARTING [7]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 5] [S 0] [S 5] [S 0] [S 6] [S 0] [S 6] [S 0] 
   1 [S 0] [S 6] [S 5] [S 0] [S 5] [S 6] [S 0] [S 0] 
   2 [S 0] [S 6] [S 0] [S 0] [S 6] [S 0] [S 6] [S 0] 
   3 [S 6] [S 5] [S 6] [S 0] [S 6] [S 0] [S 6] [S 0] 
   4 [S 6] [S 5] [S 0] [S 5] [S 0] [S 6] [S 6] [S 0] 
   5 [S 0] [S 6] [S 6] [S 0] [S 5] [S 5] [S 0] [S 5] 
   6 [S 5] [S 6] [S 0] [S 5] [S 5] [S 5] [S 6] [S 0] 
   7 [S 6] [S 0] [S 0] [S 5] [S 5] [S 5] [S 6] [S 0] 
   8 [S 6] [S 0] [S 6] [S 5] [S 0] [S 5] [S 0] [S 6] 
   9 [S 6] [S 0] [S 6] [S 0] [S 6] [S 5] [S 6] [S 0] 
  10 [S 6] [S 0] [S 0] [S 0] [S 6] [S 0] [S 0] [S 6] 
  11 [S 6] [S 0] [S 6] [S 0] [S 5] [S 6] [S 0] [S 0] 
  12 [S 0] [S 0] [S 6] [S 6] [S 0] [S 0] [S 6] [S 0] 
  13 [S 0] [S 0] [S 6] [S 6] [S 5] [S 0] [S 0] [S 0] 
  14 [S 0] [S 6] [S 0] [S 0] [S 6] [S 0] [S 6] [S 0] 
  15 [S 0] [S 0] [S 6] [S 6] [S 0] [S 5] [S 0] [S 6] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG | (7) latency = 194
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
flushWriteBuffer | now: 307722
flushWriteBuffer | empty!
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
ENDING EPOCH [7]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 7] [S 0] [M 7] [S 0] [M 7] [S 0] [S 6] [S 0] 
   1 [S 0] [S 6] [M 7] [S 0] [M 7] [M 7] [S 0] [S 0] 
   2 [S 0] [M 7] [S 0] [M 7] [S 0] [S 0] [M 7] [S 0] 
   3 [M 7] [M 7] [S 6] [S 0] [M 7] [S 0] [M 7] [S 0] 
   4 [M 7] [M 7] [S 0] [M 7] [S 0] [S 6] [M 7] [S 0] 
   5 [S 0] [S 6] [S 6] [S 0] [M 7] [M 7] [S 0] [M 7] 
   6 [M 7] [S 6] [S 0] [M 7] [S 0] [S 5] [S 6] [S 0] 
   7 [S 6] [S 0] [S 0] [M 7] [M 7] [S 5] [S 6] [S 0] 
   8 [S 6] [S 0] [S 6] [M 7] [S 0] [M 7] [S 0] [S 6] 
   9 [S 6] [S 0] [S 0] [S 0] [S 6] [M 7] [M 7] [S 0] 
  10 [M 7] [S 0] [S 0] [S 0] [M 7] [S 0] [S 0] [M 7] 
  11 [M 7] [S 0] [S 6] [M 7] [S 0] [M 7] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 6] [S 0] [M 7] [M 7] [S 0] 
  13 [S 0] [S 0] [M 7] [M 7] [M 7] [S 0] [S 0] [S 0] 
  14 [S 0] [M 7] [S 0] [S 0] [M 7] [S 0] [M 7] [S 0] 
  15 [S 0] [S 0] [M 7] [S 6] [S 0] [M 7] [S 0] [M 7] 
============================================================
scanning set 3: 50.0%
scanning set 4: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 5: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
EPOCH [7] PERSISTED.
STARTING [8]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 7] [S 0] [S 7] [S 0] [S 7] [S 0] [S 6] [S 0] 
   1 [S 0] [S 6] [S 7] [S 0] [S 7] [S 7] [S 0] [S 0] 
   2 [S 0] [S 7] [S 0] [S 7] [S 0] [S 0] [S 7] [S 0] 
   3 [S 7] [S 7] [S 6] [S 0] [S 7] [S 0] [S 7] [S 0] 
   4 [S 7] [S 7] [S 0] [S 7] [S 0] [S 6] [S 7] [S 0] 
   5 [S 0] [S 6] [S 6] [S 0] [S 7] [S 7] [S 0] [S 7] 
   6 [S 7] [S 6] [S 0] [S 7] [S 0] [S 5] [S 6] [S 0] 
   7 [S 6] [S 0] [S 0] [S 7] [S 7] [S 5] [S 6] [S 0] 
   8 [S 6] [S 0] [S 6] [S 7] [S 0] [S 7] [S 0] [S 6] 
   9 [S 6] [S 0] [S 0] [S 0] [S 6] [S 7] [S 7] [S 0] 
  10 [S 7] [S 0] [S 0] [S 0] [S 7] [S 0] [S 0] [S 7] 
  11 [S 7] [S 0] [S 6] [S 7] [S 0] [S 7] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 6] [S 0] [S 7] [S 7] [S 0] 
  13 [S 0] [S 0] [S 7] [S 7] [S 7] [S 0] [S 0] [S 0] 
  14 [S 0] [S 7] [S 0] [S 0] [S 7] [S 0] [S 7] [S 0] 
  15 [S 0] [S 0] [S 7] [S 6] [S 0] [S 7] [S 0] [S 7] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
flushWriteBuffer | now: 336800
flushWriteBuffer | empty!
flushWriteBuffer | now: 337800
flushWriteBuffer | empty!
flushWriteBuffer | now: 338800
flushWriteBuffer | empty!
flushWriteBuffer | now: 339800
flushWriteBuffer | empty!
flushWriteBuffer | now: 340800
flushWriteBuffer | empty!
flushWriteBuffer | now: 341800
flushWriteBuffer | empty!
flushWriteBuffer | now: 342800
flushWriteBuffer | empty!
flushWriteBuffer | now: 343800
flushWriteBuffer | empty!
flushWriteBuffer | now: 344800
flushWriteBuffer | empty!
flushWriteBuffer | now: 345800
flushWriteBuffer | empty!
flushWriteBuffer | now: 346800
flushWriteBuffer | empty!
flushWriteBuffer | now: 347800
flushWriteBuffer | empty!
flushWriteBuffer | now: 348800
flushWriteBuffer | empty!
flushWriteBuffer | now: 349800
flushWriteBuffer | empty!
flushWriteBuffer | now: 350800
flushWriteBuffer | empty!
flushWriteBuffer | now: 351800
flushWriteBuffer | empty!
flushWriteBuffer | now: 352800
flushWriteBuffer | empty!
flushWriteBuffer | now: 353800
flushWriteBuffer | empty!
flushWriteBuffer | now: 354800
flushWriteBuffer | empty!
flushWriteBuffer | now: 355800
flushWriteBuffer | empty!
flushWriteBuffer | now: 356800
flushWriteBuffer | empty!
flushWriteBuffer | now: 357800
flushWriteBuffer | empty!
flushWriteBuffer | now: 358800
flushWriteBuffer | empty!
flushWriteBuffer | now: 359800
flushWriteBuffer | empty!
flushWriteBuffer | now: 360800
flushWriteBuffer | empty!
flushWriteBuffer | now: 361800
flushWriteBuffer | empty!
flushWriteBuffer | now: 362800
flushWriteBuffer | empty!
flushWriteBuffer | now: 363800
flushWriteBuffer | empty!
flushWriteBuffer | now: 364800
flushWriteBuffer | empty!
flushWriteBuffer | now: 365800
flushWriteBuffer | empty!
flushWriteBuffer | now: 366800
flushWriteBuffer | empty!
flushWriteBuffer | now: 367800
flushWriteBuffer | empty!
flushWriteBuffer | now: 368800
flushWriteBuffer | empty!
flushWriteBuffer | now: 369800
flushWriteBuffer | empty!
flushWriteBuffer | now: 370800
flushWriteBuffer | empty!
flushWriteBuffer | now: 371800
flushWriteBuffer | empty!
flushWriteBuffer | now: 372800
flushWriteBuffer | empty!
flushWriteBuffer | now: 373800
flushWriteBuffer | empty!
flushWriteBuffer | now: 374800
flushWriteBuffer | empty!
flushWriteBuffer | now: 375800
flushWriteBuffer | empty!
flushWriteBuffer | now: 376800
flushWriteBuffer | empty!
flushWriteBuffer | now: 377800
flushWriteBuffer | empty!
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 130
LOG | (8) latency = 130
LOG | (8) latency = 150
LOG | (8) latency = 155
LOG | (8) latency = 160
LOG | (8) latency = 165
LOG | (8) latency = 155
LOG | (8) latency = 160
LOG | (8) latency = 180
LOG | (8) latency = 185
LOG | (8) latency = 190
LOG | (8) latency = 195
LOG | (8) latency = 200
LOG | (8) latency = 205
LOG | (8) latency = 210
LOG | (8) latency = 200
LOG | (8) latency = 220
LOG | (8) latency = 225
LOG | (8) latency = 230
LOG | (8) latency = 235
LOG | (8) latency = 225
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 128
LOG | (8) latency = 142
LOG | (8) latency = 147
LOG | (8) latency = 152
LOG | (8) latency = 157
LOG | (8) latency = 161
LOG | (8) latency = 151
flushWriteBuffer | now: 378800
flushWriteBuffer | empty!
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 129
LOG | (8) latency = 125
LOG | (8) latency = 129
LOG | (8) latency = 133
LOG | (8) latency = 137
LOG | (8) latency = 142
LOG | (8) latency = 146
LOG | (8) latency = 151
LOG | (8) latency = 154
LOG | (8) latency = 158
LOG | (8) latency = 161
LOG | (8) latency = 166
LOG | (8) latency = 170
LOG | (8) latency = 175
LOG | (8) latency = 164
LOG | (8) latency = 183
LOG | (8) latency = 188
LOG | (8) latency = 192
LOG | (8) latency = 125
LOG | (8) latency = 128
LOG | (8) latency = 133
LOG | (8) latency = 138
LOG | (8) latency = 142
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 127
LOG | (8) latency = 141
LOG | (8) latency = 142
LOG | (8) latency = 147
LOG | (8) latency = 150
LOG | (8) latency = 155
LOG | (8) latency = 158
ENDING EPOCH [8]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 8] [S 0] [S 0] [M 8] [S 0] [M 8] [M 8] [S 0] 
   1 [S 0] [M 8] [M 8] [S 0] [M 8] [S 7] [S 0] [S 0] 
   2 [S 0] [S 0] [M 8] [M 8] [S 0] [S 0] [M 8] [S 0] 
   3 [M 8] [S 7] [M 8] [S 0] [S 7] [S 0] [S 7] [S 0] 
   4 [M 8] [S 0] [S 0] [S 0] [S 0] [M 8] [S 0] [S 0] 
   5 [M 8] [S 0] [M 8] [S 0] [S 0] [S 0] [S 0] [S 7] 
   6 [S 0] [M 8] [S 0] [S 0] [S 0] [M 8] [M 8] [S 0] 
   7 [M 8] [S 0] [M 8] [S 0] [M 8] [S 0] [M 8] [S 0] 
   8 [S 0] [S 0] [M 8] [S 0] [S 0] [M 8] [S 0] [M 8] 
   9 [M 8] [S 0] [S 0] [S 0] [M 8] [S 0] [S 7] [S 0] 
  10 [S 0] [S 0] [M 8] [S 0] [S 0] [S 0] [S 0] [M 8] 
  11 [S 7] [S 0] [S 0] [S 0] [S 0] [S 0] [M 8] [S 0] 
  12 [S 0] [S 0] [M 8] [M 8] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [M 8] [S 0] [M 8] [S 0] [S 0] [S 0] 
  14 [S 0] [M 8] [M 8] [S 0] [S 0] [S 0] [S 0] [S 0] 
  15 [M 8] [M 8] [S 0] [M 8] [S 0] [M 8] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 7: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 3: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 9: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 11: 12.5%
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
EPOCH [8] PERSISTED.
STARTING [9]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 8] [S 0] [S 0] [S 8] [S 0] [S 8] [S 8] [S 0] 
   1 [S 0] [S 8] [S 8] [S 0] [S 8] [S 7] [S 0] [S 0] 
   2 [S 0] [S 0] [S 8] [S 8] [S 0] [S 0] [S 8] [S 0] 
   3 [S 8] [S 7] [S 8] [S 0] [S 7] [S 0] [S 7] [S 0] 
   4 [S 8] [S 0] [S 0] [S 0] [S 0] [S 8] [S 0] [S 0] 
   5 [S 8] [S 0] [S 8] [S 0] [S 0] [S 0] [S 0] [S 7] 
   6 [S 0] [S 8] [S 0] [S 0] [S 0] [S 8] [S 8] [S 0] 
   7 [S 8] [S 0] [S 8] [S 0] [S 8] [S 0] [S 8] [S 0] 
   8 [S 0] [S 0] [S 8] [S 0] [S 0] [S 8] [S 0] [S 8] 
   9 [S 8] [S 0] [S 0] [S 0] [S 8] [S 0] [S 7] [S 0] 
  10 [S 0] [S 0] [S 8] [S 0] [S 0] [S 0] [S 0] [S 8] 
  11 [S 7] [S 0] [S 0] [S 0] [S 0] [S 0] [S 8] [S 0] 
  12 [S 0] [S 0] [S 8] [S 8] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 8] [S 0] [S 8] [S 0] [S 0] [S 0] 
  14 [S 0] [S 8] [S 8] [S 0] [S 0] [S 0] [S 0] [S 0] 
  15 [S 8] [S 8] [S 0] [S 8] [S 0] [S 8] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (403 + 0) = 403
LOG AND STORE | dram_latency + log_latency = total_latency: (408 + 0) = 408
LOG AND STORE | dram_latency + log_latency = total_latency: (413 + 0) = 413
LOG AND STORE | dram_latency + log_latency = total_latency: (418 + 45) = 463
LOG AND STORE | dram_latency + log_latency = total_latency: (423 + 0) = 423
LOG AND STORE | dram_latency + log_latency = total_latency: (428 + 0) = 428
LOG AND STORE | dram_latency + log_latency = total_latency: (433 + 0) = 433
LOG AND STORE | dram_latency + log_latency = total_latency: (438 + 0) = 438
LOG AND STORE | dram_latency + log_latency = total_latency: (443 + 0) = 443
LOG AND STORE | dram_latency + log_latency = total_latency: (448 + 0) = 448
LOG AND STORE | dram_latency + log_latency = total_latency: (453 + 0) = 453
LOG AND STORE | dram_latency + log_latency = total_latency: (458 + 0) = 458
LOG AND STORE | dram_latency + log_latency = total_latency: (463 + 0) = 463
LOG AND STORE | dram_latency + log_latency = total_latency: (468 + 0) = 468
LOG AND STORE | dram_latency + log_latency = total_latency: (473 + 0) = 473
LOG AND STORE | dram_latency + log_latency = total_latency: (478 + 0) = 478
LOG AND STORE | dram_latency + log_latency = total_latency: (483 + 0) = 483
LOG AND STORE | dram_latency + log_latency = total_latency: (488 + 0) = 488
LOG AND STORE | dram_latency + log_latency = total_latency: (493 + 0) = 493
LOG AND STORE | dram_latency + log_latency = total_latency: (498 + 45) = 543
LOG AND STORE | dram_latency + log_latency = total_latency: (503 + 0) = 503
LOG AND STORE | dram_latency + log_latency = total_latency: (508 + 0) = 508
LOG AND STORE | dram_latency + log_latency = total_latency: (513 + 0) = 513
LOG AND STORE | dram_latency + log_latency = total_latency: (518 + 0) = 518
LOG AND STORE | dram_latency + log_latency = total_latency: (523 + 0) = 523
LOG AND STORE | dram_latency + log_latency = total_latency: (528 + 0) = 528
LOG AND STORE | dram_latency + log_latency = total_latency: (533 + 0) = 533
LOG AND STORE | dram_latency + log_latency = total_latency: (538 + 0) = 538
LOG AND STORE | dram_latency + log_latency = total_latency: (543 + 0) = 543
LOG AND STORE | dram_latency + log_latency = total_latency: (548 + 0) = 548
LOG AND STORE | dram_latency + log_latency = total_latency: (553 + 0) = 553
LOG AND STORE | dram_latency + log_latency = total_latency: (558 + 0) = 558
LOG AND STORE | dram_latency + log_latency = total_latency: (563 + 0) = 563
LOG AND STORE | dram_latency + log_latency = total_latency: (568 + 0) = 568
LOG AND STORE | dram_latency + log_latency = total_latency: (573 + 0) = 573
LOG AND STORE | dram_latency + log_latency = total_latency: (578 + 45) = 623
LOG AND STORE | dram_latency + log_latency = total_latency: (583 + 0) = 583
LOG AND STORE | dram_latency + log_latency = total_latency: (588 + 0) = 588
LOG AND STORE | dram_latency + log_latency = total_latency: (593 + 0) = 593
LOG AND STORE | dram_latency + log_latency = total_latency: (598 + 0) = 598
LOG AND STORE | dram_latency + log_latency = total_latency: (603 + 0) = 603
LOG | (9) latency = 368
LOG | (9) latency = 370
LOG | (9) latency = 374
LOG | (9) latency = 379
LOG | (9) latency = 383
flushWriteBuffer | now: 379800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
flushWriteBuffer | now: 380800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 130
LOG | (9) latency = 132
LOG | (9) latency = 137
LOG | (9) latency = 141
LOG | (9) latency = 144
LOG | (9) latency = 125
LOG | (9) latency = 127
LOG | (9) latency = 132
LOG | (9) latency = 125
LOG | (9) latency = 142
LOG | (9) latency = 130
LOG | (9) latency = 148
LOG | (9) latency = 150
flushWriteBuffer | now: 381800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 382800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
flushWriteBuffer | now: 383800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 384800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 385800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 386800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 387800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 388800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 389800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 390800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 391800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 392800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 393800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 394800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 395800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 396800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 397800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 398800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 399800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 400800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
flushWriteBuffer | now: 401800
flushWriteBuffer | empty!
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 402800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 403800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
flushWriteBuffer | now: 404800
flushWriteBuffer | empty!
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
flushWriteBuffer | now: 405800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
flushWriteBuffer | now: 406800
flushWriteBuffer | empty!
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 407800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 408800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 409800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 410800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 411800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 412800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 413800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 414800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 415800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 416800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 417800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 418800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 419800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 420800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 421800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
flushWriteBuffer | now: 422800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 423800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 424800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 425800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
flushWriteBuffer | now: 426800
flushWriteBuffer | empty!
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
flushWriteBuffer | now: 427800
flushWriteBuffer | empty!
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 428800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
flushWriteBuffer | now: 429800
flushWriteBuffer | empty!
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 430800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 431800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 134
LOG | (9) latency = 137
LOG | (9) latency = 140
LOG | (9) latency = 144
LOG | (9) latency = 146
LOG | (9) latency = 151
LOG | (9) latency = 155
LOG | (9) latency = 159
LOG | (9) latency = 162
LOG | (9) latency = 166
LOG | (9) latency = 169
LOG | (9) latency = 174
LOG | (9) latency = 178
LOG | (9) latency = 181
LOG | (9) latency = 163
LOG | (9) latency = 125
flushWriteBuffer | now: 432800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 133
LOG | (9) latency = 135
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 134
LOG | (9) latency = 137
LOG | (9) latency = 142
LOG | (9) latency = 146
LOG | (9) latency = 148
LOG | (9) latency = 153
LOG | (9) latency = 151
LOG | (9) latency = 125
LOG | (9) latency = 128
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 137
LOG | (9) latency = 140
LOG | (9) latency = 144
LOG | (9) latency = 149
LOG | (9) latency = 150
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 134
LOG | (9) latency = 125
LOG | (9) latency = 144
LOG | (9) latency = 148
LOG | (9) latency = 125
flushWriteBuffer | now: 433800
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 134
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 130
ENDING EPOCH [9]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (21.09%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 9] [S 0] [S 0] [M 9] [S 0] [S 0] [M 9] [M 9] 
   1 [S 0] [S 0] [S 0] [S 0] [M 9] [S 0] [M 9] [M 9] 
   2 [S 0] [M 9] [S 0] [S 0] [M 9] [S 0] [M 9] [S 0] 
   3 [M 9] [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] [M 9] 
   5 [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] 
   6 [M 9] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] 
   8 [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 9] [S 0] [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 9] 
  12 [S 0] [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] [M 9] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 9] [S 0] 
  14 [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] 
  15 [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 5: 12.5%
scanning set 7: 12.5%
scanning set 8: 12.5%
scanning set 11: 12.5%
scanning set 13: 12.5%
scanning set 14: 12.5%
scanning set 15: 12.5%
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
EPOCH [9] PERSISTED.
STARTING [10]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 9] [S 0] [S 0] [S 9] [S 0] [S 0] [S 9] [S 9] 
   1 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 9] [S 9] 
   2 [S 0] [S 9] [S 0] [S 0] [S 9] [S 0] [S 9] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 9] 
   5 [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   6 [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] 
   8 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] 
  12 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 9] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
  15 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG | (10) latency = 258
LOG | (10) latency = 252
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 130
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 130
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 130
flushWriteBuffer | now: 434800
flushWriteBuffer | empty!
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 130
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 130
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
ENDING EPOCH [10]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 10] [S 0] [S 0] [M 10] [S 0] [S 0] [M 10] [S 9] 
   1 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 9] [S 9] 
   2 [S 0] [S 9] [S 0] [M 10] [M 10] [M 10] [S 9] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [M 10] [S 9] [S 0] [S 0] [M 10] [M 10] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 9] [S 0] [M 10] [S 0] [M 10] [S 0] [M 10] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 9] [M 10] [S 0] [S 0] [M 10] [S 0] [M 10] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [M 10] [M 10] [S 0] [M 10] [M 10] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 10] 
  12 [S 0] [M 10] [M 10] [S 0] [S 9] [M 10] [S 0] [S 9] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [M 10] [S 0] [M 10] [S 9] [M 10] [S 0] [S 0] [S 0] 
  15 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
EPOCH [10] PERSISTED.
STARTING [11]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 10] [S 0] [S 0] [S 10] [S 0] [S 0] [S 10] [S 9] 
   1 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 9] [S 9] 
   2 [S 0] [S 9] [S 0] [S 10] [S 10] [S 10] [S 9] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 10] [S 9] [S 0] [S 0] [S 10] [S 10] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 9] [S 0] [S 10] [S 0] [S 10] [S 0] [S 10] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 9] [S 10] [S 0] [S 0] [S 10] [S 0] [S 10] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [S 10] [S 10] [S 0] [S 10] [S 10] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] 
  12 [S 0] [S 10] [S 10] [S 0] [S 9] [S 10] [S 0] [S 9] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [S 10] [S 0] [S 10] [S 9] [S 10] [S 0] [S 0] [S 0] 
  15 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (11) latency = 125
LOG | (11) latency = 125
flushWriteBuffer | now: 435800
flushWriteBuffer | empty!
LOG | (11) latency = 125
LOG | (11) latency = 125
LOG | (11) latency = 125
LOG | (11) latency = 125
LOG | (11) latency = 125
flushWriteBuffer | now: 436800
flushWriteBuffer | empty!
LOG | (11) latency = 125
ENDING EPOCH [11]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 11] [S 0] [S 0] [M 11] [S 0] [S 0] [M 11] [M 11] 
   1 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 9] 
   2 [S 0] [M 11] [S 0] [M 11] [M 11] [M 11] [S 9] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [M 11] [M 11] [S 0] [S 0] [M 11] [M 11] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 11] [S 0] [M 11] [S 0] [M 11] [S 0] [M 11] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 11] [M 11] [S 0] [S 0] [M 11] [S 0] [M 11] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 11] [M 11] [M 11] [S 0] [M 11] [M 11] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 11] 
  12 [S 0] [M 11] [M 11] [S 0] [S 9] [M 11] [S 0] [M 11] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [M 11] [S 0] [M 11] [M 11] [M 11] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
EPOCH [11] PERSISTED.
STARTING [12]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 11] [S 0] [S 0] [S 11] [S 0] [S 0] [S 11] [S 11] 
   1 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 9] 
   2 [S 0] [S 11] [S 0] [S 11] [S 11] [S 11] [S 9] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 11] [S 11] [S 0] [S 0] [S 11] [S 11] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 11] [S 0] [S 11] [S 0] [S 11] [S 0] [S 11] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 11] [S 11] [S 0] [S 0] [S 11] [S 0] [S 11] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 11] [S 11] [S 11] [S 0] [S 11] [S 11] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 11] 
  12 [S 0] [S 11] [S 11] [S 0] [S 9] [S 11] [S 0] [S 11] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [S 11] [S 0] [S 11] [S 11] [S 11] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (12) latency = 125
LOG | (12) latency = 125
LOG | (12) latency = 125
LOG | (12) latency = 125
flushWriteBuffer | now: 437800
flushWriteBuffer | empty!
LOG | (12) latency = 125
LOG | (12) latency = 125
ENDING EPOCH [12]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 12] [S 0] [S 0] [S 11] [S 0] [S 0] [M 12] [M 12] 
   1 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 9] 
   2 [S 0] [M 12] [S 0] [M 12] [M 12] [S 11] [S 9] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 11] [M 12] [S 0] [S 0] [M 12] [M 12] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 12] [S 0] [M 12] [S 0] [S 0] [S 0] [M 12] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 12] [M 12] [S 0] [S 0] [M 12] [S 0] [S 11] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 12] [M 12] [S 11] [S 0] [M 12] [M 12] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 12] 
  12 [S 0] [M 12] [M 12] [S 0] [S 9] [S 11] [S 0] [M 12] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [S 11] [S 0] [M 12] [M 12] [M 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
EPOCH [12] PERSISTED.
STARTING [13]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 12] [S 0] [S 0] [S 11] [S 0] [S 0] [S 12] [S 12] 
   1 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 9] 
   2 [S 0] [S 12] [S 0] [S 12] [S 12] [S 11] [S 9] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 11] [S 12] [S 0] [S 0] [S 12] [S 12] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 12] [S 0] [S 12] [S 0] [S 0] [S 0] [S 12] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 12] [S 12] [S 0] [S 0] [S 12] [S 0] [S 11] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 12] [S 12] [S 11] [S 0] [S 12] [S 12] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 12] 
  12 [S 0] [S 12] [S 12] [S 0] [S 9] [S 11] [S 0] [S 12] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [S 11] [S 0] [S 12] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 130
flushWriteBuffer | now: 438800
flushWriteBuffer | empty!
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
ENDING EPOCH [13]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 13] [S 0] [S 0] [M 13] [M 13] [S 0] [S 0] [M 13] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] 
   2 [S 0] [M 13] [S 0] [M 13] [M 13] [M 13] [S 0] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [M 13] [M 13] [S 0] [S 0] [M 13] [M 13] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 13] [S 0] [M 13] [S 0] [S 0] [M 13] [M 13] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 13] [M 13] [S 0] [S 0] [M 13] [S 0] [M 13] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 13] [M 13] [M 13] [S 0] [M 13] [M 13] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 13] 
  12 [S 0] [M 13] [M 13] [S 0] [S 9] [M 13] [S 0] [M 13] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [M 13] [S 0] [M 13] [M 13] [M 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
EPOCH [13] PERSISTED.
STARTING [14]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 13] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 13] [S 0] [S 0] 
   3 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 13] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 13] [S 13] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 13] [S 0] 
   9 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 13] [S 13] [S 13] [S 0] [S 13] [S 13] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 13] 
  12 [S 0] [S 13] [S 13] [S 0] [S 9] [S 13] [S 0] [S 13] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] 
  14 [S 13] [S 0] [S 13] [S 13] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (14) latency = 125
flushWriteBuffer | now: 439800
flushWriteBuffer | empty!
LOG | (14) latency = 125
LOG | (14) latency = 129
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 129
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 130
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 129
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 129
LOG | (14) latency = 125
LOG | (14) latency = 125
flushWriteBuffer | now: 440800
flushWriteBuffer | empty!
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 130
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 130
LOG | (14) latency = 125
ENDING EPOCH [14]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (27.34%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [M 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [M 14] [M 14] [M 14] [S 0] [S 0] [S 0] [M 14] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [M 14] [S 0] [S 0] 
   3 [S 9] [M 14] [S 0] [S 0] [S 0] [M 14] [M 14] [S 0] 
   4 [S 0] [S 0] [M 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [S 0] [S 0] [S 0] [M 14] [M 14] [S 0] [M 14] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [M 14] [S 13] [S 0] 
   7 [S 0] [M 14] [M 14] [S 0] [S 0] [M 14] [S 0] [S 0] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [M 14] [S 0] 
   9 [S 0] [S 0] [M 14] [S 0] [M 14] [M 14] [S 0] [S 0] 
  10 [S 13] [S 13] [M 14] [S 0] [S 13] [M 14] [S 0] [S 0] 
  11 [M 14] [S 0] [S 0] [M 14] [S 0] [S 0] [M 14] [M 14] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [M 14] [S 0] [S 13] 
  13 [S 0] [S 0] [S 0] [M 14] [M 14] [M 14] [S 9] [S 0] 
  14 [M 14] [S 0] [S 13] [S 13] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [M 14] [S 0] [M 14] [S 0] [M 14] 
============================================================
scanning set 1: 50.0%
scanning set 11: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
EPOCH [14] PERSISTED.
STARTING [15]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [S 14] [S 14] [S 14] [S 0] [S 0] [S 0] [S 14] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 14] [S 0] [S 0] 
   3 [S 9] [S 14] [S 0] [S 0] [S 0] [S 14] [S 14] [S 0] 
   4 [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [S 0] [S 0] [S 0] [S 14] [S 14] [S 0] [S 14] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] 
   7 [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] [S 0] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
  10 [S 13] [S 13] [S 14] [S 0] [S 13] [S 14] [S 0] [S 0] 
  11 [S 14] [S 0] [S 0] [S 14] [S 0] [S 0] [S 14] [S 14] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [S 14] [S 0] [S 13] 
  13 [S 0] [S 0] [S 0] [S 14] [S 14] [S 14] [S 9] [S 0] 
  14 [S 14] [S 0] [S 13] [S 13] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 14] [S 0] [S 14] [S 0] [S 14] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG | (15) latency = 293
LOG | (15) latency = 147
LOG | (15) latency = 140
LOG | (15) latency = 145
LOG | (15) latency = 139
LOG | (15) latency = 132
LOG | (15) latency = 125
LOG | (15) latency = 125
LOG | (15) latency = 125
flushWriteBuffer | now: 441800
flushWriteBuffer | empty!
LOG | (15) latency = 125
LOG | (15) latency = 125
LOG | (15) latency = 125
LOG | (15) latency = 125
LOG | (15) latency = 125
flushWriteBuffer | now: 442800
flushWriteBuffer | empty!
LOG | (15) latency = 125
ENDING EPOCH [15]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [M 15] [M 15] [M 15] [S 0] [S 0] [S 0] [M 15] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 14] [S 0] [S 0] 
   3 [S 9] [M 15] [M 15] [S 0] [S 0] [M 15] [M 15] [S 0] 
   4 [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [M 15] [S 0] [S 0] [M 15] [M 15] [S 0] [M 15] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] 
   7 [S 0] [M 15] [M 15] [S 0] [S 0] [M 15] [S 0] [M 15] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [M 15] [M 15] [M 15] [M 15] [S 0] [S 0] 
  10 [S 13] [S 13] [S 14] [S 0] [S 13] [M 15] [S 0] [S 0] 
  11 [M 15] [S 0] [S 0] [M 15] [M 15] [S 0] [M 15] [M 15] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [S 14] [S 0] [S 13] 
  13 [M 15] [S 0] [S 0] [M 15] [M 15] [M 15] [S 9] [S 0] 
  14 [S 14] [S 0] [S 13] [S 13] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 15] [M 15] [S 0] [M 15] [S 0] [M 15] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
EPOCH [15] PERSISTED.
STARTING [16]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [S 15] [S 15] [S 15] [S 0] [S 0] [S 0] [S 15] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 14] [S 0] [S 0] 
   3 [S 9] [S 15] [S 15] [S 0] [S 0] [S 15] [S 15] [S 0] 
   4 [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [S 15] [S 0] [S 0] [S 15] [S 15] [S 0] [S 15] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] 
   7 [S 0] [S 15] [S 15] [S 0] [S 0] [S 15] [S 0] [S 15] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [S 15] [S 15] [S 15] [S 15] [S 0] [S 0] 
  10 [S 13] [S 13] [S 14] [S 0] [S 13] [S 15] [S 0] [S 0] 
  11 [S 15] [S 0] [S 0] [S 15] [S 15] [S 0] [S 15] [S 15] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [S 14] [S 0] [S 13] 
  13 [S 15] [S 0] [S 0] [S 15] [S 15] [S 15] [S 9] [S 0] 
  14 [S 14] [S 0] [S 13] [S 13] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 15] [S 15] [S 0] [S 15] [S 0] [S 15] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
flushWriteBuffer | now: 443800
flushWriteBuffer | empty!
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
ENDING EPOCH [16]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [M 16] [M 16] [M 16] [S 0] [S 0] [S 0] [M 16] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 14] [S 0] [S 0] 
   3 [S 9] [M 16] [M 16] [S 0] [S 0] [M 16] [M 16] [S 0] 
   4 [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [M 16] [S 0] [S 0] [M 16] [M 16] [S 0] [M 16] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] 
   7 [S 0] [M 16] [M 16] [S 0] [S 0] [M 16] [S 0] [M 16] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [M 16] [M 16] [M 16] [M 16] [S 0] [S 0] 
  10 [S 13] [S 13] [S 14] [S 0] [S 13] [M 16] [S 0] [S 0] 
  11 [M 16] [S 0] [S 0] [M 16] [M 16] [S 0] [M 16] [M 16] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [S 14] [S 0] [S 13] 
  13 [M 16] [S 0] [S 0] [M 16] [M 16] [M 16] [S 0] [S 0] 
  14 [S 14] [S 0] [S 13] [S 0] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 16] [M 16] [S 0] [M 16] [S 0] [M 16] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
EPOCH [16] PERSISTED.
STARTING [17]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [S 16] [S 16] [S 16] [S 0] [S 0] [S 0] [S 16] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 14] [S 0] [S 0] 
   3 [S 9] [S 16] [S 16] [S 0] [S 0] [S 16] [S 16] [S 0] 
   4 [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [S 16] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] 
   7 [S 0] [S 16] [S 16] [S 0] [S 0] [S 16] [S 0] [S 16] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [S 16] [S 16] [S 16] [S 16] [S 0] [S 0] 
  10 [S 13] [S 13] [S 14] [S 0] [S 13] [S 16] [S 0] [S 0] 
  11 [S 16] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 16] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [S 14] [S 0] [S 13] 
  13 [S 16] [S 0] [S 0] [S 16] [S 16] [S 16] [S 0] [S 0] 
  14 [S 14] [S 0] [S 13] [S 0] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] [S 16] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (17) latency = 125
LOG | (17) latency = 125
flushWriteBuffer | now: 444800
flushWriteBuffer | empty!
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
ENDING EPOCH [17]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [M 17] [M 17] [S 16] [S 0] [S 0] [S 0] [M 17] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 14] [S 0] [S 0] 
   3 [S 0] [M 17] [M 17] [S 0] [S 0] [M 17] [S 16] [S 0] 
   4 [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [S 16] [S 0] [S 0] [M 17] [M 17] [S 0] [M 17] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] 
   7 [S 0] [M 17] [M 17] [S 0] [S 0] [S 16] [S 0] [M 17] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [S 16] [M 17] [M 17] [M 17] [S 0] [S 0] 
  10 [S 13] [S 13] [S 14] [S 0] [S 13] [M 17] [S 0] [S 0] 
  11 [M 17] [S 0] [S 0] [M 17] [S 16] [S 0] [M 17] [M 17] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [S 14] [S 0] [S 13] 
  13 [M 17] [S 0] [S 0] [M 17] [S 16] [M 17] [S 0] [S 0] 
  14 [S 14] [S 0] [S 13] [S 0] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 16] [M 17] [S 0] [M 17] [S 0] [M 17] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
EPOCH [17] PERSISTED.
STARTING [18]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [S 13] [S 0] [S 13] [S 13] [S 14] [S 0] [S 0] 
   3 [S 0] [S 17] [S 17] [S 0] [S 0] [S 17] [S 16] [S 0] 
   4 [S 0] [S 0] [S 14] [S 13] [S 0] [S 0] [S 13] [S 13] 
   5 [S 0] [S 16] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [S 13] [S 0] [S 13] [S 0] [S 0] [S 14] [S 13] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 16] [S 0] [S 17] 
   8 [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [S 16] [S 17] [S 17] [S 17] [S 0] [S 0] 
  10 [S 13] [S 13] [S 14] [S 0] [S 13] [S 17] [S 0] [S 0] 
  11 [S 17] [S 0] [S 0] [S 17] [S 16] [S 0] [S 17] [S 17] 
  12 [S 0] [S 13] [S 13] [S 0] [S 0] [S 14] [S 0] [S 13] 
  13 [S 17] [S 0] [S 0] [S 17] [S 16] [S 17] [S 0] [S 0] 
  14 [S 14] [S 0] [S 13] [S 0] [S 13] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 16] [S 17] [S 0] [S 17] [S 0] [S 17] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (18) latency = 125
flushWriteBuffer | now: 445800
flushWriteBuffer | empty!
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
LOG | (18) latency = 125
LOG | (18) latency = 125
flushWriteBuffer | now: 446800
flushWriteBuffer | empty!
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 130
ENDING EPOCH [18]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.81%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 18] [S 0] [M 18] [M 18] [S 13] [S 0] [M 18] [S 0] 
   1 [S 0] [S 17] [S 17] [M 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [M 18] [S 0] [M 18] [M 18] [M 18] [S 0] [S 0] 
   3 [S 0] [S 17] [M 18] [S 0] [S 0] [S 17] [M 18] [S 0] 
   4 [S 0] [S 0] [S 14] [S 0] [M 18] [M 18] [S 13] [M 18] 
   5 [S 0] [M 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [M 18] [S 0] [M 18] [S 0] [M 18] [S 14] [M 18] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [M 18] [S 0] [M 18] 
   8 [M 18] [M 18] [S 0] [S 0] [M 18] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [M 18] [M 18] [S 17] [S 17] [S 0] [S 0] 
  10 [M 18] [S 13] [S 14] [S 0] [M 18] [M 18] [S 0] [M 18] 
  11 [S 17] [S 0] [S 0] [S 17] [M 18] [S 0] [S 17] [M 18] 
  12 [S 0] [M 18] [M 18] [S 0] [S 0] [M 18] [S 0] [M 18] 
  13 [M 18] [S 0] [S 0] [S 17] [M 18] [S 17] [S 0] [S 0] 
  14 [M 18] [S 0] [M 18] [S 0] [M 18] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 18] [S 17] [S 0] [S 17] [S 0] [S 17] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 14: 37.5%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 1: 12.5%
scanning set 5: 12.5%
scanning set 15: 12.5%
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
EPOCH [18] PERSISTED.
STARTING [19]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 18] [S 0] [S 18] [S 18] [S 13] [S 0] [S 18] [S 0] 
   1 [S 0] [S 17] [S 17] [S 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [S 18] [S 0] [S 18] [S 18] [S 18] [S 0] [S 0] 
   3 [S 0] [S 17] [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] 
   4 [S 0] [S 0] [S 14] [S 0] [S 18] [S 18] [S 13] [S 18] 
   5 [S 0] [S 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [S 18] [S 0] [S 18] [S 0] [S 18] [S 14] [S 18] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 18] [S 0] [S 18] 
   8 [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] [S 14] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 17] [S 17] [S 0] [S 0] 
  10 [S 18] [S 13] [S 14] [S 0] [S 18] [S 18] [S 0] [S 18] 
  11 [S 17] [S 0] [S 0] [S 17] [S 18] [S 0] [S 17] [S 18] 
  12 [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] [S 18] 
  13 [S 18] [S 0] [S 0] [S 17] [S 18] [S 17] [S 0] [S 0] 
  14 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 18] [S 17] [S 0] [S 17] [S 0] [S 17] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 45) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG | (19) latency = 333
LOG | (19) latency = 306
LOG | (19) latency = 159
LOG | (19) latency = 149
flushWriteBuffer | now: 447800
flushWriteBuffer | empty!
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
flushWriteBuffer | now: 448800
flushWriteBuffer | empty!
LOG | (19) latency = 125
LOG | (19) latency = 125
ENDING EPOCH [19]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 19] [S 0] [M 19] [M 19] [S 0] [S 0] [M 19] [S 0] 
   1 [S 0] [S 17] [S 17] [S 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [M 19] [S 0] [M 19] [M 19] [M 19] [S 0] [S 0] 
   3 [S 0] [S 17] [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] 
   4 [M 19] [S 0] [S 14] [S 0] [M 19] [M 19] [S 13] [M 19] 
   5 [S 0] [S 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [M 19] [S 0] [M 19] [S 0] [M 19] [S 14] [M 19] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 18] [S 0] [S 18] 
   8 [M 19] [M 19] [S 0] [S 0] [M 19] [S 0] [M 19] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 17] [S 17] [S 0] [S 0] 
  10 [M 19] [M 19] [S 0] [S 0] [M 19] [M 19] [S 0] [M 19] 
  11 [S 17] [S 0] [S 0] [S 17] [S 18] [S 0] [S 17] [M 19] 
  12 [S 0] [M 19] [M 19] [S 0] [S 0] [M 19] [S 0] [M 19] 
  13 [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] [S 0] [S 0] 
  14 [M 19] [S 0] [M 19] [S 0] [M 19] [M 19] [S 0] [S 0] 
  15 [S 0] [S 0] [S 18] [S 17] [S 0] [S 17] [S 0] [S 17] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
EPOCH [19] PERSISTED.
STARTING [20]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 19] [S 0] [S 19] [S 19] [S 0] [S 0] [S 19] [S 0] 
   1 [S 0] [S 17] [S 17] [S 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [S 19] [S 0] [S 19] [S 19] [S 19] [S 0] [S 0] 
   3 [S 0] [S 17] [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] 
   4 [S 19] [S 0] [S 14] [S 0] [S 19] [S 19] [S 13] [S 19] 
   5 [S 0] [S 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [S 19] [S 0] [S 19] [S 0] [S 19] [S 14] [S 19] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 18] [S 0] [S 18] 
   8 [S 19] [S 19] [S 0] [S 0] [S 19] [S 0] [S 19] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 17] [S 17] [S 0] [S 0] 
  10 [S 19] [S 19] [S 0] [S 0] [S 19] [S 19] [S 0] [S 19] 
  11 [S 17] [S 0] [S 0] [S 17] [S 18] [S 0] [S 17] [S 19] 
  12 [S 0] [S 19] [S 19] [S 0] [S 0] [S 19] [S 0] [S 19] 
  13 [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] [S 0] [S 0] 
  14 [S 19] [S 0] [S 19] [S 0] [S 19] [S 19] [S 0] [S 0] 
  15 [S 0] [S 0] [S 18] [S 17] [S 0] [S 17] [S 0] [S 17] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (20) latency = 125
LOG | (20) latency = 125
LOG | (20) latency = 125
flushWriteBuffer | now: 449800
flushWriteBuffer | empty!
LOG | (20) latency = 125
LOG | (20) latency = 125
LOG | (20) latency = 125
ENDING EPOCH [20]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 20] [S 0] [M 20] [M 20] [S 0] [S 0] [S 19] [S 0] 
   1 [S 0] [S 17] [S 17] [S 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [M 20] [S 0] [M 20] [M 20] [S 19] [S 0] [S 0] 
   3 [S 0] [S 17] [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] 
   4 [S 19] [S 0] [S 14] [S 0] [M 20] [M 20] [S 0] [M 20] 
   5 [S 0] [S 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [M 20] [S 0] [M 20] [S 0] [S 19] [S 0] [M 20] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 18] [S 0] [S 18] 
   8 [M 20] [M 20] [S 0] [S 0] [M 20] [S 0] [S 19] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 17] [S 17] [S 0] [S 0] 
  10 [M 20] [S 19] [S 0] [S 0] [M 20] [M 20] [S 0] [M 20] 
  11 [S 17] [S 0] [S 0] [S 17] [S 18] [S 0] [S 17] [M 20] 
  12 [S 0] [M 20] [M 20] [S 0] [S 0] [S 19] [S 0] [M 20] 
  13 [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] [S 0] [S 0] 
  14 [M 20] [S 0] [M 20] [S 0] [M 20] [S 19] [S 0] [S 0] 
  15 [S 0] [S 0] [S 18] [S 17] [S 0] [S 17] [S 0] [S 17] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
EPOCH [20] PERSISTED.
STARTING [21]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 20] [S 0] [S 20] [S 20] [S 0] [S 0] [S 19] [S 0] 
   1 [S 0] [S 17] [S 17] [S 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [S 20] [S 0] [S 20] [S 20] [S 19] [S 0] [S 0] 
   3 [S 0] [S 17] [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] 
   4 [S 19] [S 0] [S 14] [S 0] [S 20] [S 20] [S 0] [S 20] 
   5 [S 0] [S 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [S 20] [S 0] [S 20] [S 0] [S 19] [S 0] [S 20] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 18] [S 0] [S 18] 
   8 [S 20] [S 20] [S 0] [S 0] [S 20] [S 0] [S 19] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 17] [S 17] [S 0] [S 0] 
  10 [S 20] [S 19] [S 0] [S 0] [S 20] [S 20] [S 0] [S 20] 
  11 [S 17] [S 0] [S 0] [S 17] [S 18] [S 0] [S 17] [S 20] 
  12 [S 0] [S 20] [S 20] [S 0] [S 0] [S 19] [S 0] [S 20] 
  13 [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] [S 0] [S 0] 
  14 [S 20] [S 0] [S 20] [S 0] [S 20] [S 19] [S 0] [S 0] 
  15 [S 0] [S 0] [S 18] [S 17] [S 0] [S 17] [S 0] [S 17] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (21) latency = 125
LOG | (21) latency = 125
flushWriteBuffer | now: 450800
flushWriteBuffer | empty!
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
flushWriteBuffer | now: 451800
flushWriteBuffer | empty!
LOG | (21) latency = 125
ENDING EPOCH [21]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 21] [S 0] [M 21] [M 21] [S 0] [S 0] [M 21] [S 0] 
   1 [S 0] [S 17] [S 17] [S 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [M 21] [S 0] [M 21] [M 21] [M 21] [S 0] [S 0] 
   3 [S 0] [S 17] [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] 
   4 [M 21] [S 0] [S 14] [S 0] [M 21] [M 21] [S 0] [M 21] 
   5 [S 0] [S 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [M 21] [S 0] [M 21] [S 0] [M 21] [S 0] [M 21] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 18] [S 0] [S 18] 
   8 [M 21] [M 21] [S 0] [S 0] [M 21] [S 0] [M 21] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 17] [S 17] [S 0] [S 0] 
  10 [M 21] [M 21] [S 0] [S 0] [M 21] [M 21] [S 0] [M 21] 
  11 [S 17] [S 0] [S 0] [S 17] [S 18] [S 0] [S 17] [M 21] 
  12 [S 0] [M 21] [M 21] [S 0] [S 0] [M 21] [S 0] [M 21] 
  13 [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] [S 0] [S 0] 
  14 [M 21] [S 0] [M 21] [S 0] [M 21] [M 21] [S 0] [S 0] 
  15 [S 0] [S 0] [S 18] [S 17] [S 0] [S 0] [S 0] [S 17] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
EPOCH [21] PERSISTED.
STARTING [22]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] 
   1 [S 0] [S 17] [S 17] [S 18] [S 0] [S 0] [S 0] [S 17] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 21] [S 0] [S 0] 
   3 [S 0] [S 17] [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] 
   4 [S 21] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 18] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] 
   6 [S 21] [S 0] [S 21] [S 0] [S 21] [S 0] [S 21] [S 0] 
   7 [S 0] [S 17] [S 17] [S 0] [S 0] [S 18] [S 0] [S 18] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 21] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 17] [S 17] [S 0] [S 0] 
  10 [S 21] [S 21] [S 0] [S 0] [S 21] [S 21] [S 0] [S 21] 
  11 [S 17] [S 0] [S 0] [S 17] [S 18] [S 0] [S 17] [S 21] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 21] 
  13 [S 18] [S 0] [S 0] [S 17] [S 18] [S 0] [S 0] [S 0] 
  14 [S 21] [S 0] [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] 
  15 [S 0] [S 0] [S 18] [S 17] [S 0] [S 0] [S 0] [S 17] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 129
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 129
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 130
LOG | (22) latency = 125
LOG | (22) latency = 125
flushWriteBuffer | now: 452800
flushWriteBuffer | empty!
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 129
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 130
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 130
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 129
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 130
ENDING EPOCH [22]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [M 22] [S 0] 
   1 [S 0] [M 22] [M 22] [M 22] [S 0] [S 0] [S 0] [M 22] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [M 22] [S 0] [S 0] 
   3 [S 0] [M 22] [S 18] [S 0] [S 0] [M 22] [M 22] [M 22] 
   4 [M 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 18] [S 0] [S 0] [M 22] [M 22] [S 0] [M 22] 
   6 [S 21] [S 0] [S 21] [S 0] [M 22] [S 0] [S 21] [S 0] 
   7 [S 0] [M 22] [M 22] [S 0] [S 0] [M 22] [S 0] [M 22] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [M 22] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [M 22] [M 22] [S 0] [M 22] 
  10 [S 21] [M 22] [S 0] [S 0] [S 21] [M 22] [S 0] [S 21] 
  11 [S 0] [S 0] [M 22] [M 22] [S 18] [S 0] [M 22] [M 22] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [M 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [M 22] [M 22] [S 0] [M 22] [M 22] 
  14 [S 21] [S 0] [S 21] [S 0] [S 21] [M 22] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [M 22] [S 0] [S 0] [M 22] [M 22] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 7: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 15: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
EPOCH [22] PERSISTED.
STARTING [23]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] 
   1 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 22] [S 0] [S 0] 
   3 [S 0] [S 22] [S 18] [S 0] [S 0] [S 22] [S 22] [S 22] 
   4 [S 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 18] [S 0] [S 0] [S 22] [S 22] [S 0] [S 22] 
   6 [S 21] [S 0] [S 21] [S 0] [S 22] [S 0] [S 21] [S 0] 
   7 [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 22] [S 0] 
   9 [S 0] [S 0] [S 18] [S 18] [S 22] [S 22] [S 0] [S 22] 
  10 [S 21] [S 22] [S 0] [S 0] [S 21] [S 22] [S 0] [S 21] 
  11 [S 0] [S 0] [S 22] [S 22] [S 18] [S 0] [S 22] [S 22] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [S 22] [S 22] [S 0] [S 22] [S 22] 
  14 [S 21] [S 0] [S 21] [S 0] [S 21] [S 22] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 22] [S 0] [S 0] [S 22] [S 22] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (23) latency = 313
LOG | (23) latency = 307
LOG | (23) latency = 160
LOG | (23) latency = 150
flushWriteBuffer | now: 453800
flushWriteBuffer | empty!
LOG | (23) latency = 125
LOG | (23) latency = 125
LOG | (23) latency = 125
LOG | (23) latency = 125
LOG | (23) latency = 125
flushWriteBuffer | now: 454800
flushWriteBuffer | empty!
LOG | (23) latency = 125
LOG | (23) latency = 125
ENDING EPOCH [23]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] 
   1 [S 0] [M 23] [M 23] [M 23] [S 0] [S 0] [S 0] [M 23] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 22] [S 0] [S 0] 
   3 [S 0] [M 23] [S 0] [S 0] [S 0] [M 23] [M 23] [M 23] 
   4 [S 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 0] [M 23] [S 0] [M 23] [M 23] [S 0] [M 23] 
   6 [S 21] [S 0] [S 21] [S 0] [S 22] [S 0] [S 21] [S 0] 
   7 [S 0] [M 23] [M 23] [S 0] [S 0] [M 23] [S 0] [M 23] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 22] [S 0] 
   9 [S 0] [S 0] [M 23] [S 18] [M 23] [M 23] [S 0] [M 23] 
  10 [S 21] [S 22] [S 0] [S 0] [S 21] [M 23] [S 0] [S 21] 
  11 [S 0] [S 0] [M 23] [M 23] [M 23] [S 0] [M 23] [M 23] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [M 23] [M 23] [S 0] [M 23] [M 23] 
  14 [S 21] [S 0] [S 21] [S 0] [S 21] [S 22] [S 0] [S 0] 
  15 [S 0] [M 23] [S 0] [M 23] [S 0] [S 0] [M 23] [M 23] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
EPOCH [23] PERSISTED.
STARTING [24]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] 
   1 [S 0] [S 23] [S 23] [S 23] [S 0] [S 0] [S 0] [S 23] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 22] [S 0] [S 0] 
   3 [S 0] [S 23] [S 0] [S 0] [S 0] [S 23] [S 23] [S 23] 
   4 [S 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 0] [S 23] [S 0] [S 23] [S 23] [S 0] [S 23] 
   6 [S 21] [S 0] [S 21] [S 0] [S 22] [S 0] [S 21] [S 0] 
   7 [S 0] [S 23] [S 23] [S 0] [S 0] [S 23] [S 0] [S 23] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 22] [S 0] 
   9 [S 0] [S 0] [S 23] [S 18] [S 23] [S 23] [S 0] [S 23] 
  10 [S 21] [S 22] [S 0] [S 0] [S 21] [S 23] [S 0] [S 21] 
  11 [S 0] [S 0] [S 23] [S 23] [S 23] [S 0] [S 23] [S 23] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [S 23] [S 23] [S 0] [S 23] [S 23] 
  14 [S 21] [S 0] [S 21] [S 0] [S 21] [S 22] [S 0] [S 0] 
  15 [S 0] [S 23] [S 0] [S 23] [S 0] [S 0] [S 23] [S 23] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
flushWriteBuffer | now: 455800
flushWriteBuffer | empty!
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
ENDING EPOCH [24]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] 
   1 [S 0] [M 24] [M 24] [M 24] [S 0] [S 0] [S 0] [M 24] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 22] [S 0] [S 0] 
   3 [S 0] [M 24] [S 0] [S 0] [S 0] [M 24] [M 24] [M 24] 
   4 [S 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 0] [M 24] [S 0] [M 24] [M 24] [S 0] [M 24] 
   6 [S 21] [S 0] [S 21] [S 0] [S 22] [S 0] [S 21] [S 0] 
   7 [S 0] [M 24] [M 24] [S 0] [S 0] [M 24] [S 0] [M 24] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 22] [S 0] 
   9 [S 0] [S 0] [M 24] [S 0] [M 24] [M 24] [S 0] [M 24] 
  10 [S 21] [S 22] [S 0] [S 0] [S 21] [M 24] [S 0] [S 21] 
  11 [S 0] [S 0] [M 24] [M 24] [M 24] [S 0] [M 24] [M 24] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [M 24] [M 24] [S 0] [M 24] [M 24] 
  14 [S 21] [S 0] [S 21] [S 0] [S 0] [S 22] [S 0] [S 0] 
  15 [S 0] [M 24] [S 0] [M 24] [S 0] [S 0] [M 24] [M 24] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
EPOCH [24] PERSISTED.
STARTING [25]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] 
   1 [S 0] [S 24] [S 24] [S 24] [S 0] [S 0] [S 0] [S 24] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 22] [S 0] [S 0] 
   3 [S 0] [S 24] [S 0] [S 0] [S 0] [S 24] [S 24] [S 24] 
   4 [S 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 0] [S 24] [S 0] [S 24] [S 24] [S 0] [S 24] 
   6 [S 21] [S 0] [S 21] [S 0] [S 22] [S 0] [S 21] [S 0] 
   7 [S 0] [S 24] [S 24] [S 0] [S 0] [S 24] [S 0] [S 24] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 22] [S 0] 
   9 [S 0] [S 0] [S 24] [S 0] [S 24] [S 24] [S 0] [S 24] 
  10 [S 21] [S 22] [S 0] [S 0] [S 21] [S 24] [S 0] [S 21] 
  11 [S 0] [S 0] [S 24] [S 24] [S 24] [S 0] [S 24] [S 24] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [S 24] [S 24] [S 0] [S 24] [S 24] 
  14 [S 21] [S 0] [S 21] [S 0] [S 0] [S 22] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [S 0] [S 0] [S 24] [S 24] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (25) latency = 125
flushWriteBuffer | now: 456800
flushWriteBuffer | empty!
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
ENDING EPOCH [25]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] 
   1 [S 0] [M 25] [M 25] [S 24] [S 0] [S 0] [S 0] [M 25] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 22] [S 0] [S 0] 
   3 [S 0] [M 25] [S 0] [S 0] [S 0] [M 25] [S 24] [M 25] 
   4 [S 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 0] [M 25] [S 0] [M 25] [M 25] [S 0] [S 24] 
   6 [S 21] [S 0] [S 21] [S 0] [S 22] [S 0] [S 21] [S 0] 
   7 [S 0] [M 25] [M 25] [S 0] [S 0] [M 25] [S 0] [S 24] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 22] [S 0] 
   9 [S 0] [S 0] [M 25] [S 0] [M 25] [S 24] [S 0] [M 25] 
  10 [S 21] [S 22] [S 0] [S 0] [S 21] [M 25] [S 0] [S 21] 
  11 [S 0] [S 0] [M 25] [M 25] [M 25] [S 0] [S 24] [M 25] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [M 25] [M 25] [S 0] [S 24] [M 25] 
  14 [S 21] [S 0] [S 21] [S 0] [S 0] [S 22] [S 0] [S 0] 
  15 [S 0] [M 25] [S 0] [M 25] [S 0] [S 0] [S 24] [M 25] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
EPOCH [25] PERSISTED.
STARTING [26]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] 
   1 [S 0] [S 25] [S 25] [S 24] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [S 21] [S 0] [S 21] [S 21] [S 22] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 24] [S 25] 
   4 [S 22] [S 0] [S 14] [S 0] [S 21] [S 21] [S 0] [S 21] 
   5 [S 0] [S 0] [S 25] [S 0] [S 25] [S 25] [S 0] [S 24] 
   6 [S 21] [S 0] [S 21] [S 0] [S 22] [S 0] [S 21] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 24] 
   8 [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] [S 22] [S 0] 
   9 [S 0] [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 25] 
  10 [S 21] [S 22] [S 0] [S 0] [S 21] [S 25] [S 0] [S 21] 
  11 [S 0] [S 0] [S 25] [S 25] [S 25] [S 0] [S 24] [S 25] 
  12 [S 0] [S 21] [S 21] [S 0] [S 0] [S 22] [S 0] [S 21] 
  13 [S 0] [S 0] [S 0] [S 25] [S 25] [S 0] [S 24] [S 25] 
  14 [S 21] [S 0] [S 21] [S 0] [S 0] [S 22] [S 0] [S 0] 
  15 [S 0] [S 25] [S 0] [S 25] [S 0] [S 0] [S 24] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 457800
flushWriteBuffer | empty!
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 130
LOG | (26) latency = 125
LOG | (26) latency = 129
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 129
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 130
LOG | (26) latency = 125
LOG | (26) latency = 125
flushWriteBuffer | now: 458800
flushWriteBuffer | empty!
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 129
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 130
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 130
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 129
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 130
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
ENDING EPOCH [26]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 26] [M 26] [M 26] [S 0] [M 26] [S 0] 
   1 [S 0] [S 25] [S 25] [M 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [M 26] [S 0] [M 26] [M 26] [M 26] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [M 26] [S 25] 
   4 [S 22] [M 26] [M 26] [M 26] [S 0] [M 26] [S 0] [S 21] 
   5 [S 0] [S 0] [M 26] [S 0] [S 25] [S 25] [S 0] [M 26] 
   6 [M 26] [S 0] [M 26] [S 0] [M 26] [S 0] [M 26] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [M 26] 
   8 [M 26] [M 26] [S 0] [S 0] [M 26] [S 0] [M 26] [S 0] 
   9 [S 0] [S 0] [M 26] [S 0] [S 25] [M 26] [S 0] [S 25] 
  10 [M 26] [S 22] [S 0] [S 0] [M 26] [M 26] [S 0] [M 26] 
  11 [S 0] [S 0] [S 25] [S 25] [M 26] [S 0] [M 26] [M 26] 
  12 [S 0] [M 26] [M 26] [S 0] [S 0] [M 26] [S 0] [M 26] 
  13 [S 0] [S 0] [S 0] [S 25] [S 25] [S 0] [M 26] [S 25] 
  14 [M 26] [M 26] [M 26] [S 0] [S 0] [M 26] [S 0] [S 0] 
  15 [S 0] [M 26] [S 0] [S 25] [S 0] [S 0] [M 26] [S 25] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 37.5%
scanning set 5: 25.0%
scanning set 9: 25.0%
scanning set 15: 25.0%
scanning set 1: 12.5%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 13: 12.5%
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
EPOCH [26] PERSISTED.
STARTING [27]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] [S 0] 
   1 [S 0] [S 25] [S 25] [S 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [S 26] [S 0] [S 26] [S 26] [S 26] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 26] [S 25] 
   4 [S 22] [S 26] [S 26] [S 26] [S 0] [S 26] [S 0] [S 21] 
   5 [S 0] [S 0] [S 26] [S 0] [S 25] [S 25] [S 0] [S 26] 
   6 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 26] 
   8 [S 26] [S 26] [S 0] [S 0] [S 26] [S 0] [S 26] [S 0] 
   9 [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 0] [S 25] 
  10 [S 26] [S 22] [S 0] [S 0] [S 26] [S 26] [S 0] [S 26] 
  11 [S 0] [S 0] [S 25] [S 25] [S 26] [S 0] [S 26] [S 26] 
  12 [S 0] [S 26] [S 26] [S 0] [S 0] [S 26] [S 0] [S 26] 
  13 [S 0] [S 0] [S 0] [S 25] [S 25] [S 0] [S 26] [S 25] 
  14 [S 26] [S 26] [S 26] [S 0] [S 0] [S 26] [S 0] [S 0] 
  15 [S 0] [S 26] [S 0] [S 25] [S 0] [S 0] [S 26] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 45) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (27) latency = 340
flushWriteBuffer | now: 459800
flushWriteBuffer | empty!
LOG | (27) latency = 125
LOG | (27) latency = 125
LOG | (27) latency = 125
LOG | (27) latency = 125
flushWriteBuffer | now: 460800
flushWriteBuffer | empty!
LOG | (27) latency = 125
LOG | (27) latency = 125
LOG | (27) latency = 125
LOG | (27) latency = 125
ENDING EPOCH [27]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 27] [M 27] [M 27] [S 0] [M 27] [S 0] 
   1 [S 0] [S 25] [S 25] [S 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [M 27] [S 0] [M 27] [M 27] [M 27] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 26] [S 25] 
   4 [S 22] [M 27] [M 27] [M 27] [S 0] [M 27] [S 0] [S 21] 
   5 [S 0] [S 0] [S 26] [S 0] [S 25] [S 25] [S 0] [S 26] 
   6 [M 27] [S 0] [M 27] [S 0] [M 27] [S 0] [M 27] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 26] 
   8 [M 27] [M 27] [S 0] [S 0] [M 27] [S 0] [M 27] [S 0] 
   9 [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 0] [S 25] 
  10 [M 27] [S 0] [M 27] [S 0] [M 27] [M 27] [S 0] [M 27] 
  11 [S 0] [S 0] [S 25] [S 25] [S 26] [S 0] [S 26] [M 27] 
  12 [S 0] [M 27] [M 27] [S 0] [S 0] [M 27] [S 0] [M 27] 
  13 [S 0] [S 0] [S 0] [S 0] [S 25] [S 0] [S 26] [S 25] 
  14 [M 27] [M 27] [M 27] [S 0] [S 0] [M 27] [S 0] [S 0] 
  15 [S 0] [S 26] [S 0] [S 25] [S 0] [S 0] [S 26] [S 25] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
EPOCH [27] PERSISTED.
STARTING [28]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 27] [S 27] [S 27] [S 0] [S 27] [S 0] 
   1 [S 0] [S 25] [S 25] [S 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [S 27] [S 0] [S 27] [S 27] [S 27] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 26] [S 25] 
   4 [S 22] [S 27] [S 27] [S 27] [S 0] [S 27] [S 0] [S 21] 
   5 [S 0] [S 0] [S 26] [S 0] [S 25] [S 25] [S 0] [S 26] 
   6 [S 27] [S 0] [S 27] [S 0] [S 27] [S 0] [S 27] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 26] 
   8 [S 27] [S 27] [S 0] [S 0] [S 27] [S 0] [S 27] [S 0] 
   9 [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 0] [S 25] 
  10 [S 27] [S 0] [S 27] [S 0] [S 27] [S 27] [S 0] [S 27] 
  11 [S 0] [S 0] [S 25] [S 25] [S 26] [S 0] [S 26] [S 27] 
  12 [S 0] [S 27] [S 27] [S 0] [S 0] [S 27] [S 0] [S 27] 
  13 [S 0] [S 0] [S 0] [S 0] [S 25] [S 0] [S 26] [S 25] 
  14 [S 27] [S 27] [S 27] [S 0] [S 0] [S 27] [S 0] [S 0] 
  15 [S 0] [S 26] [S 0] [S 25] [S 0] [S 0] [S 26] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 45) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (28) latency = 125
flushWriteBuffer | now: 461800
flushWriteBuffer | empty!
LOG | (28) latency = 125
LOG | (28) latency = 125
LOG | (28) latency = 125
LOG | (28) latency = 125
LOG | (28) latency = 125
ENDING EPOCH [28]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 28] [M 28] [S 27] [S 0] [M 28] [S 0] 
   1 [S 0] [S 25] [S 25] [S 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [M 28] [S 0] [M 28] [M 28] [S 27] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 26] [S 25] 
   4 [S 22] [M 28] [M 28] [S 27] [S 0] [M 28] [S 0] [S 0] 
   5 [S 0] [S 0] [S 26] [S 0] [S 25] [S 25] [S 0] [S 26] 
   6 [M 28] [S 0] [M 28] [S 0] [S 27] [S 0] [M 28] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 26] 
   8 [M 28] [M 28] [S 0] [S 0] [M 28] [S 0] [S 27] [S 0] 
   9 [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 0] [S 25] 
  10 [M 28] [S 0] [S 27] [S 0] [M 28] [M 28] [S 0] [M 28] 
  11 [S 0] [S 0] [S 25] [S 25] [S 26] [S 0] [S 26] [M 28] 
  12 [S 0] [M 28] [M 28] [S 0] [S 0] [S 27] [S 0] [M 28] 
  13 [S 0] [S 0] [S 0] [S 0] [S 25] [S 0] [S 26] [S 25] 
  14 [M 28] [M 28] [M 28] [S 0] [S 0] [S 27] [S 0] [S 0] 
  15 [S 0] [S 26] [S 0] [S 25] [S 0] [S 0] [S 26] [S 25] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
EPOCH [28] PERSISTED.
STARTING [29]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 28] [S 28] [S 27] [S 0] [S 28] [S 0] 
   1 [S 0] [S 25] [S 25] [S 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [S 28] [S 0] [S 28] [S 28] [S 27] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 26] [S 25] 
   4 [S 22] [S 28] [S 28] [S 27] [S 0] [S 28] [S 0] [S 0] 
   5 [S 0] [S 0] [S 26] [S 0] [S 25] [S 25] [S 0] [S 26] 
   6 [S 28] [S 0] [S 28] [S 0] [S 27] [S 0] [S 28] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 26] 
   8 [S 28] [S 28] [S 0] [S 0] [S 28] [S 0] [S 27] [S 0] 
   9 [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 0] [S 25] 
  10 [S 28] [S 0] [S 27] [S 0] [S 28] [S 28] [S 0] [S 28] 
  11 [S 0] [S 0] [S 25] [S 25] [S 26] [S 0] [S 26] [S 28] 
  12 [S 0] [S 28] [S 28] [S 0] [S 0] [S 27] [S 0] [S 28] 
  13 [S 0] [S 0] [S 0] [S 0] [S 25] [S 0] [S 26] [S 25] 
  14 [S 28] [S 28] [S 28] [S 0] [S 0] [S 27] [S 0] [S 0] 
  15 [S 0] [S 26] [S 0] [S 25] [S 0] [S 0] [S 26] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 462800
flushWriteBuffer | empty!
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
flushWriteBuffer | now: 463800
flushWriteBuffer | empty!
LOG | (29) latency = 125
LOG | (29) latency = 125
ENDING EPOCH [29]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 29] [M 29] [M 29] [S 0] [M 29] [S 0] 
   1 [S 0] [S 25] [S 25] [S 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [M 29] [S 0] [M 29] [M 29] [M 29] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 26] [S 25] 
   4 [S 22] [M 29] [M 29] [M 29] [S 0] [M 29] [S 0] [S 0] 
   5 [S 0] [S 0] [S 26] [S 0] [S 25] [S 25] [S 0] [S 26] 
   6 [M 29] [S 0] [M 29] [S 0] [M 29] [S 0] [M 29] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 26] 
   8 [M 29] [M 29] [S 0] [S 0] [M 29] [S 0] [M 29] [S 0] 
   9 [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 0] [S 25] 
  10 [M 29] [S 0] [M 29] [S 0] [M 29] [M 29] [S 0] [M 29] 
  11 [S 0] [S 0] [S 25] [S 25] [S 26] [S 0] [S 26] [M 29] 
  12 [S 0] [M 29] [M 29] [S 0] [S 0] [M 29] [S 0] [M 29] 
  13 [S 0] [S 0] [S 0] [S 0] [S 25] [S 0] [S 26] [S 25] 
  14 [M 29] [M 29] [M 29] [S 0] [S 0] [M 29] [S 0] [S 0] 
  15 [S 0] [S 26] [S 0] [S 0] [S 0] [S 0] [S 26] [S 25] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
EPOCH [29] PERSISTED.
STARTING [30]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 29] [S 0] [S 29] [S 0] 
   1 [S 0] [S 25] [S 25] [S 26] [S 0] [S 0] [S 0] [S 25] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 29] [S 0] [S 0] 
   3 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 26] [S 25] 
   4 [S 22] [S 29] [S 29] [S 29] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [S 26] [S 0] [S 25] [S 25] [S 0] [S 26] 
   6 [S 29] [S 0] [S 29] [S 0] [S 29] [S 0] [S 29] [S 0] 
   7 [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 0] [S 26] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 29] [S 0] 
   9 [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 0] [S 25] 
  10 [S 29] [S 0] [S 29] [S 0] [S 29] [S 29] [S 0] [S 29] 
  11 [S 0] [S 0] [S 25] [S 25] [S 26] [S 0] [S 26] [S 29] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 29] 
  13 [S 0] [S 0] [S 0] [S 0] [S 25] [S 0] [S 26] [S 25] 
  14 [S 29] [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 0] 
  15 [S 0] [S 26] [S 0] [S 0] [S 0] [S 0] [S 26] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 129
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 129
LOG | (30) latency = 125
LOG | (30) latency = 125
flushWriteBuffer | now: 464800
flushWriteBuffer | empty!
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 130
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 129
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 130
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 130
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 129
LOG | (30) latency = 125
LOG | (30) latency = 125
flushWriteBuffer | now: 465800
flushWriteBuffer | empty!
LOG | (30) latency = 125
LOG | (30) latency = 125
ENDING EPOCH [30]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [M 30] [S 0] [S 29] [S 0] 
   1 [S 0] [M 30] [M 30] [S 26] [S 0] [S 0] [S 0] [M 30] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [M 30] [S 0] [S 0] 
   3 [S 0] [M 30] [S 0] [S 0] [M 30] [M 30] [S 26] [M 30] 
   4 [S 22] [S 29] [S 29] [M 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [M 30] [S 0] [M 30] [M 30] [S 0] [M 30] 
   6 [S 29] [S 0] [S 29] [S 0] [M 30] [S 0] [S 29] [S 0] 
   7 [S 0] [M 30] [M 30] [S 0] [S 0] [M 30] [S 0] [S 26] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [M 30] [S 0] 
   9 [S 0] [M 30] [S 26] [S 0] [M 30] [M 30] [S 0] [M 30] 
  10 [S 29] [S 0] [M 30] [S 0] [S 29] [M 30] [S 0] [S 29] 
  11 [S 0] [S 0] [M 30] [M 30] [S 26] [S 0] [M 30] [M 30] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [M 30] [S 0] [S 29] 
  13 [S 0] [S 0] [S 0] [S 0] [M 30] [S 0] [M 30] [M 30] 
  14 [S 29] [S 29] [S 29] [S 0] [S 0] [M 30] [S 0] [S 0] 
  15 [S 0] [M 30] [M 30] [S 0] [S 0] [S 0] [M 30] [M 30] 
============================================================
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 7: 37.5%
scanning set 13: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
EPOCH [30] PERSISTED.
STARTING [31]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] 
   1 [S 0] [S 30] [S 30] [S 26] [S 0] [S 0] [S 0] [S 30] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] 
   3 [S 0] [S 30] [S 0] [S 0] [S 30] [S 30] [S 26] [S 30] 
   4 [S 22] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [S 30] [S 0] [S 30] [S 30] [S 0] [S 30] 
   6 [S 29] [S 0] [S 29] [S 0] [S 30] [S 0] [S 29] [S 0] 
   7 [S 0] [S 30] [S 30] [S 0] [S 0] [S 30] [S 0] [S 26] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 30] [S 26] [S 0] [S 30] [S 30] [S 0] [S 30] 
  10 [S 29] [S 0] [S 30] [S 0] [S 29] [S 30] [S 0] [S 29] 
  11 [S 0] [S 0] [S 30] [S 30] [S 26] [S 0] [S 30] [S 30] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 29] 
  13 [S 0] [S 0] [S 0] [S 0] [S 30] [S 0] [S 30] [S 30] 
  14 [S 29] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 0] 
  15 [S 0] [S 30] [S 30] [S 0] [S 0] [S 0] [S 30] [S 30] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG | (31) latency = 320
LOG | (31) latency = 313
LOG | (31) latency = 307
LOG | (31) latency = 160
LOG | (31) latency = 151
LOG | (31) latency = 125
LOG | (31) latency = 125
LOG | (31) latency = 125
flushWriteBuffer | now: 466800
flushWriteBuffer | empty!
LOG | (31) latency = 125
LOG | (31) latency = 125
LOG | (31) latency = 125
LOG | (31) latency = 125
ENDING EPOCH [31]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] 
   1 [S 0] [M 31] [M 31] [M 31] [S 0] [S 0] [S 0] [M 31] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] 
   3 [S 0] [M 31] [S 0] [S 0] [M 31] [M 31] [S 0] [M 31] 
   4 [S 22] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [M 31] [S 0] [M 31] [M 31] [S 0] [M 31] 
   6 [S 29] [S 0] [S 29] [S 0] [S 30] [S 0] [S 29] [S 0] 
   7 [S 0] [M 31] [M 31] [S 0] [S 0] [M 31] [S 0] [M 31] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [M 31] [S 26] [S 0] [M 31] [M 31] [S 0] [M 31] 
  10 [S 29] [S 0] [S 30] [S 0] [S 29] [M 31] [S 0] [S 29] 
  11 [S 0] [S 0] [M 31] [M 31] [M 31] [S 0] [M 31] [M 31] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 29] 
  13 [S 0] [S 0] [M 31] [S 0] [M 31] [S 0] [M 31] [M 31] 
  14 [S 29] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 0] 
  15 [S 0] [M 31] [M 31] [S 0] [S 0] [S 0] [M 31] [M 31] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
EPOCH [31] PERSISTED.
STARTING [32]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] 
   1 [S 0] [S 31] [S 31] [S 31] [S 0] [S 0] [S 0] [S 31] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] 
   3 [S 0] [S 31] [S 0] [S 0] [S 31] [S 31] [S 0] [S 31] 
   4 [S 22] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [S 31] [S 0] [S 31] [S 31] [S 0] [S 31] 
   6 [S 29] [S 0] [S 29] [S 0] [S 30] [S 0] [S 29] [S 0] 
   7 [S 0] [S 31] [S 31] [S 0] [S 0] [S 31] [S 0] [S 31] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 31] [S 26] [S 0] [S 31] [S 31] [S 0] [S 31] 
  10 [S 29] [S 0] [S 30] [S 0] [S 29] [S 31] [S 0] [S 29] 
  11 [S 0] [S 0] [S 31] [S 31] [S 31] [S 0] [S 31] [S 31] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 29] 
  13 [S 0] [S 0] [S 31] [S 0] [S 31] [S 0] [S 31] [S 31] 
  14 [S 29] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 0] 
  15 [S 0] [S 31] [S 31] [S 0] [S 0] [S 0] [S 31] [S 31] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (32) latency = 125
flushWriteBuffer | now: 467800
flushWriteBuffer | empty!
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
flushWriteBuffer | now: 468800
flushWriteBuffer | empty!
LOG | (32) latency = 125
ENDING EPOCH [32]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] 
   1 [S 0] [M 32] [M 32] [M 32] [S 0] [S 0] [S 0] [M 32] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] 
   3 [S 0] [M 32] [S 0] [S 0] [M 32] [M 32] [S 0] [M 32] 
   4 [S 22] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [M 32] [S 0] [M 32] [M 32] [S 0] [M 32] 
   6 [S 29] [S 0] [S 29] [S 0] [S 30] [S 0] [S 29] [S 0] 
   7 [S 0] [M 32] [M 32] [S 0] [S 0] [M 32] [S 0] [M 32] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [M 32] [S 0] [S 0] [M 32] [M 32] [S 0] [M 32] 
  10 [S 29] [S 0] [S 30] [S 0] [S 29] [M 32] [S 0] [S 29] 
  11 [S 0] [S 0] [M 32] [M 32] [M 32] [S 0] [M 32] [M 32] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 29] 
  13 [S 0] [S 0] [M 32] [S 0] [M 32] [S 0] [M 32] [M 32] 
  14 [S 29] [S 29] [S 0] [S 0] [S 0] [S 30] [S 0] [S 0] 
  15 [S 0] [M 32] [M 32] [S 0] [S 0] [S 0] [M 32] [M 32] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
EPOCH [32] PERSISTED.
STARTING [33]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] 
   1 [S 0] [S 32] [S 32] [S 32] [S 0] [S 0] [S 0] [S 32] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] 
   3 [S 0] [S 32] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
   4 [S 22] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [S 32] [S 0] [S 32] [S 32] [S 0] [S 32] 
   6 [S 29] [S 0] [S 29] [S 0] [S 30] [S 0] [S 29] [S 0] 
   7 [S 0] [S 32] [S 32] [S 0] [S 0] [S 32] [S 0] [S 32] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 32] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 29] [S 0] [S 30] [S 0] [S 29] [S 32] [S 0] [S 29] 
  11 [S 0] [S 0] [S 32] [S 32] [S 32] [S 0] [S 32] [S 32] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 29] 
  13 [S 0] [S 0] [S 32] [S 0] [S 32] [S 0] [S 32] [S 32] 
  14 [S 29] [S 29] [S 0] [S 0] [S 0] [S 30] [S 0] [S 0] 
  15 [S 0] [S 32] [S 32] [S 0] [S 0] [S 0] [S 32] [S 32] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
flushWriteBuffer | now: 469800
flushWriteBuffer | empty!
LOG | (33) latency = 125
LOG | (33) latency = 125
ENDING EPOCH [33]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] 
   1 [S 0] [M 33] [S 32] [M 33] [S 0] [S 0] [S 0] [M 33] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] 
   3 [S 0] [M 33] [S 0] [S 0] [M 33] [S 32] [S 0] [M 33] 
   4 [S 22] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [S 32] [S 0] [M 33] [M 33] [S 0] [M 33] 
   6 [S 29] [S 0] [S 29] [S 0] [S 30] [S 0] [S 29] [S 0] 
   7 [S 0] [M 33] [M 33] [S 0] [S 0] [S 32] [S 0] [M 33] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [M 33] [S 0] [S 0] [M 33] [S 32] [S 0] [M 33] 
  10 [S 29] [S 0] [S 30] [S 0] [S 29] [M 33] [S 0] [S 29] 
  11 [S 0] [S 0] [M 33] [M 33] [M 33] [S 0] [S 32] [M 33] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 29] 
  13 [S 0] [S 0] [M 33] [S 0] [M 33] [S 0] [S 32] [M 33] 
  14 [S 29] [S 29] [S 0] [S 0] [S 0] [S 30] [S 0] [S 0] 
  15 [S 0] [S 32] [M 33] [S 0] [S 0] [S 0] [M 33] [M 33] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
EPOCH [33] PERSISTED.
STARTING [34]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] 
   1 [S 0] [S 33] [S 32] [S 33] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [S 29] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 32] [S 0] [S 33] 
   4 [S 22] [S 29] [S 29] [S 30] [S 0] [S 29] [S 0] [S 0] 
   5 [S 0] [S 0] [S 32] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [S 29] [S 0] [S 29] [S 0] [S 30] [S 0] [S 29] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 32] [S 0] [S 33] 
   8 [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 32] [S 0] [S 33] 
  10 [S 29] [S 0] [S 30] [S 0] [S 29] [S 33] [S 0] [S 29] 
  11 [S 0] [S 0] [S 33] [S 33] [S 33] [S 0] [S 32] [S 33] 
  12 [S 0] [S 29] [S 29] [S 0] [S 0] [S 30] [S 0] [S 29] 
  13 [S 0] [S 0] [S 33] [S 0] [S 33] [S 0] [S 32] [S 33] 
  14 [S 29] [S 29] [S 0] [S 0] [S 0] [S 30] [S 0] [S 0] 
  15 [S 0] [S 32] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 130
LOG | (34) latency = 125
LOG | (34) latency = 125
flushWriteBuffer | now: 470800
flushWriteBuffer | empty!
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 130
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 130
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 130
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 130
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 130
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 130
LOG | (34) latency = 125
LOG | (34) latency = 125
ENDING EPOCH [34]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (31.25%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 34] [S 0] [M 34] [M 34] [M 34] [S 0] 
   1 [S 0] [S 33] [M 34] [M 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [M 34] [S 0] [M 34] [M 34] [S 30] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [M 34] [S 0] [S 33] 
   4 [M 34] [M 34] [S 0] [S 30] [S 0] [S 29] [M 34] [S 0] 
   5 [S 0] [S 0] [M 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [M 34] [S 0] [M 34] [S 0] [M 34] [S 0] [M 34] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [M 34] [S 0] [M 34] 
   8 [M 34] [M 34] [S 0] [S 0] [M 34] [S 0] [S 30] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [M 34] [S 0] [S 33] 
  10 [M 34] [S 0] [S 30] [S 0] [M 34] [M 34] [S 0] [M 34] 
  11 [S 0] [S 0] [S 33] [S 33] [M 34] [S 0] [M 34] [M 34] 
  12 [S 0] [M 34] [M 34] [S 0] [S 0] [S 30] [S 0] [M 34] 
  13 [S 0] [S 0] [M 34] [S 0] [S 33] [S 0] [M 34] [S 33] 
  14 [M 34] [M 34] [S 0] [S 0] [S 0] [M 34] [S 0] [S 0] 
  15 [S 0] [M 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
scanning set 0: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 25.0%
scanning set 7: 25.0%
scanning set 13: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 15: 12.5%
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
EPOCH [34] PERSISTED.
STARTING [35]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 34] [S 0] [S 34] [S 34] [S 34] [S 0] 
   1 [S 0] [S 33] [S 34] [S 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [S 34] [S 0] [S 34] [S 34] [S 30] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
   4 [S 34] [S 34] [S 0] [S 30] [S 0] [S 29] [S 34] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [S 34] [S 0] [S 34] [S 0] [S 34] [S 0] [S 34] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 34] [S 0] [S 34] 
   8 [S 34] [S 34] [S 0] [S 0] [S 34] [S 0] [S 30] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
  10 [S 34] [S 0] [S 30] [S 0] [S 34] [S 34] [S 0] [S 34] 
  11 [S 0] [S 0] [S 33] [S 33] [S 34] [S 0] [S 34] [S 34] 
  12 [S 0] [S 34] [S 34] [S 0] [S 0] [S 30] [S 0] [S 34] 
  13 [S 0] [S 0] [S 34] [S 0] [S 33] [S 0] [S 34] [S 33] 
  14 [S 34] [S 34] [S 0] [S 0] [S 0] [S 34] [S 0] [S 0] 
  15 [S 0] [S 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
flushWriteBuffer | now: 471800
flushWriteBuffer | empty!
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG | (35) latency = 178
LOG | (35) latency = 172
LOG | (35) latency = 177
LOG | (35) latency = 151
LOG | (35) latency = 144
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
flushWriteBuffer | now: 472800
flushWriteBuffer | empty!
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
ENDING EPOCH [35]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 35] [S 0] [M 35] [M 35] [M 35] [S 0] 
   1 [S 0] [S 33] [S 34] [S 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [M 35] [S 0] [M 35] [M 35] [M 35] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
   4 [M 35] [M 35] [S 0] [S 30] [M 35] [S 29] [M 35] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [M 35] [S 0] [M 35] [S 0] [M 35] [S 0] [M 35] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 34] [S 0] [S 34] 
   8 [M 35] [M 35] [S 0] [S 0] [M 35] [S 0] [M 35] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
  10 [M 35] [M 35] [S 0] [S 0] [M 35] [M 35] [S 0] [M 35] 
  11 [S 0] [S 0] [S 33] [S 33] [S 34] [S 0] [S 34] [M 35] 
  12 [S 0] [M 35] [M 35] [S 0] [S 0] [M 35] [S 0] [M 35] 
  13 [S 0] [S 0] [S 34] [S 0] [S 33] [S 0] [S 34] [S 0] 
  14 [M 35] [M 35] [S 0] [S 0] [S 0] [M 35] [S 0] [M 35] 
  15 [S 0] [S 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
EPOCH [35] PERSISTED.
STARTING [36]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 35] [S 0] [S 35] [S 35] [S 35] [S 0] 
   1 [S 0] [S 33] [S 34] [S 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [S 35] [S 0] [S 35] [S 35] [S 35] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
   4 [S 35] [S 35] [S 0] [S 30] [S 35] [S 29] [S 35] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [S 35] [S 0] [S 35] [S 0] [S 35] [S 0] [S 35] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 34] [S 0] [S 34] 
   8 [S 35] [S 35] [S 0] [S 0] [S 35] [S 0] [S 35] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
  10 [S 35] [S 35] [S 0] [S 0] [S 35] [S 35] [S 0] [S 35] 
  11 [S 0] [S 0] [S 33] [S 33] [S 34] [S 0] [S 34] [S 35] 
  12 [S 0] [S 35] [S 35] [S 0] [S 0] [S 35] [S 0] [S 35] 
  13 [S 0] [S 0] [S 34] [S 0] [S 33] [S 0] [S 34] [S 0] 
  14 [S 35] [S 35] [S 0] [S 0] [S 0] [S 35] [S 0] [S 35] 
  15 [S 0] [S 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 473800
flushWriteBuffer | empty!
LOG | (36) latency = 125
LOG | (36) latency = 125
LOG | (36) latency = 125
LOG | (36) latency = 125
LOG | (36) latency = 125
flushWriteBuffer | now: 474800
flushWriteBuffer | empty!
LOG | (36) latency = 125
ENDING EPOCH [36]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 36] [S 0] [M 36] [S 35] [M 36] [S 0] 
   1 [S 0] [S 33] [S 34] [S 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [M 36] [S 0] [M 36] [M 36] [S 35] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
   4 [M 36] [M 36] [S 0] [S 30] [S 35] [S 0] [M 36] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [M 36] [S 0] [M 36] [S 0] [S 35] [S 0] [M 36] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 34] [S 0] [S 34] 
   8 [M 36] [M 36] [S 0] [S 0] [M 36] [S 0] [S 35] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
  10 [M 36] [S 35] [S 0] [S 0] [M 36] [M 36] [S 0] [M 36] 
  11 [S 0] [S 0] [S 33] [S 33] [S 34] [S 0] [S 34] [M 36] 
  12 [S 0] [M 36] [M 36] [S 0] [S 0] [S 35] [S 0] [M 36] 
  13 [S 0] [S 0] [S 34] [S 0] [S 33] [S 0] [S 34] [S 0] 
  14 [M 36] [M 36] [S 0] [S 0] [S 0] [M 36] [S 0] [S 35] 
  15 [S 0] [S 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
EPOCH [36] PERSISTED.
STARTING [37]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 36] [S 0] [S 36] [S 35] [S 36] [S 0] 
   1 [S 0] [S 33] [S 34] [S 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [S 36] [S 0] [S 36] [S 36] [S 35] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
   4 [S 36] [S 36] [S 0] [S 30] [S 35] [S 0] [S 36] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [S 36] [S 0] [S 36] [S 0] [S 35] [S 0] [S 36] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 34] [S 0] [S 34] 
   8 [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 35] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
  10 [S 36] [S 35] [S 0] [S 0] [S 36] [S 36] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [S 33] [S 34] [S 0] [S 34] [S 36] 
  12 [S 0] [S 36] [S 36] [S 0] [S 0] [S 35] [S 0] [S 36] 
  13 [S 0] [S 0] [S 34] [S 0] [S 33] [S 0] [S 34] [S 0] 
  14 [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] [S 0] [S 35] 
  15 [S 0] [S 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
flushWriteBuffer | now: 475800
flushWriteBuffer | empty!
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
ENDING EPOCH [37]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 37] [S 0] [M 37] [M 37] [M 37] [S 0] 
   1 [S 0] [S 33] [S 34] [S 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [M 37] [S 0] [M 37] [M 37] [M 37] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
   4 [M 37] [M 37] [S 0] [S 30] [M 37] [S 0] [M 37] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [M 37] [S 0] [M 37] [S 0] [M 37] [S 0] [M 37] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 34] [S 0] [S 34] 
   8 [M 37] [M 37] [S 0] [S 0] [M 37] [S 0] [M 37] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
  10 [M 37] [M 37] [S 0] [S 0] [M 37] [M 37] [S 0] [M 37] 
  11 [S 0] [S 0] [S 33] [S 33] [S 34] [S 0] [S 34] [M 37] 
  12 [S 0] [M 37] [M 37] [S 0] [S 0] [M 37] [S 0] [M 37] 
  13 [S 0] [S 0] [S 34] [S 0] [S 33] [S 0] [S 34] [S 0] 
  14 [M 37] [M 37] [S 0] [S 0] [S 0] [M 37] [S 0] [M 37] 
  15 [S 0] [S 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
EPOCH [37] PERSISTED.
STARTING [38]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] [S 0] 
   1 [S 0] [S 33] [S 34] [S 34] [S 0] [S 0] [S 0] [S 33] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] [S 0] [S 0] 
   3 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
   4 [S 37] [S 37] [S 0] [S 30] [S 37] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 33] [S 33] [S 0] [S 33] 
   6 [S 37] [S 0] [S 37] [S 0] [S 37] [S 0] [S 37] [S 0] 
   7 [S 0] [S 33] [S 33] [S 0] [S 0] [S 34] [S 0] [S 34] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 33] [S 34] [S 0] [S 33] 
  10 [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] [S 37] 
  11 [S 0] [S 0] [S 33] [S 33] [S 34] [S 0] [S 34] [S 37] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
  13 [S 0] [S 0] [S 34] [S 0] [S 33] [S 0] [S 34] [S 0] 
  14 [S 37] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] 
  15 [S 0] [S 34] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 129
LOG | (38) latency = 125
LOG | (38) latency = 125
flushWriteBuffer | now: 476800
flushWriteBuffer | empty!
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 129
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 130
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 129
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 130
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 130
LOG | (38) latency = 125
LOG | (38) latency = 125
flushWriteBuffer | now: 477800
flushWriteBuffer | empty!
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 129
LOG | (38) latency = 125
LOG | (38) latency = 125
ENDING EPOCH [38]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [M 38] [S 37] [S 0] 
   1 [S 0] [M 38] [M 38] [M 38] [S 0] [S 0] [S 0] [M 38] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [M 38] [S 0] [S 0] 
   3 [M 38] [S 33] [S 0] [S 0] [M 38] [S 34] [S 0] [M 38] 
   4 [S 37] [S 37] [S 0] [S 30] [M 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [M 38] [M 38] [S 0] [M 38] 
   6 [S 37] [S 0] [S 37] [S 0] [M 38] [S 0] [S 37] [S 0] 
   7 [S 0] [M 38] [M 38] [S 0] [S 0] [M 38] [S 0] [M 38] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [M 38] [S 0] 
   9 [M 38] [M 38] [S 0] [S 0] [S 33] [S 34] [S 0] [M 38] 
  10 [S 37] [M 38] [S 0] [S 0] [S 37] [M 38] [S 0] [S 37] 
  11 [M 38] [S 0] [S 0] [M 38] [S 34] [S 0] [M 38] [M 38] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [M 38] [S 0] [S 37] 
  13 [M 38] [S 0] [M 38] [S 0] [M 38] [S 0] [S 0] [S 0] 
  14 [S 37] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [M 38] 
  15 [S 0] [S 34] [M 38] [S 0] [S 0] [S 0] [M 38] [M 38] 
============================================================
scanning set 1: 50.0%
scanning set 7: 50.0%
scanning set 11: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
EPOCH [38] PERSISTED.
STARTING [39]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 38] [S 37] [S 0] 
   1 [S 0] [S 38] [S 38] [S 38] [S 0] [S 0] [S 0] [S 38] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 38] [S 0] [S 0] 
   3 [S 38] [S 33] [S 0] [S 0] [S 38] [S 34] [S 0] [S 38] 
   4 [S 37] [S 37] [S 0] [S 30] [S 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 34] [S 0] [S 38] [S 38] [S 0] [S 38] 
   6 [S 37] [S 0] [S 37] [S 0] [S 38] [S 0] [S 37] [S 0] 
   7 [S 0] [S 38] [S 38] [S 0] [S 0] [S 38] [S 0] [S 38] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 38] [S 0] 
   9 [S 38] [S 38] [S 0] [S 0] [S 33] [S 34] [S 0] [S 38] 
  10 [S 37] [S 38] [S 0] [S 0] [S 37] [S 38] [S 0] [S 37] 
  11 [S 38] [S 0] [S 0] [S 38] [S 34] [S 0] [S 38] [S 38] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 38] [S 0] [S 37] 
  13 [S 38] [S 0] [S 38] [S 0] [S 38] [S 0] [S 0] [S 0] 
  14 [S 37] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 38] 
  15 [S 0] [S 34] [S 38] [S 0] [S 0] [S 0] [S 38] [S 38] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG | (39) latency = 158
LOG | (39) latency = 151
LOG | (39) latency = 156
LOG | (39) latency = 150
LOG | (39) latency = 143
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
flushWriteBuffer | now: 478800
flushWriteBuffer | empty!
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
ENDING EPOCH [39]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 38] [S 37] [S 0] 
   1 [S 0] [M 39] [M 39] [M 39] [S 0] [S 0] [S 0] [M 39] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 38] [S 0] [S 0] 
   3 [M 39] [M 39] [S 0] [S 0] [M 39] [S 0] [S 0] [M 39] 
   4 [S 37] [S 37] [S 0] [S 30] [S 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [M 39] [S 0] [M 39] [M 39] [S 0] [M 39] 
   6 [S 37] [S 0] [S 37] [S 0] [S 38] [S 0] [S 37] [S 0] 
   7 [S 0] [M 39] [M 39] [S 0] [S 0] [M 39] [S 0] [M 39] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 38] [S 0] 
   9 [M 39] [M 39] [S 0] [S 0] [M 39] [S 34] [S 0] [M 39] 
  10 [S 37] [S 38] [S 0] [S 0] [S 37] [M 39] [S 0] [S 37] 
  11 [M 39] [S 0] [S 0] [M 39] [M 39] [S 0] [M 39] [M 39] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 38] [S 0] [S 37] 
  13 [M 39] [S 0] [M 39] [S 0] [M 39] [M 39] [S 0] [S 0] 
  14 [S 37] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 38] 
  15 [M 39] [S 0] [M 39] [S 0] [S 0] [S 0] [M 39] [M 39] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
EPOCH [39] PERSISTED.
STARTING [40]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 38] [S 37] [S 0] 
   1 [S 0] [S 39] [S 39] [S 39] [S 0] [S 0] [S 0] [S 39] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 38] [S 0] [S 0] 
   3 [S 39] [S 39] [S 0] [S 0] [S 39] [S 0] [S 0] [S 39] 
   4 [S 37] [S 37] [S 0] [S 30] [S 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 39] [S 0] [S 39] [S 39] [S 0] [S 39] 
   6 [S 37] [S 0] [S 37] [S 0] [S 38] [S 0] [S 37] [S 0] 
   7 [S 0] [S 39] [S 39] [S 0] [S 0] [S 39] [S 0] [S 39] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 38] [S 0] 
   9 [S 39] [S 39] [S 0] [S 0] [S 39] [S 34] [S 0] [S 39] 
  10 [S 37] [S 38] [S 0] [S 0] [S 37] [S 39] [S 0] [S 37] 
  11 [S 39] [S 0] [S 0] [S 39] [S 39] [S 0] [S 39] [S 39] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 38] [S 0] [S 37] 
  13 [S 39] [S 0] [S 39] [S 0] [S 39] [S 39] [S 0] [S 0] 
  14 [S 37] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 38] 
  15 [S 39] [S 0] [S 39] [S 0] [S 0] [S 0] [S 39] [S 39] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG | (40) latency = 125
flushWriteBuffer | now: 479800
flushWriteBuffer | empty!
LOG | (40) latency = 125
LOG | (40) latency = 125
LOG | (40) latency = 125
LOG | (40) latency = 125
LOG | (40) latency = 125
flushWriteBuffer | now: 480800
flushWriteBuffer | empty!
LOG | (40) latency = 125
LOG | (40) latency = 125
ENDING EPOCH [40]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 38] [S 37] [S 0] 
   1 [S 0] [M 40] [M 40] [M 40] [S 0] [S 0] [S 0] [M 40] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 38] [S 0] [S 0] 
   3 [M 40] [M 40] [S 0] [S 0] [M 40] [S 0] [S 0] [M 40] 
   4 [S 37] [S 37] [S 0] [S 30] [S 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [M 40] [S 0] [M 40] [M 40] [S 0] [M 40] 
   6 [S 37] [S 0] [S 37] [S 0] [S 38] [S 0] [S 37] [S 0] 
   7 [S 0] [M 40] [M 40] [S 0] [S 0] [M 40] [S 0] [M 40] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 38] [S 0] 
   9 [M 40] [M 40] [S 0] [S 0] [M 40] [S 0] [S 0] [M 40] 
  10 [S 37] [S 38] [S 0] [S 0] [S 37] [M 40] [S 0] [S 37] 
  11 [M 40] [S 0] [S 0] [M 40] [M 40] [S 0] [M 40] [M 40] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 38] [S 0] [S 37] 
  13 [M 40] [S 0] [M 40] [S 0] [M 40] [M 40] [S 0] [S 0] 
  14 [S 0] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 38] 
  15 [M 40] [S 0] [M 40] [S 0] [S 0] [S 0] [M 40] [M 40] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
EPOCH [40] PERSISTED.
STARTING [41]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 38] [S 37] [S 0] 
   1 [S 0] [S 40] [S 40] [S 40] [S 0] [S 0] [S 0] [S 40] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 38] [S 0] [S 0] 
   3 [S 40] [S 40] [S 0] [S 0] [S 40] [S 0] [S 0] [S 40] 
   4 [S 37] [S 37] [S 0] [S 30] [S 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 40] [S 0] [S 40] [S 40] [S 0] [S 40] 
   6 [S 37] [S 0] [S 37] [S 0] [S 38] [S 0] [S 37] [S 0] 
   7 [S 0] [S 40] [S 40] [S 0] [S 0] [S 40] [S 0] [S 40] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 38] [S 0] 
   9 [S 40] [S 40] [S 0] [S 0] [S 40] [S 0] [S 0] [S 40] 
  10 [S 37] [S 38] [S 0] [S 0] [S 37] [S 40] [S 0] [S 37] 
  11 [S 40] [S 0] [S 0] [S 40] [S 40] [S 0] [S 40] [S 40] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 38] [S 0] [S 37] 
  13 [S 40] [S 0] [S 40] [S 0] [S 40] [S 40] [S 0] [S 0] 
  14 [S 0] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 38] 
  15 [S 40] [S 0] [S 40] [S 0] [S 0] [S 0] [S 40] [S 40] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 125
flushWriteBuffer | now: 481800
flushWriteBuffer | empty!
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 125
ENDING EPOCH [41]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 38] [S 37] [S 0] 
   1 [S 0] [M 41] [M 41] [S 40] [S 0] [S 0] [S 0] [M 41] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 38] [S 0] [S 0] 
   3 [M 41] [M 41] [S 0] [S 0] [M 41] [S 0] [S 0] [S 40] 
   4 [S 37] [S 37] [S 0] [S 30] [S 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 40] [S 0] [M 41] [M 41] [S 0] [M 41] 
   6 [S 37] [S 0] [S 37] [S 0] [S 38] [S 0] [S 37] [S 0] 
   7 [S 0] [M 41] [M 41] [S 0] [S 0] [M 41] [S 0] [S 40] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 38] [S 0] 
   9 [M 41] [M 41] [S 0] [S 0] [M 41] [S 0] [S 0] [S 40] 
  10 [S 37] [S 38] [S 0] [S 0] [S 37] [M 41] [S 0] [S 37] 
  11 [M 41] [S 0] [S 0] [M 41] [S 40] [S 0] [M 41] [M 41] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 38] [S 0] [S 37] 
  13 [M 41] [S 0] [S 40] [S 0] [M 41] [M 41] [S 0] [S 0] 
  14 [S 0] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 38] 
  15 [M 41] [S 0] [S 40] [S 0] [S 0] [S 0] [M 41] [M 41] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
EPOCH [41] PERSISTED.
STARTING [42]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 37] [S 0] [S 37] [S 38] [S 37] [S 0] 
   1 [S 0] [S 41] [S 41] [S 40] [S 0] [S 0] [S 0] [S 41] 
   2 [S 0] [S 37] [S 0] [S 37] [S 37] [S 38] [S 0] [S 0] 
   3 [S 41] [S 41] [S 0] [S 0] [S 41] [S 0] [S 0] [S 40] 
   4 [S 37] [S 37] [S 0] [S 30] [S 38] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 40] [S 0] [S 41] [S 41] [S 0] [S 41] 
   6 [S 37] [S 0] [S 37] [S 0] [S 38] [S 0] [S 37] [S 0] 
   7 [S 0] [S 41] [S 41] [S 0] [S 0] [S 41] [S 0] [S 40] 
   8 [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] [S 38] [S 0] 
   9 [S 41] [S 41] [S 0] [S 0] [S 41] [S 0] [S 0] [S 40] 
  10 [S 37] [S 38] [S 0] [S 0] [S 37] [S 41] [S 0] [S 37] 
  11 [S 41] [S 0] [S 0] [S 41] [S 40] [S 0] [S 41] [S 41] 
  12 [S 0] [S 37] [S 37] [S 0] [S 0] [S 38] [S 0] [S 37] 
  13 [S 41] [S 0] [S 40] [S 0] [S 41] [S 41] [S 0] [S 0] 
  14 [S 0] [S 37] [S 0] [S 0] [S 0] [S 37] [S 0] [S 38] 
  15 [S 41] [S 0] [S 40] [S 0] [S 0] [S 0] [S 41] [S 41] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 127
LOG | (42) latency = 131
LOG | (42) latency = 136
flushWriteBuffer | now: 482800
flushWriteBuffer | empty!
LOG | (42) latency = 140
LOG | (42) latency = 144
LOG | (42) latency = 149
LOG | (42) latency = 153
LOG | (42) latency = 157
LOG | (42) latency = 162
LOG | (42) latency = 166
LOG | (42) latency = 170
LOG | (42) latency = 174
LOG | (42) latency = 176
LOG | (42) latency = 180
LOG | (42) latency = 184
LOG | (42) latency = 187
LOG | (42) latency = 191
LOG | (42) latency = 196
LOG | (42) latency = 200
LOG | (42) latency = 203
LOG | (42) latency = 206
LOG | (42) latency = 125
LOG | (42) latency = 129
LOG | (42) latency = 125
LOG | (42) latency = 129
LOG | (42) latency = 131
flushWriteBuffer | now: 483800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 484800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 129
LOG | (42) latency = 130
LOG | (42) latency = 130
LOG | (42) latency = 131
LOG | (42) latency = 136
LOG | (42) latency = 138
LOG | (42) latency = 140
LOG | (42) latency = 141
flushWriteBuffer | now: 485800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 486800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 487800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 488800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 128
LOG | (42) latency = 131
LOG | (42) latency = 135
LOG | (42) latency = 137
LOG | (42) latency = 141
LOG | (42) latency = 143
LOG | (42) latency = 145
flushWriteBuffer | now: 489800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 490800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 491800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 127
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 492800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 493800
flushWriteBuffer | empty!
flushWriteBuffer | now: 494800
flushWriteBuffer | empty!
flushWriteBuffer | now: 495800
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 496800
flushWriteBuffer | empty!
LOG | (42) latency = 125
ENDING EPOCH [42]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 42] [S 0] [S 0] [S 0] [S 0] [S 0] [M 42] [S 0] 
   1 [M 42] [M 42] [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [S 0] [S 0] [M 42] [S 0] [S 0] [M 42] 
   3 [S 0] [M 42] [S 0] [M 42] [S 0] [S 0] [S 0] [M 42] 
   4 [M 42] [S 37] [S 0] [S 0] [S 38] [S 0] [S 0] [S 0] 
   5 [M 42] [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] [S 41] 
   6 [S 0] [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] [M 42] 
   8 [M 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 41] [S 41] [S 0] [M 42] [M 42] [S 0] [S 0] [M 42] 
  10 [S 0] [S 38] [S 0] [S 0] [M 42] [M 42] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [M 42] [M 42] [S 0] [S 41] [M 42] 
  12 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 42] [S 0] 
  13 [S 0] [S 0] [M 42] [S 0] [M 42] [M 42] [M 42] [S 0] 
  14 [S 0] [M 42] [S 0] [M 42] [S 0] [S 0] [S 0] [S 38] 
  15 [M 42] [M 42] [M 42] [M 42] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 5: 25.0%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 14: 25.0%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
EPOCH [42] PERSISTED.
STARTING [43]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 42] [S 0] 
   1 [S 42] [S 42] [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] [S 42] 
   3 [S 0] [S 42] [S 0] [S 42] [S 0] [S 0] [S 0] [S 42] 
   4 [S 42] [S 37] [S 0] [S 0] [S 38] [S 0] [S 0] [S 0] 
   5 [S 42] [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] [S 41] 
   6 [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] [S 42] 
   8 [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 41] [S 41] [S 0] [S 42] [S 42] [S 0] [S 0] [S 42] 
  10 [S 0] [S 38] [S 0] [S 0] [S 42] [S 42] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 42] [S 42] [S 0] [S 41] [S 42] 
  12 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 42] [S 0] 
  13 [S 0] [S 0] [S 42] [S 0] [S 42] [S 42] [S 42] [S 0] 
  14 [S 0] [S 42] [S 0] [S 42] [S 0] [S 0] [S 0] [S 38] 
  15 [S 42] [S 42] [S 42] [S 42] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 45) = 590
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 497800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 127
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 498800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 499800
flushWriteBuffer | empty!
flushWriteBuffer | now: 500800
flushWriteBuffer | empty!
flushWriteBuffer | now: 501800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 502800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 503800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 127
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 504800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 505800
flushWriteBuffer | empty!
flushWriteBuffer | now: 506800
flushWriteBuffer | empty!
flushWriteBuffer | now: 507800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 508800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 509800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 127
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 510800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 511800
flushWriteBuffer | empty!
flushWriteBuffer | now: 512800
flushWriteBuffer | empty!
flushWriteBuffer | now: 513800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 514800
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
ENDING EPOCH [43]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 43] [S 0] [S 0] [M 43] [S 0] [S 0] [S 42] [S 0] 
   1 [M 43] [S 0] [S 0] [S 0] [S 0] [S 0] [M 43] [S 0] 
   2 [M 43] [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] [S 42] 
   3 [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] [M 43] 
   4 [S 0] [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] [S 0] 
   5 [S 0] [S 0] [M 43] [S 0] [S 0] [S 0] [S 0] [M 43] 
   6 [S 0] [S 0] [S 42] [S 0] [S 0] [M 43] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 43] 
   8 [M 43] [S 0] [S 0] [M 43] [S 0] [M 43] [S 0] [S 0] 
   9 [S 0] [M 43] [S 0] [M 43] [S 0] [S 0] [S 0] [M 43] 
  10 [S 0] [M 43] [S 0] [S 0] [S 0] [M 43] [M 43] [S 0] 
  11 [S 0] [S 0] [M 43] [S 0] [M 43] [S 0] [S 0] [M 43] 
  12 [S 0] [S 0] [S 0] [S 0] [M 43] [S 0] [S 42] [S 0] 
  13 [S 0] [S 0] [M 43] [S 0] [M 43] [S 0] [M 43] [S 0] 
  14 [M 43] [M 43] [S 0] [M 43] [M 43] [S 0] [S 0] [S 0] 
  15 [M 43] [M 43] [S 0] [M 43] [M 43] [S 0] [S 0] [S 0] 
============================================================
scanning set 14: 50.0%
scanning set 15: 50.0%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 2: 12.5%
scanning set 3: 12.5%
scanning set 6: 12.5%
scanning set 7: 12.5%
scanning set 12: 12.5%
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
EPOCH [43] PERSISTED.
STARTING [44]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 43] [S 0] [S 0] [S 43] [S 0] [S 0] [S 42] [S 0] 
   1 [S 43] [S 0] [S 0] [S 0] [S 0] [S 0] [S 43] [S 0] 
   2 [S 43] [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] [S 42] 
   3 [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] [S 43] 
   4 [S 0] [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] [S 0] 
   5 [S 0] [S 0] [S 43] [S 0] [S 0] [S 0] [S 0] [S 43] 
   6 [S 0] [S 0] [S 42] [S 0] [S 0] [S 43] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 43] 
   8 [S 43] [S 0] [S 0] [S 43] [S 0] [S 43] [S 0] [S 0] 
   9 [S 0] [S 43] [S 0] [S 43] [S 0] [S 0] [S 0] [S 43] 
  10 [S 0] [S 43] [S 0] [S 0] [S 0] [S 43] [S 43] [S 0] 
  11 [S 0] [S 0] [S 43] [S 0] [S 43] [S 0] [S 0] [S 43] 
  12 [S 0] [S 0] [S 0] [S 0] [S 43] [S 0] [S 42] [S 0] 
  13 [S 0] [S 0] [S 43] [S 0] [S 43] [S 0] [S 43] [S 0] 
  14 [S 43] [S 43] [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] 
  15 [S 43] [S 43] [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
flushWriteBuffer | now: 515800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 127
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 516800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 517800
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 518800
flushWriteBuffer | empty!
flushWriteBuffer | now: 519800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 520800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 521800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 127
LOG | (44) latency = 125
flushWriteBuffer | now: 522800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 523800
flushWriteBuffer | empty!
flushWriteBuffer | now: 524800
flushWriteBuffer | empty!
flushWriteBuffer | now: 525800
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 526800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 527800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 127
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 528800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 529800
flushWriteBuffer | empty!
flushWriteBuffer | now: 530800
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 531800
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 532800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 533800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 127
LOG | (44) latency = 125
flushWriteBuffer | now: 534800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 535800
flushWriteBuffer | empty!
flushWriteBuffer | now: 536800
flushWriteBuffer | empty!
flushWriteBuffer | now: 537800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 538800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 539800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 540800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 127
LOG | (44) latency = 129
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 541800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 542800
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 543800
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 544800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 545800
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
ENDING EPOCH [44]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (38.28%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 44] [S 0] [S 0] [S 0] [S 0] [M 44] [M 44] [S 0] 
   1 [S 0] [S 0] [S 0] [M 44] [S 0] [M 44] [M 44] [S 0] 
   2 [M 44] [M 44] [S 0] [S 0] [M 44] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 44] [S 0] [M 44] [S 0] [M 44] 
   4 [S 0] [S 0] [M 44] [S 0] [M 44] [S 0] [S 0] [S 0] 
   5 [S 0] [M 44] [S 0] [S 0] [S 0] [M 44] [S 0] [S 0] 
   6 [S 0] [M 44] [S 0] [S 0] [M 44] [S 0] [S 0] [M 44] 
   7 [M 44] [S 0] [M 44] [S 0] [S 0] [M 44] [S 0] [S 0] 
   8 [M 44] [S 0] [M 44] [S 0] [S 0] [S 0] [S 0] [M 44] 
   9 [M 44] [S 0] [S 0] [M 44] [S 0] [M 44] [S 0] [S 0] 
  10 [S 0] [M 44] [M 44] [S 0] [S 0] [M 44] [S 0] [S 0] 
  11 [M 44] [S 0] [M 44] [S 0] [S 0] [S 0] [S 0] [M 44] 
  12 [M 44] [S 0] [S 0] [M 44] [S 0] [M 44] [S 0] [S 0] 
  13 [S 0] [S 0] [M 44] [M 44] [M 44] [S 0] [S 0] [M 44] 
  14 [M 44] [M 44] [S 0] [S 0] [S 43] [S 0] [M 44] [M 44] 
  15 [S 0] [S 0] [M 44] [S 0] [M 44] [M 44] [S 0] [M 44] 
============================================================
scanning set 13: 50.0%
scanning set 14: 50.0%
scanning set 15: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 4: 25.0%
scanning set 5: 25.0%
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
EPOCH [44] PERSISTED.
STARTING [45]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 44] [S 0] [S 0] [S 0] [S 0] [S 44] [S 44] [S 0] 
   1 [S 0] [S 0] [S 0] [S 44] [S 0] [S 44] [S 44] [S 0] 
   2 [S 44] [S 44] [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] [S 44] 
   4 [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] [S 0] 
   5 [S 0] [S 44] [S 0] [S 0] [S 0] [S 44] [S 0] [S 0] 
   6 [S 0] [S 44] [S 0] [S 0] [S 44] [S 0] [S 0] [S 44] 
   7 [S 44] [S 0] [S 44] [S 0] [S 0] [S 44] [S 0] [S 0] 
   8 [S 44] [S 0] [S 44] [S 0] [S 0] [S 0] [S 0] [S 44] 
   9 [S 44] [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] 
  10 [S 0] [S 44] [S 44] [S 0] [S 0] [S 44] [S 0] [S 0] 
  11 [S 44] [S 0] [S 44] [S 0] [S 0] [S 0] [S 0] [S 44] 
  12 [S 44] [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] 
  13 [S 0] [S 0] [S 44] [S 44] [S 44] [S 0] [S 0] [S 44] 
  14 [S 44] [S 44] [S 0] [S 0] [S 43] [S 0] [S 44] [S 44] 
  15 [S 0] [S 0] [S 44] [S 0] [S 44] [S 44] [S 0] [S 44] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 45) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG | (45) latency = 160
LOG | (45) latency = 125
flushWriteBuffer | now: 546800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 128
LOG | (45) latency = 125
flushWriteBuffer | now: 547800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 548800
flushWriteBuffer | empty!
flushWriteBuffer | now: 549800
flushWriteBuffer | empty!
flushWriteBuffer | now: 550800
flushWriteBuffer | empty!
LOG | (45) latency = 125
flushWriteBuffer | now: 551800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 552800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 127
LOG | (45) latency = 125
flushWriteBuffer | now: 553800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 554800
flushWriteBuffer | empty!
flushWriteBuffer | now: 555800
flushWriteBuffer | empty!
flushWriteBuffer | now: 556800
flushWriteBuffer | empty!
LOG | (45) latency = 125
flushWriteBuffer | now: 557800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 558800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 127
flushWriteBuffer | now: 559800
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 560800
flushWriteBuffer | empty!
LOG | (45) latency = 125
ENDING EPOCH [45]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 44] [S 0] [S 0] [S 0] [S 0] [M 45] [M 45] [S 0] 
   1 [M 45] [S 0] [S 0] [S 0] [S 0] [S 0] [M 45] [S 0] 
   2 [S 44] [M 45] [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 45] [S 0] [S 44] [S 0] [S 0] 
   4 [M 45] [M 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [M 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 45] 
   6 [S 0] [M 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 44] 
   7 [M 45] [S 0] [S 0] [S 0] [S 0] [S 44] [S 0] [S 0] 
   8 [M 45] [S 0] [M 45] [S 0] [S 0] [M 45] [S 0] [S 44] 
   9 [S 44] [M 45] [S 0] [M 45] [M 45] [S 0] [S 0] [S 0] 
  10 [S 0] [S 44] [S 0] [M 45] [M 45] [M 45] [S 0] [S 0] 
  11 [S 0] [S 0] [S 44] [M 45] [S 0] [S 0] [M 45] [M 45] 
  12 [M 45] [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] 
  13 [S 0] [S 0] [M 45] [S 44] [M 45] [M 45] [S 0] [S 44] 
  14 [S 0] [S 0] [M 45] [S 0] [M 45] [S 0] [M 45] [M 45] 
  15 [S 0] [S 0] [M 45] [M 45] [S 0] [M 45] [S 0] [M 45] 
============================================================
scanning set 14: 50.0%
scanning set 15: 50.0%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 2: 12.5%
scanning set 3: 12.5%
scanning set 6: 12.5%
scanning set 7: 12.5%
scanning set 12: 12.5%
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
EPOCH [45] PERSISTED.
STARTING [46]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 44] [S 0] [S 0] [S 0] [S 0] [S 45] [S 45] [S 0] 
   1 [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] [S 0] 
   2 [S 44] [S 45] [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 45] [S 0] [S 44] [S 0] [S 0] 
   4 [S 45] [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] 
   6 [S 0] [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 44] 
   7 [S 45] [S 0] [S 0] [S 0] [S 0] [S 44] [S 0] [S 0] 
   8 [S 45] [S 0] [S 45] [S 0] [S 0] [S 45] [S 0] [S 44] 
   9 [S 44] [S 45] [S 0] [S 45] [S 45] [S 0] [S 0] [S 0] 
  10 [S 0] [S 44] [S 0] [S 45] [S 45] [S 45] [S 0] [S 0] 
  11 [S 0] [S 0] [S 44] [S 45] [S 0] [S 0] [S 45] [S 45] 
  12 [S 45] [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] 
  13 [S 0] [S 0] [S 45] [S 44] [S 45] [S 45] [S 0] [S 44] 
  14 [S 0] [S 0] [S 45] [S 0] [S 45] [S 0] [S 45] [S 45] 
  15 [S 0] [S 0] [S 45] [S 45] [S 0] [S 45] [S 0] [S 45] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
flushWriteBuffer | now: 561800
flushWriteBuffer | empty!
flushWriteBuffer | now: 562800
flushWriteBuffer | empty!
flushWriteBuffer | now: 563800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 564800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 127
flushWriteBuffer | now: 565800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 566800
flushWriteBuffer | empty!
LOG | (46) latency = 125
flushWriteBuffer | now: 567800
flushWriteBuffer | empty!
flushWriteBuffer | now: 568800
flushWriteBuffer | empty!
flushWriteBuffer | now: 569800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 570800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 571800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 127
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 572800
flushWriteBuffer | empty!
LOG | (46) latency = 125
flushWriteBuffer | now: 573800
flushWriteBuffer | empty!
flushWriteBuffer | now: 574800
flushWriteBuffer | empty!
LOG | (46) latency = 125
flushWriteBuffer | now: 575800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 576800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 577800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 127
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 578800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 579800
flushWriteBuffer | empty!
flushWriteBuffer | now: 580800
flushWriteBuffer | empty!
flushWriteBuffer | now: 581800
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
ENDING EPOCH [46]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (30.47%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 46] [S 0] [S 0] [S 0] [S 0] [S 45] [S 45] [S 0] 
   1 [S 45] [S 0] [M 46] [S 0] [S 0] [S 0] [S 45] [S 0] 
   2 [S 0] [S 45] [S 0] [S 0] [M 46] [S 0] [M 46] [S 0] 
   3 [S 0] [S 0] [S 0] [M 46] [S 0] [M 46] [S 0] [S 0] 
   4 [S 0] [S 45] [S 0] [S 0] [S 0] [M 46] [S 0] [S 0] 
   5 [S 0] [S 0] [M 46] [S 0] [S 0] [S 0] [S 0] [S 45] 
   6 [S 0] [S 0] [M 46] [S 0] [S 0] [M 46] [S 0] [S 0] 
   7 [S 0] [S 0] [M 46] [S 0] [S 0] [M 46] [S 0] [S 0] 
   8 [M 46] [S 0] [S 0] [M 46] [S 0] [M 46] [S 0] [M 46] 
   9 [S 0] [M 46] [S 0] [M 46] [S 0] [M 46] [S 0] [M 46] 
  10 [S 0] [S 0] [S 0] [M 46] [S 45] [M 46] [M 46] [S 0] 
  11 [S 0] [S 0] [S 0] [S 45] [M 46] [S 0] [M 46] [M 46] 
  12 [M 46] [S 0] [S 0] [S 0] [M 46] [S 0] [M 46] [S 0] 
  13 [S 0] [M 46] [S 45] [S 0] [M 46] [M 46] [M 46] [S 0] 
  14 [S 0] [S 0] [S 45] [S 0] [M 46] [S 0] [M 46] [M 46] 
  15 [M 46] [S 0] [M 46] [S 0] [M 46] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 0: 12.5%
scanning set 1: 12.5%
scanning set 4: 12.5%
scanning set 5: 12.5%
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
EPOCH [46] PERSISTED.
STARTING [47]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 46] [S 0] [S 0] [S 0] [S 0] [S 45] [S 45] [S 0] 
   1 [S 45] [S 0] [S 46] [S 0] [S 0] [S 0] [S 45] [S 0] 
   2 [S 0] [S 45] [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] 
   3 [S 0] [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] [S 0] 
   4 [S 0] [S 45] [S 0] [S 0] [S 0] [S 46] [S 0] [S 0] 
   5 [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] [S 0] [S 45] 
   6 [S 0] [S 0] [S 46] [S 0] [S 0] [S 46] [S 0] [S 0] 
   7 [S 0] [S 0] [S 46] [S 0] [S 0] [S 46] [S 0] [S 0] 
   8 [S 46] [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] [S 46] 
   9 [S 0] [S 46] [S 0] [S 46] [S 0] [S 46] [S 0] [S 46] 
  10 [S 0] [S 0] [S 0] [S 46] [S 45] [S 46] [S 46] [S 0] 
  11 [S 0] [S 0] [S 0] [S 45] [S 46] [S 0] [S 46] [S 46] 
  12 [S 46] [S 0] [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] 
  13 [S 0] [S 46] [S 45] [S 0] [S 46] [S 46] [S 46] [S 0] 
  14 [S 0] [S 0] [S 45] [S 0] [S 46] [S 0] [S 46] [S 46] 
  15 [S 46] [S 0] [S 46] [S 0] [S 46] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 45) = 605
flushWriteBuffer | now: 582800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 583800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 127
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 584800
flushWriteBuffer | empty!
LOG | (47) latency = 125
flushWriteBuffer | now: 585800
flushWriteBuffer | empty!
flushWriteBuffer | now: 586800
flushWriteBuffer | empty!
flushWriteBuffer | now: 587800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 588800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 589800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 127
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 590800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 591800
flushWriteBuffer | empty!
LOG | (47) latency = 125
flushWriteBuffer | now: 592800
flushWriteBuffer | empty!
LOG | (47) latency = 125
flushWriteBuffer | now: 593800
flushWriteBuffer | empty!
LOG | (47) latency = 125
flushWriteBuffer | now: 594800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 595800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 127
LOG | (47) latency = 125
flushWriteBuffer | now: 596800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 597800
flushWriteBuffer | empty!
flushWriteBuffer | now: 598800
flushWriteBuffer | empty!
flushWriteBuffer | now: 599800
flushWriteBuffer | empty!
LOG | (47) latency = 125
flushWriteBuffer | now: 600800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 601800
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
ENDING EPOCH [47]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.91%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 46] [S 0] [M 47] [S 0] [S 0] [M 47] [S 0] [S 0] 
   1 [M 47] [S 0] [S 0] [S 0] [S 0] [S 0] [M 47] [S 0] 
   2 [S 0] [M 47] [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] 
   3 [S 0] [S 0] [S 0] [S 46] [S 0] [M 47] [S 0] [S 0] 
   4 [S 0] [S 0] [M 47] [S 0] [M 47] [S 0] [S 0] [S 0] 
   5 [S 0] [M 47] [S 0] [S 0] [S 0] [M 47] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 0] [M 47] [S 0] [S 0] [M 47] 
   7 [M 47] [S 0] [S 0] [S 0] [S 0] [M 47] [S 0] [S 0] 
   8 [M 47] [S 0] [S 0] [S 0] [S 0] [M 47] [S 0] [M 47] 
   9 [M 47] [S 0] [S 0] [M 47] [S 0] [M 47] [S 0] [S 0] 
  10 [S 0] [M 47] [S 0] [S 0] [M 47] [M 47] [M 47] [S 0] 
  11 [S 0] [S 0] [M 47] [M 47] [M 47] [S 0] [S 0] [M 47] 
  12 [S 0] [S 0] [S 0] [S 0] [S 0] [M 47] [M 47] [S 0] 
  13 [S 0] [S 46] [S 0] [S 0] [M 47] [M 47] [M 47] [S 0] 
  14 [S 0] [S 0] [M 47] [S 0] [M 47] [S 0] [S 46] [S 46] 
  15 [M 47] [M 47] [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
scanning set 2: 12.5%
scanning set 3: 12.5%
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
EPOCH [47] PERSISTED.
STARTING [48]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 46] [S 0] [S 47] [S 0] [S 0] [S 47] [S 0] [S 0] 
   1 [S 47] [S 0] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] 
   2 [S 0] [S 47] [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] 
   3 [S 0] [S 0] [S 0] [S 46] [S 0] [S 47] [S 0] [S 0] 
   4 [S 0] [S 0] [S 47] [S 0] [S 47] [S 0] [S 0] [S 0] 
   5 [S 0] [S 47] [S 0] [S 0] [S 0] [S 47] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [S 0] [S 47] 
   7 [S 47] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [S 0] 
   8 [S 47] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] 
   9 [S 47] [S 0] [S 0] [S 47] [S 0] [S 47] [S 0] [S 0] 
  10 [S 0] [S 47] [S 0] [S 0] [S 47] [S 47] [S 47] [S 0] 
  11 [S 0] [S 0] [S 47] [S 47] [S 47] [S 0] [S 0] [S 47] 
  12 [S 0] [S 0] [S 0] [S 0] [S 0] [S 47] [S 47] [S 0] 
  13 [S 0] [S 46] [S 0] [S 0] [S 47] [S 47] [S 47] [S 0] 
  14 [S 0] [S 0] [S 47] [S 0] [S 47] [S 0] [S 46] [S 46] 
  15 [S 47] [S 47] [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 127
flushWriteBuffer | now: 602800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 603800
flushWriteBuffer | empty!
flushWriteBuffer | now: 604800
flushWriteBuffer | empty!
flushWriteBuffer | now: 605800
flushWriteBuffer | empty!
LOG | (48) latency = 125
flushWriteBuffer | now: 606800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 607800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 127
flushWriteBuffer | now: 608800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 609800
flushWriteBuffer | empty!
LOG | (48) latency = 125
flushWriteBuffer | now: 610800
flushWriteBuffer | empty!
flushWriteBuffer | now: 611800
flushWriteBuffer | empty!
flushWriteBuffer | now: 612800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 613800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 127
flushWriteBuffer | now: 614800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 615800
flushWriteBuffer | empty!
flushWriteBuffer | now: 616800
flushWriteBuffer | empty!
flushWriteBuffer | now: 617800
flushWriteBuffer | empty!
flushWriteBuffer | now: 618800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 619800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 620800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 127
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 621800
flushWriteBuffer | empty!
flushWriteBuffer | now: 622800
flushWriteBuffer | empty!
flushWriteBuffer | now: 623800
flushWriteBuffer | empty!
LOG | (48) latency = 125
flushWriteBuffer | now: 624800
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
ENDING EPOCH [48]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 48] [S 0] [S 47] [S 0] [S 0] [M 48] [S 0] [S 0] 
   1 [S 47] [M 48] [S 0] [S 0] [S 0] [M 48] [S 0] [S 0] 
   2 [S 0] [S 0] [M 48] [S 0] [M 48] [S 0] [M 48] [S 0] 
   3 [S 0] [S 0] [S 0] [M 48] [S 0] [M 48] [S 0] [M 48] 
   4 [M 48] [M 48] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [M 48] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 48] 
   6 [S 0] [M 48] [S 0] [S 0] [S 0] [S 0] [S 0] [S 47] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [M 48] [S 0] [S 0] 
   8 [M 48] [S 0] [M 48] [M 48] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [M 48] [S 0] [M 48] [M 48] [S 0] [S 0] [S 0] 
  10 [S 0] [M 48] [S 0] [S 0] [S 47] [M 48] [M 48] [S 0] 
  11 [M 48] [S 0] [M 48] [S 0] [S 0] [S 0] [S 0] [M 48] 
  12 [M 48] [S 0] [S 0] [M 48] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [M 48] [S 0] [S 0] [M 48] [S 47] [M 48] [S 0] 
  14 [S 0] [S 0] [M 48] [S 0] [M 48] [S 0] [M 48] [M 48] 
  15 [M 48] [S 0] [M 48] [S 0] [M 48] [S 0] [S 0] [M 48] 
============================================================
scanning set 14: 50.0%
scanning set 15: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 12: 25.0%
scanning set 6: 12.5%
scanning set 7: 12.5%
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
EPOCH [48] PERSISTED.
STARTING [49]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 48] [S 0] [S 47] [S 0] [S 0] [S 48] [S 0] [S 0] 
   1 [S 47] [S 48] [S 0] [S 0] [S 0] [S 48] [S 0] [S 0] 
   2 [S 0] [S 0] [S 48] [S 0] [S 48] [S 0] [S 48] [S 0] 
   3 [S 0] [S 0] [S 0] [S 48] [S 0] [S 48] [S 0] [S 48] 
   4 [S 48] [S 48] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [S 48] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 48] 
   6 [S 0] [S 48] [S 0] [S 0] [S 0] [S 0] [S 0] [S 47] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 48] [S 0] [S 0] 
   8 [S 48] [S 0] [S 48] [S 48] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 48] [S 0] [S 48] [S 48] [S 0] [S 0] [S 0] 
  10 [S 0] [S 48] [S 0] [S 0] [S 47] [S 48] [S 48] [S 0] 
  11 [S 48] [S 0] [S 48] [S 0] [S 0] [S 0] [S 0] [S 48] 
  12 [S 48] [S 0] [S 0] [S 48] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [S 48] [S 0] [S 0] [S 48] [S 47] [S 48] [S 0] 
  14 [S 0] [S 0] [S 48] [S 0] [S 48] [S 0] [S 48] [S 48] 
  15 [S 48] [S 0] [S 48] [S 0] [S 48] [S 0] [S 0] [S 48] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG | (49) latency = 125
flushWriteBuffer | now: 625800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 626800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 127
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 627800
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 628800
flushWriteBuffer | empty!
flushWriteBuffer | now: 629800
flushWriteBuffer | empty!
flushWriteBuffer | now: 630800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 631800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 632800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 127
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 633800
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 634800
flushWriteBuffer | empty!
flushWriteBuffer | now: 635800
flushWriteBuffer | empty!
flushWriteBuffer | now: 636800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 637800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 638800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 127
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 639800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 640800
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 641800
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 642800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 643800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 644800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 127
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 645800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 646800
flushWriteBuffer | empty!
flushWriteBuffer | now: 647800
flushWriteBuffer | empty!
flushWriteBuffer | now: 648800
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 649800
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 650800
flushWriteBuffer | empty!
LOG | (49) latency = 125
ENDING EPOCH [49]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 49] [S 0] [S 0] [M 49] [S 0] [M 49] 
   1 [M 49] [M 49] [S 0] [S 0] [S 0] [M 49] [S 0] [S 0] 
   2 [S 0] [S 0] [M 49] [S 0] [M 49] [S 0] [S 48] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [M 49] [S 0] [M 49] 
   4 [S 0] [S 0] [M 49] [S 0] [S 0] [M 49] [S 0] [S 0] 
   5 [S 0] [S 0] [M 49] [S 0] [S 0] [M 49] [S 0] [S 0] 
   6 [S 0] [S 0] [M 49] [S 0] [M 49] [S 0] [M 49] [S 0] 
   7 [M 49] [S 0] [M 49] [S 0] [S 0] [M 49] [S 0] [S 0] 
   8 [M 49] [S 0] [S 0] [M 49] [S 0] [S 0] [S 0] [M 49] 
   9 [S 0] [S 0] [S 0] [M 49] [S 0] [M 49] [S 0] [M 49] 
  10 [S 0] [M 49] [M 49] [S 0] [M 49] [M 49] [S 0] [S 0] 
  11 [S 0] [S 0] [M 49] [M 49] [S 0] [S 0] [M 49] [M 49] 
  12 [S 0] [S 0] [S 0] [S 0] [M 49] [S 0] [M 49] [S 0] 
  13 [S 0] [M 49] [S 0] [S 0] [M 49] [M 49] [S 48] [S 0] 
  14 [M 49] [S 0] [M 49] [S 0] [M 49] [S 0] [S 0] [S 48] 
  15 [M 49] [S 0] [M 49] [S 0] [S 0] [M 49] [S 0] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 12: 25.0%
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
EPOCH [49] PERSISTED.
STARTING [50]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] [S 0] [S 49] 
   1 [S 49] [S 49] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] 
   2 [S 0] [S 0] [S 49] [S 0] [S 49] [S 0] [S 48] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 49] 
   4 [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] [S 0] [S 0] 
   5 [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] [S 0] [S 0] 
   6 [S 0] [S 0] [S 49] [S 0] [S 49] [S 0] [S 49] [S 0] 
   7 [S 49] [S 0] [S 49] [S 0] [S 0] [S 49] [S 0] [S 0] 
   8 [S 49] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] [S 49] 
   9 [S 0] [S 0] [S 0] [S 49] [S 0] [S 49] [S 0] [S 49] 
  10 [S 0] [S 49] [S 49] [S 0] [S 49] [S 49] [S 0] [S 0] 
  11 [S 0] [S 0] [S 49] [S 49] [S 0] [S 0] [S 49] [S 49] 
  12 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 49] [S 0] 
  13 [S 0] [S 49] [S 0] [S 0] [S 49] [S 49] [S 48] [S 0] 
  14 [S 49] [S 0] [S 49] [S 0] [S 49] [S 0] [S 0] [S 48] 
  15 [S 49] [S 0] [S 49] [S 0] [S 0] [S 49] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (50) latency = 141
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 127
flushWriteBuffer | now: 651800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 652800
flushWriteBuffer | empty!
flushWriteBuffer | now: 653800
flushWriteBuffer | empty!
flushWriteBuffer | now: 654800
flushWriteBuffer | empty!
flushWriteBuffer | now: 655800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 656800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 127
flushWriteBuffer | now: 657800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 658800
flushWriteBuffer | empty!
flushWriteBuffer | now: 659800
flushWriteBuffer | empty!
flushWriteBuffer | now: 660800
flushWriteBuffer | empty!
flushWriteBuffer | now: 661800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 662800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 127
flushWriteBuffer | now: 663800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 664800
flushWriteBuffer | empty!
LOG | (50) latency = 125
flushWriteBuffer | now: 665800
flushWriteBuffer | empty!
flushWriteBuffer | now: 666800
flushWriteBuffer | empty!
flushWriteBuffer | now: 667800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 668800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 669800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 127
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 670800
flushWriteBuffer | empty!
LOG | (50) latency = 125
flushWriteBuffer | now: 671800
flushWriteBuffer | empty!
flushWriteBuffer | now: 672800
flushWriteBuffer | empty!
LOG | (50) latency = 125
flushWriteBuffer | now: 673800
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
ENDING EPOCH [50]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 50] [S 0] [S 0] [M 50] [S 0] [S 49] 
   1 [S 0] [M 50] [S 0] [M 50] [S 0] [S 49] [S 0] [S 0] 
   2 [S 0] [S 0] [M 50] [S 0] [S 0] [S 0] [M 50] [M 50] 
   3 [S 0] [S 0] [S 0] [M 50] [S 0] [M 50] [S 0] [M 50] 
   4 [M 50] [S 0] [S 0] [S 0] [M 50] [S 0] [S 0] [S 0] 
   5 [M 50] [M 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [M 50] [S 0] 
   7 [M 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 50] [S 0] [M 50] [S 0] [S 0] [M 50] [S 0] [S 0] 
   9 [M 50] [S 0] [S 0] [M 50] [M 50] [S 0] [S 0] [S 0] 
  10 [S 0] [S 49] [M 50] [S 0] [M 50] [M 50] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [M 50] [M 50] [S 0] [S 0] [M 50] 
  12 [S 0] [S 0] [S 0] [M 50] [S 0] [M 50] [S 0] [S 0] 
  13 [S 0] [S 49] [S 0] [S 0] [M 50] [M 50] [M 50] [S 0] 
  14 [M 50] [M 50] [S 0] [M 50] [M 50] [S 0] [S 0] [S 0] 
  15 [M 50] [M 50] [S 0] [S 0] [M 50] [S 0] [S 0] [M 50] 
============================================================
scanning set 14: 50.0%
scanning set 15: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 12: 25.0%
scanning set 6: 12.5%
scanning set 7: 12.5%
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
EPOCH [50] PERSISTED.
STARTING [51]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 50] [S 0] [S 0] [S 50] [S 0] [S 49] 
   1 [S 0] [S 50] [S 0] [S 50] [S 0] [S 49] [S 0] [S 0] 
   2 [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 50] 
   3 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 50] 
   4 [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] 
   5 [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 50] [S 0] 
   7 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 50] [S 0] [S 50] [S 0] [S 0] [S 50] [S 0] [S 0] 
   9 [S 50] [S 0] [S 0] [S 50] [S 50] [S 0] [S 0] [S 0] 
  10 [S 0] [S 49] [S 50] [S 0] [S 50] [S 50] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 50] [S 50] [S 0] [S 0] [S 50] 
  12 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] 
  13 [S 0] [S 49] [S 0] [S 0] [S 50] [S 50] [S 50] [S 0] 
  14 [S 50] [S 50] [S 0] [S 50] [S 50] [S 0] [S 0] [S 0] 
  15 [S 50] [S 50] [S 0] [S 0] [S 50] [S 0] [S 0] [S 50] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 45) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
flushWriteBuffer | now: 674800
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
flushWriteBuffer | now: 675800
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 127
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
flushWriteBuffer | now: 676800
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 125
flushWriteBuffer | now: 677800
flushWriteBuffer | empty!
flushWriteBuffer | now: 678800
flushWriteBuffer | empty!
flushWriteBuffer | now: 679800
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
flushWriteBuffer | now: 680800
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
flushWriteBuffer | now: 681800
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 129
LOG | (51) latency = 134
LOG | (51) latency = 137
LOG | (51) latency = 140
LOG | (51) latency = 144
LOG | (51) latency = 146
LOG | (51) latency = 151
LOG | (51) latency = 154
LOG | (51) latency = 157
LOG | (51) latency = 161
LOG | (51) latency = 164
LOG | (51) latency = 168
LOG | (51) latency = 172
LOG | (51) latency = 175
LOG | (51) latency = 158
LOG | (51) latency = 163
LOG | (51) latency = 125
LOG | (51) latency = 128
LOG | (51) latency = 125
LOG | (51) latency = 128
LOG | (51) latency = 130
LOG | (51) latency = 131
LOG | (51) latency = 135
LOG | (51) latency = 139
LOG | (51) latency = 143
LOG | (51) latency = 146
LOG | (51) latency = 151
LOG | (51) latency = 125
LOG | (51) latency = 127
LOG | (51) latency = 131
LOG | (51) latency = 136
LOG | (51) latency = 125
flushWriteBuffer | now: 682800
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
ENDING EPOCH [51]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (30.47%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 51] [S 0] [M 51] [S 0] [M 51] [M 51] 
   1 [S 0] [S 0] [S 0] [M 51] [S 0] [M 51] [S 0] [S 0] 
   2 [S 0] [S 0] [M 51] [S 0] [S 0] [S 0] [M 51] [M 51] 
   3 [S 0] [S 0] [S 0] [M 51] [S 0] [S 0] [S 0] [S 0] 
   4 [M 51] [S 0] [S 0] [S 0] [S 0] [S 0] [M 51] [S 0] 
   5 [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 51] [M 51] [M 51] [S 0] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [M 51] [S 0] [S 0] [S 0] [S 0] 
   8 [M 51] [M 51] [S 0] [M 51] [S 0] [S 0] [S 0] [M 51] 
   9 [S 0] [M 51] [S 0] [M 51] [S 50] [S 0] [S 0] [S 0] 
  10 [S 0] [M 51] [S 0] [M 51] [M 51] [M 51] [S 0] [S 0] 
  11 [M 51] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [M 51] 
  12 [M 51] [M 51] [S 0] [S 0] [S 0] [S 0] [M 51] [S 0] 
  13 [S 0] [M 51] [S 0] [S 0] [M 51] [S 0] [S 0] [S 0] 
  14 [M 51] [M 51] [M 51] [S 0] [M 51] [S 0] [S 0] [S 0] 
  15 [M 51] [S 0] [S 0] [S 0] [M 51] [S 0] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 14: 50.0%
scanning set 2: 37.5%
scanning set 6: 37.5%
scanning set 12: 37.5%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 15: 25.0%
scanning set 3: 12.5%
scanning set 7: 12.5%
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
EPOCH [51] PERSISTED.
STARTING [52]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 51] [S 0] [S 51] [S 0] [S 51] [S 51] 
   1 [S 0] [S 0] [S 0] [S 51] [S 0] [S 51] [S 0] [S 0] 
   2 [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 51] [S 51] 
   3 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   4 [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] 
   5 [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 51] [S 51] [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   8 [S 51] [S 51] [S 0] [S 51] [S 0] [S 0] [S 0] [S 51] 
   9 [S 0] [S 51] [S 0] [S 51] [S 50] [S 0] [S 0] [S 0] 
  10 [S 0] [S 51] [S 0] [S 51] [S 51] [S 51] [S 0] [S 0] 
  11 [S 51] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [S 51] 
  12 [S 51] [S 51] [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] 
  13 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
  14 [S 51] [S 51] [S 51] [S 0] [S 51] [S 0] [S 0] [S 0] 
  15 [S 51] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG | (52) latency = 318
LOG | (52) latency = 312
LOG | (52) latency = 165
LOG | (52) latency = 159
LOG | (52) latency = 164
LOG | (52) latency = 157
LOG | (52) latency = 151
flushWriteBuffer | now: 683800
flushWriteBuffer | empty!
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 130
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 130
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
flushWriteBuffer | now: 684800
flushWriteBuffer | empty!
LOG | (52) latency = 125
LOG | (52) latency = 125
ENDING EPOCH [52]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 52] [S 0] [M 52] [S 0] [M 52] [M 52] 
   1 [S 0] [S 0] [S 0] [S 51] [S 0] [S 51] [S 0] [S 0] 
   2 [S 0] [M 52] [M 52] [S 0] [S 0] [S 0] [M 52] [M 52] 
   3 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   4 [M 52] [S 0] [S 0] [M 52] [S 0] [S 0] [M 52] [M 52] 
   5 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 52] [M 52] [M 52] [M 52] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   8 [M 52] [M 52] [S 0] [M 52] [M 52] [S 0] [S 0] [S 51] 
   9 [S 0] [S 51] [S 0] [S 51] [S 50] [S 0] [S 0] [S 0] 
  10 [M 52] [S 0] [S 0] [M 52] [M 52] [M 52] [S 0] [M 52] 
  11 [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 52] 
  12 [M 52] [M 52] [M 52] [S 0] [S 0] [S 0] [M 52] [S 0] 
  13 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
  14 [S 51] [M 52] [M 52] [S 0] [M 52] [M 52] [S 0] [S 0] 
  15 [S 51] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
EPOCH [52] PERSISTED.
STARTING [53]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 52] [S 0] [S 52] [S 0] [S 52] [S 52] 
   1 [S 0] [S 0] [S 0] [S 51] [S 0] [S 51] [S 0] [S 0] 
   2 [S 0] [S 52] [S 52] [S 0] [S 0] [S 0] [S 52] [S 52] 
   3 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   4 [S 52] [S 0] [S 0] [S 52] [S 0] [S 0] [S 52] [S 52] 
   5 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 52] [S 52] [S 52] [S 52] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   8 [S 52] [S 52] [S 0] [S 52] [S 52] [S 0] [S 0] [S 51] 
   9 [S 0] [S 51] [S 0] [S 51] [S 50] [S 0] [S 0] [S 0] 
  10 [S 52] [S 0] [S 0] [S 52] [S 52] [S 52] [S 0] [S 52] 
  11 [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 52] 
  12 [S 52] [S 52] [S 52] [S 0] [S 0] [S 0] [S 52] [S 0] 
  13 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
  14 [S 51] [S 52] [S 52] [S 0] [S 52] [S 52] [S 0] [S 0] 
  15 [S 51] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
flushWriteBuffer | now: 685800
flushWriteBuffer | empty!
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
ENDING EPOCH [53]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 53] [S 0] [M 53] [S 0] [M 53] [M 53] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] 
   2 [S 0] [M 53] [M 53] [S 0] [S 0] [S 0] [M 53] [M 53] 
   3 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   4 [M 53] [S 0] [S 0] [M 53] [S 0] [S 0] [M 53] [M 53] 
   5 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 53] [M 53] [M 53] [M 53] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 53] [M 53] [S 0] [M 53] [M 53] [S 0] [S 0] [S 51] 
   9 [S 0] [S 51] [S 0] [S 51] [S 50] [S 0] [S 0] [S 0] 
  10 [M 53] [S 0] [S 0] [M 53] [M 53] [M 53] [S 0] [M 53] 
  11 [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 53] 
  12 [M 53] [M 53] [M 53] [S 0] [S 0] [S 0] [M 53] [S 0] 
  13 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
  14 [S 0] [M 53] [M 53] [S 0] [M 53] [M 53] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
EPOCH [53] PERSISTED.
STARTING [54]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 53] [S 0] [S 53] [S 0] [S 53] [S 53] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] 
   2 [S 0] [S 53] [S 53] [S 0] [S 0] [S 0] [S 53] [S 53] 
   3 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   4 [S 53] [S 0] [S 0] [S 53] [S 0] [S 0] [S 53] [S 53] 
   5 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 53] [S 53] [S 53] [S 53] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 53] [S 53] [S 0] [S 53] [S 53] [S 0] [S 0] [S 51] 
   9 [S 0] [S 51] [S 0] [S 51] [S 50] [S 0] [S 0] [S 0] 
  10 [S 53] [S 0] [S 0] [S 53] [S 53] [S 53] [S 0] [S 53] 
  11 [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 53] 
  12 [S 53] [S 53] [S 53] [S 0] [S 0] [S 0] [S 53] [S 0] 
  13 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
  14 [S 0] [S 53] [S 53] [S 0] [S 53] [S 53] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 686800
flushWriteBuffer | empty!
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
flushWriteBuffer | now: 687800
flushWriteBuffer | empty!
LOG | (54) latency = 125
LOG | (54) latency = 125
ENDING EPOCH [54]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 54] [S 0] [M 54] [S 0] [M 54] [M 54] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] 
   2 [S 0] [M 54] [M 54] [S 0] [S 0] [S 0] [M 54] [M 54] 
   3 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   4 [M 54] [S 0] [S 0] [M 54] [S 0] [S 0] [M 54] [M 54] 
   5 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 54] [M 54] [M 54] [M 54] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 54] [M 54] [S 0] [M 54] [M 54] [S 0] [S 0] [S 51] 
   9 [S 0] [S 51] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
  10 [M 54] [S 0] [S 0] [M 54] [M 54] [M 54] [S 0] [M 54] 
  11 [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 54] 
  12 [M 54] [M 54] [M 54] [S 0] [S 0] [S 0] [M 54] [S 0] 
  13 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
  14 [S 0] [M 54] [M 54] [S 0] [M 54] [M 54] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
EPOCH [54] PERSISTED.
STARTING [55]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 0] [S 54] [S 54] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] 
   2 [S 0] [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] [S 54] 
   3 [S 0] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
   4 [S 54] [S 0] [S 0] [S 54] [S 0] [S 0] [S 54] [S 54] 
   5 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 54] [S 54] [S 54] [S 54] [S 0] [S 0] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 54] [S 54] [S 0] [S 54] [S 54] [S 0] [S 0] [S 51] 
   9 [S 0] [S 51] [S 0] [S 51] [S 0] [S 0] [S 0] [S 0] 
  10 [S 54] [S 0] [S 0] [S 54] [S 54] [S 54] [S 0] [S 54] 
  11 [S 51] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 54] 
  12 [S 54] [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 54] [S 54] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
flushWriteBuffer | now: 688800
flushWriteBuffer | empty!
LOG | (55) latency = 125
LOG | (55) latency = 129
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 129
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 130
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 129
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 129
LOG | (55) latency = 125
LOG | (55) latency = 125
flushWriteBuffer | now: 689800
flushWriteBuffer | empty!
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 130
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 130
LOG | (55) latency = 125
ENDING EPOCH [55]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (33.59%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 55] [S 0] [S 54] [S 0] [S 54] [M 55] 
   1 [S 0] [S 0] [S 0] [S 0] [M 55] [M 55] [M 55] [M 55] 
   2 [S 0] [M 55] [S 54] [S 0] [S 0] [S 0] [S 54] [M 55] 
   3 [S 0] [S 0] [S 0] [M 55] [S 0] [S 0] [M 55] [M 55] 
   4 [S 54] [S 0] [S 0] [M 55] [S 0] [S 0] [S 54] [M 55] 
   5 [S 0] [S 0] [S 0] [M 55] [M 55] [M 55] [S 0] [S 0] 
   6 [S 54] [M 55] [S 54] [M 55] [S 0] [S 0] [S 0] [S 0] 
   7 [M 55] [S 0] [S 0] [S 0] [M 55] [S 0] [S 0] [M 55] 
   8 [M 55] [S 54] [S 0] [S 54] [M 55] [S 0] [S 0] [S 51] 
   9 [S 0] [M 55] [M 55] [M 55] [S 0] [S 0] [S 0] [S 0] 
  10 [M 55] [S 0] [S 0] [S 54] [S 54] [M 55] [S 0] [M 55] 
  11 [S 0] [M 55] [S 0] [S 0] [S 0] [M 55] [M 55] [M 55] 
  12 [M 55] [S 54] [M 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [M 55] [S 0] [M 55] [S 51] [S 0] [M 55] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [M 55] [M 55] [S 0] [S 0] 
  15 [S 0] [M 55] [S 0] [S 0] [S 0] [M 55] [M 55] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 11: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
EPOCH [55] PERSISTED.
STARTING [56]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 55] [S 0] [S 54] [S 0] [S 54] [S 55] 
   1 [S 0] [S 0] [S 0] [S 0] [S 55] [S 55] [S 55] [S 55] 
   2 [S 0] [S 55] [S 54] [S 0] [S 0] [S 0] [S 54] [S 55] 
   3 [S 0] [S 0] [S 0] [S 55] [S 0] [S 0] [S 55] [S 55] 
   4 [S 54] [S 0] [S 0] [S 55] [S 0] [S 0] [S 54] [S 55] 
   5 [S 0] [S 0] [S 0] [S 55] [S 55] [S 55] [S 0] [S 0] 
   6 [S 54] [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 0] 
   7 [S 55] [S 0] [S 0] [S 0] [S 55] [S 0] [S 0] [S 55] 
   8 [S 55] [S 54] [S 0] [S 54] [S 55] [S 0] [S 0] [S 51] 
   9 [S 0] [S 55] [S 55] [S 55] [S 0] [S 0] [S 0] [S 0] 
  10 [S 55] [S 0] [S 0] [S 54] [S 54] [S 55] [S 0] [S 55] 
  11 [S 0] [S 55] [S 0] [S 0] [S 0] [S 55] [S 55] [S 55] 
  12 [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [S 55] [S 0] [S 55] [S 51] [S 0] [S 55] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 55] [S 55] [S 0] [S 0] 
  15 [S 0] [S 55] [S 0] [S 0] [S 0] [S 55] [S 55] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG | (56) latency = 333
LOG | (56) latency = 187
LOG | (56) latency = 180
LOG | (56) latency = 185
LOG | (56) latency = 179
LOG | (56) latency = 172
LOG | (56) latency = 125
LOG | (56) latency = 125
LOG | (56) latency = 125
flushWriteBuffer | now: 690800
flushWriteBuffer | empty!
LOG | (56) latency = 125
LOG | (56) latency = 125
LOG | (56) latency = 125
LOG | (56) latency = 125
LOG | (56) latency = 125
flushWriteBuffer | now: 691800
flushWriteBuffer | empty!
LOG | (56) latency = 125
ENDING EPOCH [56]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 55] [S 0] [S 54] [S 0] [S 54] [S 55] 
   1 [S 0] [S 0] [S 0] [S 0] [M 56] [M 56] [M 56] [M 56] 
   2 [S 0] [S 55] [S 54] [S 0] [S 0] [S 0] [S 54] [S 55] 
   3 [S 0] [S 0] [M 56] [M 56] [S 0] [S 0] [M 56] [M 56] 
   4 [S 54] [S 0] [S 0] [S 55] [S 0] [S 0] [S 54] [S 55] 
   5 [S 0] [S 0] [S 0] [M 56] [M 56] [M 56] [M 56] [S 0] 
   6 [S 54] [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 0] 
   7 [M 56] [S 0] [M 56] [S 0] [M 56] [S 0] [S 0] [M 56] 
   8 [S 55] [S 54] [S 0] [S 54] [S 55] [S 0] [S 0] [S 51] 
   9 [S 0] [M 56] [M 56] [M 56] [S 0] [S 0] [M 56] [S 0] 
  10 [S 55] [S 0] [S 0] [S 54] [S 54] [M 56] [S 0] [S 55] 
  11 [S 0] [M 56] [S 0] [M 56] [S 0] [M 56] [M 56] [M 56] 
  12 [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [M 56] [M 56] [M 56] [S 51] [S 0] [M 56] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 55] [S 55] [S 0] [S 0] 
  15 [S 0] [M 56] [M 56] [S 0] [S 0] [M 56] [M 56] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
EPOCH [56] PERSISTED.
STARTING [57]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 55] [S 0] [S 54] [S 0] [S 54] [S 55] 
   1 [S 0] [S 0] [S 0] [S 0] [S 56] [S 56] [S 56] [S 56] 
   2 [S 0] [S 55] [S 54] [S 0] [S 0] [S 0] [S 54] [S 55] 
   3 [S 0] [S 0] [S 56] [S 56] [S 0] [S 0] [S 56] [S 56] 
   4 [S 54] [S 0] [S 0] [S 55] [S 0] [S 0] [S 54] [S 55] 
   5 [S 0] [S 0] [S 0] [S 56] [S 56] [S 56] [S 56] [S 0] 
   6 [S 54] [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 0] 
   7 [S 56] [S 0] [S 56] [S 0] [S 56] [S 0] [S 0] [S 56] 
   8 [S 55] [S 54] [S 0] [S 54] [S 55] [S 0] [S 0] [S 51] 
   9 [S 0] [S 56] [S 56] [S 56] [S 0] [S 0] [S 56] [S 0] 
  10 [S 55] [S 0] [S 0] [S 54] [S 54] [S 56] [S 0] [S 55] 
  11 [S 0] [S 56] [S 0] [S 56] [S 0] [S 56] [S 56] [S 56] 
  12 [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [S 56] [S 56] [S 56] [S 51] [S 0] [S 56] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 55] [S 55] [S 0] [S 0] 
  15 [S 0] [S 56] [S 56] [S 0] [S 0] [S 56] [S 56] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
flushWriteBuffer | now: 692800
flushWriteBuffer | empty!
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
ENDING EPOCH [57]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [S 0] [S 54] [S 0] [S 54] [S 55] 
   1 [S 0] [S 0] [S 0] [S 0] [M 57] [M 57] [M 57] [M 57] 
   2 [S 0] [S 55] [S 54] [S 0] [S 0] [S 0] [S 54] [S 55] 
   3 [S 0] [S 0] [M 57] [M 57] [S 0] [S 0] [M 57] [M 57] 
   4 [S 54] [S 0] [S 0] [S 55] [S 0] [S 0] [S 54] [S 55] 
   5 [S 0] [S 0] [S 0] [M 57] [M 57] [M 57] [M 57] [S 0] 
   6 [S 54] [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 0] 
   7 [M 57] [S 0] [M 57] [S 0] [M 57] [S 0] [S 0] [M 57] 
   8 [S 55] [S 54] [S 0] [S 54] [S 55] [S 0] [S 0] [S 51] 
   9 [S 0] [M 57] [M 57] [M 57] [S 0] [S 0] [M 57] [S 0] 
  10 [S 55] [S 0] [S 0] [S 54] [S 54] [M 57] [S 0] [S 55] 
  11 [S 0] [M 57] [S 0] [M 57] [S 0] [M 57] [M 57] [M 57] 
  12 [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [M 57] [M 57] [M 57] [S 0] [S 0] [M 57] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 55] [S 55] [S 0] [S 0] 
  15 [S 0] [M 57] [M 57] [S 0] [S 0] [M 57] [M 57] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
EPOCH [57] PERSISTED.
STARTING [58]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [S 0] [S 54] [S 0] [S 54] [S 55] 
   1 [S 0] [S 0] [S 0] [S 0] [S 57] [S 57] [S 57] [S 57] 
   2 [S 0] [S 55] [S 54] [S 0] [S 0] [S 0] [S 54] [S 55] 
   3 [S 0] [S 0] [S 57] [S 57] [S 0] [S 0] [S 57] [S 57] 
   4 [S 54] [S 0] [S 0] [S 55] [S 0] [S 0] [S 54] [S 55] 
   5 [S 0] [S 0] [S 0] [S 57] [S 57] [S 57] [S 57] [S 0] 
   6 [S 54] [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 0] 
   7 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 0] [S 57] 
   8 [S 55] [S 54] [S 0] [S 54] [S 55] [S 0] [S 0] [S 51] 
   9 [S 0] [S 57] [S 57] [S 57] [S 0] [S 0] [S 57] [S 0] 
  10 [S 55] [S 0] [S 0] [S 54] [S 54] [S 57] [S 0] [S 55] 
  11 [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] 
  12 [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [S 57] [S 57] [S 57] [S 0] [S 0] [S 57] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 55] [S 55] [S 0] [S 0] 
  15 [S 0] [S 57] [S 57] [S 0] [S 0] [S 57] [S 57] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG | (58) latency = 125
LOG | (58) latency = 125
flushWriteBuffer | now: 693800
flushWriteBuffer | empty!
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
ENDING EPOCH [58]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [S 0] [S 54] [S 0] [S 54] [S 55] 
   1 [S 0] [S 0] [S 0] [S 0] [M 58] [M 58] [S 57] [M 58] 
   2 [S 0] [S 55] [S 54] [S 0] [S 0] [S 0] [S 54] [S 55] 
   3 [S 0] [S 0] [M 58] [M 58] [S 0] [S 0] [S 57] [M 58] 
   4 [S 54] [S 0] [S 0] [S 55] [S 0] [S 0] [S 54] [S 55] 
   5 [S 0] [S 0] [S 0] [M 58] [M 58] [M 58] [S 57] [S 0] 
   6 [S 54] [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 0] 
   7 [S 57] [S 0] [M 58] [S 0] [M 58] [S 0] [S 0] [M 58] 
   8 [S 55] [S 54] [S 0] [S 54] [S 55] [S 0] [S 0] [S 0] 
   9 [S 0] [S 57] [M 58] [M 58] [S 0] [S 0] [M 58] [S 0] 
  10 [S 55] [S 0] [S 0] [S 54] [S 0] [M 58] [S 0] [S 55] 
  11 [S 0] [M 58] [S 0] [S 57] [S 0] [M 58] [M 58] [M 58] 
  12 [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [M 58] [M 58] [M 58] [S 0] [S 0] [S 57] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 55] [S 55] [S 0] [S 0] 
  15 [S 0] [M 58] [S 57] [S 0] [S 0] [M 58] [M 58] [S 0] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
EPOCH [58] PERSISTED.
STARTING [59]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [S 0] [S 54] [S 0] [S 54] [S 55] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 57] [S 58] 
   2 [S 0] [S 55] [S 54] [S 0] [S 0] [S 0] [S 54] [S 55] 
   3 [S 0] [S 0] [S 58] [S 58] [S 0] [S 0] [S 57] [S 58] 
   4 [S 54] [S 0] [S 0] [S 55] [S 0] [S 0] [S 54] [S 55] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 57] [S 0] 
   6 [S 54] [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 0] 
   7 [S 57] [S 0] [S 58] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [S 55] [S 54] [S 0] [S 54] [S 55] [S 0] [S 0] [S 0] 
   9 [S 0] [S 57] [S 58] [S 58] [S 0] [S 0] [S 58] [S 0] 
  10 [S 55] [S 0] [S 0] [S 54] [S 0] [S 58] [S 0] [S 55] 
  11 [S 0] [S 58] [S 0] [S 57] [S 0] [S 58] [S 58] [S 58] 
  12 [S 55] [S 54] [S 55] [S 0] [S 0] [S 0] [S 54] [S 0] 
  13 [S 0] [S 58] [S 58] [S 58] [S 0] [S 0] [S 57] [S 0] 
  14 [S 0] [S 54] [S 54] [S 0] [S 55] [S 55] [S 0] [S 0] 
  15 [S 0] [S 58] [S 57] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (59) latency = 125
flushWriteBuffer | now: 694800
flushWriteBuffer | empty!
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
LOG | (59) latency = 125
LOG | (59) latency = 125
flushWriteBuffer | now: 695800
flushWriteBuffer | empty!
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 130
ENDING EPOCH [59]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.81%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 59] [S 0] [S 0] [S 0] [M 59] [S 0] [M 59] [M 59] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [M 59] [S 58] 
   2 [M 59] [M 59] [M 59] [S 0] [S 0] [M 59] [S 0] [S 55] 
   3 [S 0] [S 0] [M 59] [S 58] [S 0] [S 0] [M 59] [S 58] 
   4 [M 59] [S 0] [S 0] [M 59] [S 0] [S 0] [M 59] [S 55] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [M 59] [S 0] 
   6 [M 59] [M 59] [M 59] [M 59] [S 0] [S 0] [S 0] [S 0] 
   7 [M 59] [S 0] [M 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [S 55] [M 59] [S 0] [M 59] [S 55] [M 59] [S 0] [S 0] 
   9 [S 0] [M 59] [S 58] [S 58] [S 0] [S 0] [M 59] [S 0] 
  10 [M 59] [S 0] [S 0] [M 59] [S 0] [M 59] [S 0] [M 59] 
  11 [S 0] [S 58] [S 0] [M 59] [S 0] [S 58] [S 58] [M 59] 
  12 [M 59] [M 59] [M 59] [S 0] [S 0] [S 0] [M 59] [S 0] 
  13 [S 0] [S 58] [M 59] [S 58] [S 0] [S 0] [M 59] [S 0] 
  14 [S 0] [M 59] [M 59] [S 0] [M 59] [S 55] [S 0] [S 0] 
  15 [S 0] [S 58] [M 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 14: 37.5%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 1: 12.5%
scanning set 5: 12.5%
scanning set 15: 12.5%
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
EPOCH [59] PERSISTED.
STARTING [60]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] [S 59] [S 59] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 59] [S 58] 
   2 [S 59] [S 59] [S 59] [S 0] [S 0] [S 59] [S 0] [S 55] 
   3 [S 0] [S 0] [S 59] [S 58] [S 0] [S 0] [S 59] [S 58] 
   4 [S 59] [S 0] [S 0] [S 59] [S 0] [S 0] [S 59] [S 55] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 59] [S 0] 
   6 [S 59] [S 59] [S 59] [S 59] [S 0] [S 0] [S 0] [S 0] 
   7 [S 59] [S 0] [S 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [S 55] [S 59] [S 0] [S 59] [S 55] [S 59] [S 0] [S 0] 
   9 [S 0] [S 59] [S 58] [S 58] [S 0] [S 0] [S 59] [S 0] 
  10 [S 59] [S 0] [S 0] [S 59] [S 0] [S 59] [S 0] [S 59] 
  11 [S 0] [S 58] [S 0] [S 59] [S 0] [S 58] [S 58] [S 59] 
  12 [S 59] [S 59] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] 
  13 [S 0] [S 58] [S 59] [S 58] [S 0] [S 0] [S 59] [S 0] 
  14 [S 0] [S 59] [S 59] [S 0] [S 59] [S 55] [S 0] [S 0] 
  15 [S 0] [S 58] [S 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 45) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG | (60) latency = 333
LOG | (60) latency = 327
LOG | (60) latency = 180
LOG | (60) latency = 171
flushWriteBuffer | now: 696800
flushWriteBuffer | empty!
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
flushWriteBuffer | now: 697800
flushWriteBuffer | empty!
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
ENDING EPOCH [60]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 60] [S 0] [S 0] [S 0] [M 60] [S 0] [M 60] [M 60] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 59] [S 58] 
   2 [M 60] [M 60] [M 60] [S 0] [S 0] [M 60] [S 0] [S 55] 
   3 [S 0] [S 0] [S 59] [S 58] [S 0] [S 0] [S 59] [S 58] 
   4 [M 60] [S 0] [S 0] [M 60] [S 0] [S 0] [M 60] [M 60] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 59] [S 0] 
   6 [M 60] [M 60] [M 60] [M 60] [S 0] [S 0] [S 0] [S 0] 
   7 [S 59] [S 0] [S 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [M 60] [M 60] [S 0] [M 60] [S 55] [M 60] [S 0] [S 0] 
   9 [S 0] [S 59] [S 58] [S 58] [S 0] [S 0] [S 59] [S 0] 
  10 [M 60] [M 60] [S 0] [M 60] [S 0] [M 60] [S 0] [M 60] 
  11 [S 0] [S 58] [S 0] [S 59] [S 0] [S 58] [S 58] [M 60] 
  12 [M 60] [M 60] [M 60] [S 0] [S 0] [S 0] [M 60] [S 0] 
  13 [S 0] [S 58] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] 
  14 [S 0] [M 60] [M 60] [S 0] [M 60] [M 60] [S 0] [S 0] 
  15 [S 0] [S 58] [S 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
EPOCH [60] PERSISTED.
STARTING [61]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 60] [S 0] [S 0] [S 0] [S 60] [S 0] [S 60] [S 60] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 59] [S 58] 
   2 [S 60] [S 60] [S 60] [S 0] [S 0] [S 60] [S 0] [S 55] 
   3 [S 0] [S 0] [S 59] [S 58] [S 0] [S 0] [S 59] [S 58] 
   4 [S 60] [S 0] [S 0] [S 60] [S 0] [S 0] [S 60] [S 60] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 59] [S 0] 
   6 [S 60] [S 60] [S 60] [S 60] [S 0] [S 0] [S 0] [S 0] 
   7 [S 59] [S 0] [S 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [S 60] [S 60] [S 0] [S 60] [S 55] [S 60] [S 0] [S 0] 
   9 [S 0] [S 59] [S 58] [S 58] [S 0] [S 0] [S 59] [S 0] 
  10 [S 60] [S 60] [S 0] [S 60] [S 0] [S 60] [S 0] [S 60] 
  11 [S 0] [S 58] [S 0] [S 59] [S 0] [S 58] [S 58] [S 60] 
  12 [S 60] [S 60] [S 60] [S 0] [S 0] [S 0] [S 60] [S 0] 
  13 [S 0] [S 58] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] 
  14 [S 0] [S 60] [S 60] [S 0] [S 60] [S 60] [S 0] [S 0] 
  15 [S 0] [S 58] [S 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (61) latency = 125
LOG | (61) latency = 125
flushWriteBuffer | now: 698800
flushWriteBuffer | empty!
LOG | (61) latency = 125
LOG | (61) latency = 125
LOG | (61) latency = 125
LOG | (61) latency = 125
ENDING EPOCH [61]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 60] [S 0] [S 0] [S 0] [M 61] [S 0] [M 61] [M 61] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 59] [S 58] 
   2 [M 61] [S 60] [M 61] [S 0] [S 0] [M 61] [S 0] [S 55] 
   3 [S 0] [S 0] [S 59] [S 58] [S 0] [S 0] [S 59] [S 58] 
   4 [M 61] [S 0] [S 0] [M 61] [S 0] [S 0] [M 61] [S 60] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 59] [S 0] 
   6 [M 61] [M 61] [M 61] [S 60] [S 0] [S 0] [S 0] [S 0] 
   7 [S 59] [S 0] [S 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [S 60] [M 61] [S 0] [M 61] [S 0] [M 61] [S 0] [S 0] 
   9 [S 0] [S 59] [S 58] [S 58] [S 0] [S 0] [S 59] [S 0] 
  10 [M 61] [S 60] [S 0] [M 61] [S 0] [M 61] [S 0] [M 61] 
  11 [S 0] [S 58] [S 0] [S 59] [S 0] [S 58] [S 58] [M 61] 
  12 [M 61] [M 61] [S 60] [S 0] [S 0] [S 0] [M 61] [S 0] 
  13 [S 0] [S 58] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] 
  14 [S 0] [M 61] [M 61] [S 0] [M 61] [S 60] [S 0] [S 0] 
  15 [S 0] [S 58] [S 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
EPOCH [61] PERSISTED.
STARTING [62]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 60] [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 59] [S 58] 
   2 [S 61] [S 60] [S 61] [S 0] [S 0] [S 61] [S 0] [S 55] 
   3 [S 0] [S 0] [S 59] [S 58] [S 0] [S 0] [S 59] [S 58] 
   4 [S 61] [S 0] [S 0] [S 61] [S 0] [S 0] [S 61] [S 60] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 59] [S 0] 
   6 [S 61] [S 61] [S 61] [S 60] [S 0] [S 0] [S 0] [S 0] 
   7 [S 59] [S 0] [S 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [S 60] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
   9 [S 0] [S 59] [S 58] [S 58] [S 0] [S 0] [S 59] [S 0] 
  10 [S 61] [S 60] [S 0] [S 61] [S 0] [S 61] [S 0] [S 61] 
  11 [S 0] [S 58] [S 0] [S 59] [S 0] [S 58] [S 58] [S 61] 
  12 [S 61] [S 61] [S 60] [S 0] [S 0] [S 0] [S 61] [S 0] 
  13 [S 0] [S 58] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] 
  14 [S 0] [S 61] [S 61] [S 0] [S 61] [S 60] [S 0] [S 0] 
  15 [S 0] [S 58] [S 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG | (62) latency = 125
LOG | (62) latency = 125
flushWriteBuffer | now: 699800
flushWriteBuffer | empty!
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
flushWriteBuffer | now: 700800
flushWriteBuffer | empty!
LOG | (62) latency = 125
ENDING EPOCH [62]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 62] [S 0] [S 0] [S 0] [M 62] [S 0] [M 62] [M 62] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 59] [S 58] 
   2 [M 62] [M 62] [M 62] [S 0] [S 0] [M 62] [S 0] [S 0] 
   3 [S 0] [S 0] [S 59] [S 58] [S 0] [S 0] [S 59] [S 58] 
   4 [M 62] [S 0] [S 0] [M 62] [S 0] [S 0] [M 62] [M 62] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 59] [S 0] 
   6 [M 62] [M 62] [M 62] [M 62] [S 0] [S 0] [S 0] [S 0] 
   7 [S 59] [S 0] [S 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [M 62] [M 62] [S 0] [M 62] [S 0] [M 62] [S 0] [S 0] 
   9 [S 0] [S 59] [S 58] [S 58] [S 0] [S 0] [S 59] [S 0] 
  10 [M 62] [M 62] [S 0] [M 62] [S 0] [M 62] [S 0] [M 62] 
  11 [S 0] [S 58] [S 0] [S 59] [S 0] [S 58] [S 58] [M 62] 
  12 [M 62] [M 62] [M 62] [S 0] [S 0] [S 0] [M 62] [S 0] 
  13 [S 0] [S 58] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] 
  14 [S 0] [M 62] [M 62] [S 0] [M 62] [M 62] [S 0] [S 0] 
  15 [S 0] [S 0] [S 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
EPOCH [62] PERSISTED.
STARTING [63]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 62] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 59] [S 58] 
   2 [S 62] [S 62] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [S 0] [S 59] [S 58] [S 0] [S 0] [S 59] [S 58] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 62] 
   5 [S 0] [S 0] [S 0] [S 58] [S 58] [S 58] [S 59] [S 0] 
   6 [S 62] [S 62] [S 62] [S 62] [S 0] [S 0] [S 0] [S 0] 
   7 [S 59] [S 0] [S 59] [S 0] [S 58] [S 0] [S 0] [S 58] 
   8 [S 62] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [S 59] [S 58] [S 58] [S 0] [S 0] [S 59] [S 0] 
  10 [S 62] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 62] 
  11 [S 0] [S 58] [S 0] [S 59] [S 0] [S 58] [S 58] [S 62] 
  12 [S 62] [S 62] [S 62] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [S 58] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] 
  14 [S 0] [S 62] [S 62] [S 0] [S 62] [S 62] [S 0] [S 0] 
  15 [S 0] [S 0] [S 59] [S 0] [S 0] [S 58] [S 58] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
LOG | (63) latency = 125
LOG | (63) latency = 125
flushWriteBuffer | now: 701800
flushWriteBuffer | empty!
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 130
ENDING EPOCH [63]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [M 63] [M 63] [M 63] [M 63] 
   2 [S 62] [M 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [M 63] [S 59] [M 63] [S 0] [S 0] [M 63] [M 63] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [M 63] 
   5 [S 0] [S 0] [S 0] [M 63] [M 63] [M 63] [S 59] [S 0] 
   6 [S 62] [S 62] [S 62] [M 63] [S 0] [S 0] [S 0] [S 0] 
   7 [M 63] [S 0] [M 63] [S 0] [M 63] [S 0] [S 0] [M 63] 
   8 [M 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [S 59] [M 63] [M 63] [S 0] [M 63] [S 59] [S 0] 
  10 [S 62] [M 63] [S 0] [S 62] [S 0] [M 63] [S 0] [S 62] 
  11 [M 63] [M 63] [S 0] [S 59] [S 0] [S 0] [M 63] [M 63] 
  12 [S 62] [S 62] [M 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [M 63] [S 0] [S 0] [M 63] [S 0] [M 63] [M 63] 
  14 [S 0] [S 62] [S 62] [S 0] [S 62] [M 63] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [M 63] [M 63] [M 63] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 7: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 15: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
EPOCH [63] PERSISTED.
STARTING [64]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [S 63] [S 63] [S 63] [S 63] 
   2 [S 62] [S 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [S 63] [S 59] [S 63] [S 0] [S 0] [S 63] [S 63] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 63] 
   5 [S 0] [S 0] [S 0] [S 63] [S 63] [S 63] [S 59] [S 0] 
   6 [S 62] [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 0] 
   7 [S 63] [S 0] [S 63] [S 0] [S 63] [S 0] [S 0] [S 63] 
   8 [S 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [S 59] [S 63] [S 63] [S 0] [S 63] [S 59] [S 0] 
  10 [S 62] [S 63] [S 0] [S 62] [S 0] [S 63] [S 0] [S 62] 
  11 [S 63] [S 63] [S 0] [S 59] [S 0] [S 0] [S 63] [S 63] 
  12 [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [S 63] [S 0] [S 0] [S 63] [S 0] [S 63] [S 63] 
  14 [S 0] [S 62] [S 62] [S 0] [S 62] [S 63] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 63] [S 63] [S 63] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (64) latency = 313
LOG | (64) latency = 307
flushWriteBuffer | now: 702800
flushWriteBuffer | empty!
LOG | (64) latency = 160
LOG | (64) latency = 151
LOG | (64) latency = 125
LOG | (64) latency = 125
LOG | (64) latency = 125
LOG | (64) latency = 125
LOG | (64) latency = 125
flushWriteBuffer | now: 703800
flushWriteBuffer | empty!
LOG | (64) latency = 125
LOG | (64) latency = 125
ENDING EPOCH [64]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [M 64] [M 64] [M 64] [M 64] 
   2 [S 62] [S 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [M 64] [S 0] [M 64] [S 0] [S 0] [M 64] [M 64] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 63] 
   5 [S 0] [S 0] [S 0] [M 64] [M 64] [M 64] [S 0] [M 64] 
   6 [S 62] [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 0] 
   7 [M 64] [S 0] [M 64] [S 0] [M 64] [S 0] [S 0] [M 64] 
   8 [S 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [M 64] [M 64] [M 64] [S 0] [M 64] [S 59] [S 0] 
  10 [S 62] [S 63] [S 0] [S 62] [S 0] [M 64] [S 0] [S 62] 
  11 [M 64] [M 64] [S 0] [M 64] [S 0] [S 0] [M 64] [M 64] 
  12 [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [M 64] [S 0] [S 0] [M 64] [S 0] [M 64] [M 64] 
  14 [S 0] [S 62] [S 62] [S 0] [S 62] [S 63] [S 0] [S 0] 
  15 [M 64] [S 0] [S 0] [S 0] [S 0] [M 64] [M 64] [M 64] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
EPOCH [64] PERSISTED.
STARTING [65]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [S 64] [S 64] [S 64] [S 64] 
   2 [S 62] [S 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [S 64] [S 0] [S 64] [S 0] [S 0] [S 64] [S 64] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 63] 
   5 [S 0] [S 0] [S 0] [S 64] [S 64] [S 64] [S 0] [S 64] 
   6 [S 62] [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 0] 
   7 [S 64] [S 0] [S 64] [S 0] [S 64] [S 0] [S 0] [S 64] 
   8 [S 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [S 64] [S 64] [S 64] [S 0] [S 64] [S 59] [S 0] 
  10 [S 62] [S 63] [S 0] [S 62] [S 0] [S 64] [S 0] [S 62] 
  11 [S 64] [S 64] [S 0] [S 64] [S 0] [S 0] [S 64] [S 64] 
  12 [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [S 64] [S 0] [S 0] [S 64] [S 0] [S 64] [S 64] 
  14 [S 0] [S 62] [S 62] [S 0] [S 62] [S 63] [S 0] [S 0] 
  15 [S 64] [S 0] [S 0] [S 0] [S 0] [S 64] [S 64] [S 64] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
flushWriteBuffer | now: 704800
flushWriteBuffer | empty!
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
ENDING EPOCH [65]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [M 65] [M 65] [M 65] [M 65] 
   2 [S 62] [S 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [M 65] [S 0] [M 65] [S 0] [S 0] [M 65] [M 65] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 63] 
   5 [S 0] [S 0] [S 0] [M 65] [M 65] [M 65] [S 0] [M 65] 
   6 [S 62] [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 0] 
   7 [M 65] [S 0] [M 65] [S 0] [M 65] [S 0] [S 0] [M 65] 
   8 [S 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [M 65] [M 65] [M 65] [S 0] [M 65] [S 0] [S 0] 
  10 [S 62] [S 63] [S 0] [S 62] [S 0] [M 65] [S 0] [S 62] 
  11 [M 65] [M 65] [S 0] [M 65] [S 0] [S 0] [M 65] [M 65] 
  12 [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [M 65] [S 0] [S 0] [M 65] [S 0] [M 65] [M 65] 
  14 [S 0] [S 0] [S 62] [S 0] [S 62] [S 63] [S 0] [S 0] 
  15 [M 65] [S 0] [S 0] [S 0] [S 0] [M 65] [M 65] [M 65] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
EPOCH [65] PERSISTED.
STARTING [66]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 65] 
   2 [S 62] [S 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 65] [S 65] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 63] 
   5 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 0] [S 65] 
   6 [S 62] [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 0] 
   7 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 65] 
   8 [S 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [S 65] [S 65] [S 65] [S 0] [S 65] [S 0] [S 0] 
  10 [S 62] [S 63] [S 0] [S 62] [S 0] [S 65] [S 0] [S 62] 
  11 [S 65] [S 65] [S 0] [S 65] [S 0] [S 0] [S 65] [S 65] 
  12 [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  14 [S 0] [S 0] [S 62] [S 0] [S 62] [S 63] [S 0] [S 0] 
  15 [S 65] [S 0] [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 705800
flushWriteBuffer | empty!
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
ENDING EPOCH [66]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [M 66] [M 66] [S 65] [M 66] 
   2 [S 62] [S 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [M 66] [S 0] [M 66] [S 0] [S 0] [S 65] [M 66] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 63] 
   5 [S 0] [S 0] [S 0] [S 65] [M 66] [M 66] [S 0] [M 66] 
   6 [S 62] [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 0] 
   7 [M 66] [S 0] [S 65] [S 0] [M 66] [S 0] [S 0] [M 66] 
   8 [S 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [M 66] [M 66] [S 65] [S 0] [M 66] [S 0] [S 0] 
  10 [S 62] [S 63] [S 0] [S 62] [S 0] [M 66] [S 0] [S 62] 
  11 [M 66] [M 66] [S 0] [M 66] [S 0] [S 0] [S 65] [M 66] 
  12 [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [M 66] [S 0] [S 0] [S 65] [S 0] [M 66] [M 66] 
  14 [S 0] [S 0] [S 62] [S 0] [S 62] [S 63] [S 0] [S 0] 
  15 [M 66] [S 0] [S 0] [S 0] [S 0] [M 66] [M 66] [S 65] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
EPOCH [66] PERSISTED.
STARTING [67]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 65] [S 66] 
   2 [S 62] [S 63] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 65] [S 66] 
   4 [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 63] 
   5 [S 0] [S 0] [S 0] [S 65] [S 66] [S 66] [S 0] [S 66] 
   6 [S 62] [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 65] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [S 63] [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 0] 
   9 [S 0] [S 66] [S 66] [S 65] [S 0] [S 66] [S 0] [S 0] 
  10 [S 62] [S 63] [S 0] [S 62] [S 0] [S 66] [S 0] [S 62] 
  11 [S 66] [S 66] [S 0] [S 66] [S 0] [S 0] [S 65] [S 66] 
  12 [S 62] [S 62] [S 63] [S 0] [S 0] [S 0] [S 62] [S 0] 
  13 [S 0] [S 66] [S 0] [S 0] [S 65] [S 0] [S 66] [S 66] 
  14 [S 0] [S 0] [S 62] [S 0] [S 62] [S 63] [S 0] [S 0] 
  15 [S 66] [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 65] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 706800
flushWriteBuffer | empty!
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
flushWriteBuffer | now: 707800
flushWriteBuffer | empty!
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 130
LOG | (67) latency = 125
LOG | (67) latency = 125
flushWriteBuffer | now: 708800
flushWriteBuffer | empty!
LOG | (67) latency = 125
ENDING EPOCH [67]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 67] [M 67] [S 0] [S 0] [S 0] [S 0] [M 67] [M 67] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [M 67] [S 66] 
   2 [M 67] [M 67] [M 67] [S 0] [S 0] [M 67] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [M 67] [S 66] 
   4 [S 0] [S 0] [M 67] [S 62] [M 67] [M 67] [M 67] [S 63] 
   5 [S 0] [S 0] [S 0] [M 67] [S 66] [S 66] [S 0] [M 67] 
   6 [M 67] [M 67] [M 67] [M 67] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [M 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [M 67] [M 67] [S 0] [M 67] [S 0] [M 67] [S 0] [S 0] 
   9 [S 0] [M 67] [S 66] [M 67] [S 0] [S 66] [S 0] [S 0] 
  10 [M 67] [S 63] [S 0] [M 67] [S 0] [M 67] [S 0] [M 67] 
  11 [S 66] [S 66] [S 0] [M 67] [S 0] [S 0] [M 67] [M 67] 
  12 [M 67] [M 67] [M 67] [S 0] [S 0] [S 0] [M 67] [S 0] 
  13 [S 0] [S 66] [S 0] [S 0] [M 67] [S 0] [S 66] [S 66] 
  14 [M 67] [S 0] [M 67] [S 0] [M 67] [M 67] [S 0] [S 0] 
  15 [M 67] [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [M 67] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 37.5%
scanning set 5: 25.0%
scanning set 9: 25.0%
scanning set 15: 25.0%
scanning set 1: 12.5%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 13: 12.5%
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
EPOCH [67] PERSISTED.
STARTING [68]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 67] [S 67] [S 0] [S 0] [S 0] [S 0] [S 67] [S 67] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] [S 66] 
   2 [S 67] [S 67] [S 67] [S 0] [S 0] [S 67] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 67] [S 66] 
   4 [S 0] [S 0] [S 67] [S 62] [S 67] [S 67] [S 67] [S 63] 
   5 [S 0] [S 0] [S 0] [S 67] [S 66] [S 66] [S 0] [S 67] 
   6 [S 67] [S 67] [S 67] [S 67] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [S 67] [S 67] [S 0] [S 67] [S 0] [S 67] [S 0] [S 0] 
   9 [S 0] [S 67] [S 66] [S 67] [S 0] [S 66] [S 0] [S 0] 
  10 [S 67] [S 63] [S 0] [S 67] [S 0] [S 67] [S 0] [S 67] 
  11 [S 66] [S 66] [S 0] [S 67] [S 0] [S 0] [S 67] [S 67] 
  12 [S 67] [S 67] [S 67] [S 0] [S 0] [S 0] [S 67] [S 0] 
  13 [S 0] [S 66] [S 0] [S 0] [S 67] [S 0] [S 66] [S 66] 
  14 [S 67] [S 0] [S 67] [S 0] [S 67] [S 67] [S 0] [S 0] 
  15 [S 67] [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 45) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (68) latency = 340
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
flushWriteBuffer | now: 709800
flushWriteBuffer | empty!
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
ENDING EPOCH [68]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 68] [M 68] [S 0] [S 0] [S 0] [S 0] [M 68] [M 68] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] [S 66] 
   2 [M 68] [M 68] [M 68] [S 0] [S 0] [M 68] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 67] [S 66] 
   4 [S 0] [S 0] [M 68] [S 62] [M 68] [M 68] [M 68] [S 63] 
   5 [S 0] [S 0] [S 0] [S 67] [S 66] [S 66] [S 0] [S 67] 
   6 [M 68] [M 68] [M 68] [M 68] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [M 68] [M 68] [S 0] [M 68] [S 0] [M 68] [S 0] [S 0] 
   9 [S 0] [S 67] [S 66] [S 67] [S 0] [S 66] [S 0] [S 0] 
  10 [M 68] [S 0] [S 0] [M 68] [S 0] [M 68] [M 68] [M 68] 
  11 [S 66] [S 66] [S 0] [S 67] [S 0] [S 0] [S 67] [M 68] 
  12 [M 68] [M 68] [M 68] [S 0] [S 0] [S 0] [M 68] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 67] [S 0] [S 66] [S 66] 
  14 [M 68] [S 0] [M 68] [S 0] [M 68] [M 68] [S 0] [S 0] 
  15 [S 67] [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
EPOCH [68] PERSISTED.
STARTING [69]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 68] [S 68] [S 0] [S 0] [S 0] [S 0] [S 68] [S 68] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] [S 66] 
   2 [S 68] [S 68] [S 68] [S 0] [S 0] [S 68] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 67] [S 66] 
   4 [S 0] [S 0] [S 68] [S 62] [S 68] [S 68] [S 68] [S 63] 
   5 [S 0] [S 0] [S 0] [S 67] [S 66] [S 66] [S 0] [S 67] 
   6 [S 68] [S 68] [S 68] [S 68] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [S 68] [S 68] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
   9 [S 0] [S 67] [S 66] [S 67] [S 0] [S 66] [S 0] [S 0] 
  10 [S 68] [S 0] [S 0] [S 68] [S 0] [S 68] [S 68] [S 68] 
  11 [S 66] [S 66] [S 0] [S 67] [S 0] [S 0] [S 67] [S 68] 
  12 [S 68] [S 68] [S 68] [S 0] [S 0] [S 0] [S 68] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 67] [S 0] [S 66] [S 66] 
  14 [S 68] [S 0] [S 68] [S 0] [S 68] [S 68] [S 0] [S 0] 
  15 [S 67] [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 710800
flushWriteBuffer | empty!
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
ENDING EPOCH [69]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 69] [S 68] [S 0] [S 0] [S 0] [S 0] [M 69] [M 69] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] [S 66] 
   2 [M 69] [S 68] [M 69] [S 0] [S 0] [M 69] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 67] [S 66] 
   4 [S 0] [S 0] [S 68] [S 0] [M 69] [M 69] [M 69] [S 63] 
   5 [S 0] [S 0] [S 0] [S 67] [S 66] [S 66] [S 0] [S 67] 
   6 [M 69] [M 69] [M 69] [S 68] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [S 68] [M 69] [S 0] [M 69] [S 0] [M 69] [S 0] [S 0] 
   9 [S 0] [S 67] [S 66] [S 67] [S 0] [S 66] [S 0] [S 0] 
  10 [M 69] [S 0] [S 0] [M 69] [S 0] [M 69] [S 68] [M 69] 
  11 [S 66] [S 66] [S 0] [S 67] [S 0] [S 0] [S 67] [M 69] 
  12 [M 69] [M 69] [S 68] [S 0] [S 0] [S 0] [M 69] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 67] [S 0] [S 66] [S 66] 
  14 [M 69] [S 0] [M 69] [S 0] [M 69] [S 68] [S 0] [S 0] 
  15 [S 67] [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
EPOCH [69] PERSISTED.
STARTING [70]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 68] [S 0] [S 0] [S 0] [S 0] [S 69] [S 69] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] [S 66] 
   2 [S 69] [S 68] [S 69] [S 0] [S 0] [S 69] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 67] [S 66] 
   4 [S 0] [S 0] [S 68] [S 0] [S 69] [S 69] [S 69] [S 63] 
   5 [S 0] [S 0] [S 0] [S 67] [S 66] [S 66] [S 0] [S 67] 
   6 [S 69] [S 69] [S 69] [S 68] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [S 68] [S 69] [S 0] [S 69] [S 0] [S 69] [S 0] [S 0] 
   9 [S 0] [S 67] [S 66] [S 67] [S 0] [S 66] [S 0] [S 0] 
  10 [S 69] [S 0] [S 0] [S 69] [S 0] [S 69] [S 68] [S 69] 
  11 [S 66] [S 66] [S 0] [S 67] [S 0] [S 0] [S 67] [S 69] 
  12 [S 69] [S 69] [S 68] [S 0] [S 0] [S 0] [S 69] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 67] [S 0] [S 66] [S 66] 
  14 [S 69] [S 0] [S 69] [S 0] [S 69] [S 68] [S 0] [S 0] 
  15 [S 67] [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 711800
flushWriteBuffer | empty!
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
flushWriteBuffer | now: 712800
flushWriteBuffer | empty!
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
ENDING EPOCH [70]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 70] [M 70] [S 0] [S 0] [S 0] [S 0] [M 70] [M 70] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] [S 66] 
   2 [M 70] [M 70] [M 70] [S 0] [S 0] [M 70] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 67] [S 66] 
   4 [S 0] [S 0] [M 70] [S 0] [M 70] [M 70] [M 70] [S 63] 
   5 [S 0] [S 0] [S 0] [S 67] [S 66] [S 66] [S 0] [S 67] 
   6 [M 70] [M 70] [M 70] [M 70] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [M 70] [M 70] [S 0] [M 70] [S 0] [M 70] [S 0] [S 0] 
   9 [S 0] [S 67] [S 66] [S 67] [S 0] [S 66] [S 0] [S 0] 
  10 [M 70] [S 0] [S 0] [M 70] [S 0] [M 70] [M 70] [M 70] 
  11 [S 66] [S 66] [S 0] [S 67] [S 0] [S 0] [S 67] [M 70] 
  12 [M 70] [M 70] [M 70] [S 0] [S 0] [S 0] [M 70] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 67] [S 0] [S 66] [S 66] 
  14 [M 70] [S 0] [M 70] [S 0] [M 70] [M 70] [S 0] [S 0] 
  15 [S 67] [S 0] [S 0] [S 0] [S 0] [S 0] [S 66] [S 67] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
EPOCH [70] PERSISTED.
STARTING [71]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 70] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [S 66] [S 66] [S 67] [S 66] 
   2 [S 70] [S 70] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] [S 67] [S 66] 
   4 [S 0] [S 0] [S 70] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [S 67] [S 66] [S 66] [S 0] [S 67] 
   6 [S 70] [S 70] [S 70] [S 70] [S 0] [S 0] [S 0] [S 0] 
   7 [S 66] [S 0] [S 67] [S 0] [S 66] [S 0] [S 0] [S 66] 
   8 [S 70] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 67] [S 66] [S 67] [S 0] [S 66] [S 0] [S 0] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [S 70] [S 70] [S 70] 
  11 [S 66] [S 66] [S 0] [S 67] [S 0] [S 0] [S 67] [S 70] 
  12 [S 70] [S 70] [S 70] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 67] [S 0] [S 66] [S 66] 
  14 [S 70] [S 0] [S 70] [S 0] [S 70] [S 70] [S 0] [S 0] 
  15 [S 67] [S 0] [S 0] [S 0] [S 0] [S 0] [S 66] [S 67] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 129
LOG | (71) latency = 125
LOG | (71) latency = 125
flushWriteBuffer | now: 713800
flushWriteBuffer | empty!
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 129
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 130
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 129
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 130
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 130
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
flushWriteBuffer | now: 714800
flushWriteBuffer | empty!
LOG | (71) latency = 125
LOG | (71) latency = 129
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
ENDING EPOCH [71]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [M 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [M 71] [M 71] [S 67] [M 71] 
   2 [S 70] [M 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [M 71] [S 0] [M 71] [S 0] [M 71] [S 67] [M 71] 
   4 [S 0] [S 0] [M 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [M 71] [M 71] [M 71] [S 0] [M 71] 
   6 [S 70] [S 70] [S 70] [M 71] [S 0] [S 0] [S 0] [S 0] 
   7 [M 71] [S 0] [S 67] [S 0] [M 71] [S 0] [S 0] [M 71] 
   8 [M 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 67] [M 71] [M 71] [S 0] [M 71] [S 0] [M 71] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [M 71] [M 71] [S 70] 
  11 [M 71] [M 71] [S 0] [S 67] [S 0] [S 0] [M 71] [M 71] 
  12 [S 70] [S 70] [M 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [M 71] [S 0] [M 71] [M 71] 
  14 [S 70] [S 0] [S 70] [S 0] [S 70] [M 71] [S 0] [S 0] 
  15 [M 71] [S 0] [M 71] [S 0] [S 0] [S 0] [M 71] [M 71] 
============================================================
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 7: 37.5%
scanning set 13: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
EPOCH [71] PERSISTED.
STARTING [72]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [S 71] [S 71] [S 67] [S 71] 
   2 [S 70] [S 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [S 71] [S 0] [S 71] [S 0] [S 71] [S 67] [S 71] 
   4 [S 0] [S 0] [S 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [S 71] [S 71] [S 71] [S 0] [S 71] 
   6 [S 70] [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] 
   7 [S 71] [S 0] [S 67] [S 0] [S 71] [S 0] [S 0] [S 71] 
   8 [S 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 67] [S 71] [S 71] [S 0] [S 71] [S 0] [S 71] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [S 71] [S 71] [S 70] 
  11 [S 71] [S 71] [S 0] [S 67] [S 0] [S 0] [S 71] [S 71] 
  12 [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 71] [S 0] [S 71] [S 71] 
  14 [S 70] [S 0] [S 70] [S 0] [S 70] [S 71] [S 0] [S 0] 
  15 [S 71] [S 0] [S 71] [S 0] [S 0] [S 0] [S 71] [S 71] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG | (72) latency = 320
LOG | (72) latency = 313
LOG | (72) latency = 307
LOG | (72) latency = 160
LOG | (72) latency = 151
LOG | (72) latency = 125
LOG | (72) latency = 125
LOG | (72) latency = 125
flushWriteBuffer | now: 715800
flushWriteBuffer | empty!
LOG | (72) latency = 125
LOG | (72) latency = 125
LOG | (72) latency = 125
LOG | (72) latency = 125
ENDING EPOCH [72]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [M 72] [M 72] [M 72] [M 72] 
   2 [S 70] [S 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [M 72] [S 0] [M 72] [S 0] [M 72] [S 0] [M 72] 
   4 [S 0] [S 0] [S 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [M 72] [M 72] [M 72] [S 0] [M 72] 
   6 [S 70] [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] 
   7 [M 72] [S 0] [M 72] [S 0] [M 72] [S 0] [S 0] [M 72] 
   8 [S 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 67] [M 72] [M 72] [S 0] [M 72] [S 0] [M 72] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [M 72] [S 71] [S 70] 
  11 [M 72] [M 72] [S 0] [M 72] [S 0] [S 0] [M 72] [M 72] 
  12 [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [M 72] [S 0] [S 0] [S 0] [M 72] [S 0] [M 72] [M 72] 
  14 [S 70] [S 0] [S 70] [S 0] [S 70] [S 71] [S 0] [S 0] 
  15 [M 72] [S 0] [M 72] [S 0] [S 0] [S 0] [M 72] [M 72] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
EPOCH [72] PERSISTED.
STARTING [73]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] [S 72] 
   2 [S 70] [S 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [S 72] [S 0] [S 72] [S 0] [S 72] [S 0] [S 72] 
   4 [S 0] [S 0] [S 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] [S 0] [S 72] 
   6 [S 70] [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] 
   7 [S 72] [S 0] [S 72] [S 0] [S 72] [S 0] [S 0] [S 72] 
   8 [S 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 67] [S 72] [S 72] [S 0] [S 72] [S 0] [S 72] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [S 72] [S 71] [S 70] 
  11 [S 72] [S 72] [S 0] [S 72] [S 0] [S 0] [S 72] [S 72] 
  12 [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [S 72] [S 0] [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] 
  14 [S 70] [S 0] [S 70] [S 0] [S 70] [S 71] [S 0] [S 0] 
  15 [S 72] [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (73) latency = 125
flushWriteBuffer | now: 716800
flushWriteBuffer | empty!
LOG | (73) latency = 125
LOG | (73) latency = 125
LOG | (73) latency = 125
LOG | (73) latency = 125
LOG | (73) latency = 125
flushWriteBuffer | now: 717800
flushWriteBuffer | empty!
LOG | (73) latency = 125
LOG | (73) latency = 125
ENDING EPOCH [73]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [M 73] [M 73] [M 73] [M 73] 
   2 [S 70] [S 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [M 73] [S 0] [M 73] [S 0] [M 73] [S 0] [M 73] 
   4 [S 0] [S 0] [S 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [M 73] [M 73] [M 73] [S 0] [M 73] 
   6 [S 70] [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] 
   7 [M 73] [S 0] [M 73] [S 0] [M 73] [S 0] [S 0] [M 73] 
   8 [S 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 0] [M 73] [M 73] [S 0] [M 73] [S 0] [M 73] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [M 73] [S 71] [S 70] 
  11 [M 73] [M 73] [S 0] [M 73] [S 0] [S 0] [M 73] [M 73] 
  12 [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [M 73] [S 0] [S 0] [S 0] [M 73] [S 0] [M 73] [M 73] 
  14 [S 70] [S 0] [S 0] [S 0] [S 70] [S 71] [S 0] [S 0] 
  15 [M 73] [S 0] [M 73] [S 0] [S 0] [S 0] [M 73] [M 73] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
EPOCH [73] PERSISTED.
STARTING [74]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 73] 
   2 [S 70] [S 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [S 73] [S 0] [S 73] [S 0] [S 73] [S 0] [S 73] 
   4 [S 0] [S 0] [S 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 0] [S 73] 
   6 [S 70] [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] 
   7 [S 73] [S 0] [S 73] [S 0] [S 73] [S 0] [S 0] [S 73] 
   8 [S 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 0] [S 73] [S 73] [S 0] [S 73] [S 0] [S 73] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [S 73] [S 71] [S 70] 
  11 [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] [S 73] [S 73] 
  12 [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [S 73] [S 0] [S 0] [S 0] [S 73] [S 0] [S 73] [S 73] 
  14 [S 70] [S 0] [S 0] [S 0] [S 70] [S 71] [S 0] [S 0] 
  15 [S 73] [S 0] [S 73] [S 0] [S 0] [S 0] [S 73] [S 73] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
flushWriteBuffer | now: 718800
flushWriteBuffer | empty!
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
ENDING EPOCH [74]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [M 74] [S 73] [M 74] [M 74] 
   2 [S 70] [S 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [M 74] [S 0] [M 74] [S 0] [M 74] [S 0] [S 73] 
   4 [S 0] [S 0] [S 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [M 74] [M 74] [M 74] [S 0] [S 73] 
   6 [S 70] [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] 
   7 [S 73] [S 0] [M 74] [S 0] [M 74] [S 0] [S 0] [M 74] 
   8 [S 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 0] [M 74] [S 73] [S 0] [M 74] [S 0] [M 74] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [M 74] [S 71] [S 70] 
  11 [M 74] [M 74] [S 0] [M 74] [S 0] [S 0] [S 73] [M 74] 
  12 [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [M 74] [S 0] [S 0] [S 0] [S 73] [S 0] [M 74] [M 74] 
  14 [S 70] [S 0] [S 0] [S 0] [S 70] [S 71] [S 0] [S 0] 
  15 [S 73] [S 0] [M 74] [S 0] [S 0] [S 0] [M 74] [M 74] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
EPOCH [74] PERSISTED.
STARTING [75]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] [S 70] [S 70] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 73] [S 74] [S 74] 
   2 [S 70] [S 71] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 73] 
   4 [S 0] [S 0] [S 71] [S 0] [S 70] [S 70] [S 70] [S 63] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 73] 
   6 [S 70] [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 0] 
   7 [S 73] [S 0] [S 74] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [S 71] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 73] [S 0] [S 74] [S 0] [S 74] 
  10 [S 70] [S 0] [S 0] [S 70] [S 0] [S 74] [S 71] [S 70] 
  11 [S 74] [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 74] 
  12 [S 70] [S 70] [S 71] [S 0] [S 0] [S 0] [S 70] [S 0] 
  13 [S 74] [S 0] [S 0] [S 0] [S 73] [S 0] [S 74] [S 74] 
  14 [S 70] [S 0] [S 0] [S 0] [S 70] [S 71] [S 0] [S 0] 
  15 [S 73] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 130
LOG | (75) latency = 125
LOG | (75) latency = 125
flushWriteBuffer | now: 719800
flushWriteBuffer | empty!
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 130
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 130
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 130
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 130
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 130
LOG | (75) latency = 125
LOG | (75) latency = 125
flushWriteBuffer | now: 720800
flushWriteBuffer | empty!
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 130
LOG | (75) latency = 125
LOG | (75) latency = 125
ENDING EPOCH [75]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (31.25%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 75] [M 75] [M 75] [S 0] [S 0] [S 0] [S 0] [M 75] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [M 75] [M 75] [S 74] 
   2 [M 75] [S 71] [M 75] [S 0] [S 0] [M 75] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [M 75] 
   4 [S 0] [M 75] [S 71] [S 0] [S 0] [M 75] [S 70] [M 75] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [M 75] 
   6 [M 75] [M 75] [M 75] [M 75] [S 0] [S 0] [S 0] [S 0] 
   7 [M 75] [S 0] [M 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [S 71] [M 75] [S 0] [M 75] [S 0] [M 75] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [M 75] [S 0] [S 74] [S 0] [S 74] 
  10 [M 75] [S 0] [S 0] [M 75] [S 0] [M 75] [S 71] [M 75] 
  11 [S 74] [S 74] [S 0] [M 75] [S 0] [S 0] [M 75] [M 75] 
  12 [M 75] [M 75] [S 71] [S 0] [S 0] [S 0] [M 75] [S 0] 
  13 [M 75] [S 0] [S 0] [S 0] [M 75] [S 0] [S 74] [S 74] 
  14 [M 75] [S 0] [S 0] [S 0] [M 75] [M 75] [S 0] [S 0] 
  15 [M 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
scanning set 0: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 25.0%
scanning set 7: 25.0%
scanning set 13: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 15: 12.5%
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
EPOCH [75] PERSISTED.
STARTING [76]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 75] [S 75] [S 75] [S 0] [S 0] [S 0] [S 0] [S 75] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 75] [S 75] [S 74] 
   2 [S 75] [S 71] [S 75] [S 0] [S 0] [S 75] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 75] 
   4 [S 0] [S 75] [S 71] [S 0] [S 0] [S 75] [S 70] [S 75] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 75] 
   6 [S 75] [S 75] [S 75] [S 75] [S 0] [S 0] [S 0] [S 0] 
   7 [S 75] [S 0] [S 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [S 71] [S 75] [S 0] [S 75] [S 0] [S 75] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 0] [S 74] [S 0] [S 74] 
  10 [S 75] [S 0] [S 0] [S 75] [S 0] [S 75] [S 71] [S 75] 
  11 [S 74] [S 74] [S 0] [S 75] [S 0] [S 0] [S 75] [S 75] 
  12 [S 75] [S 75] [S 71] [S 0] [S 0] [S 0] [S 75] [S 0] 
  13 [S 75] [S 0] [S 0] [S 0] [S 75] [S 0] [S 74] [S 74] 
  14 [S 75] [S 0] [S 0] [S 0] [S 75] [S 75] [S 0] [S 0] 
  15 [S 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG | (76) latency = 178
LOG | (76) latency = 172
LOG | (76) latency = 177
LOG | (76) latency = 151
LOG | (76) latency = 144
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
flushWriteBuffer | now: 721800
flushWriteBuffer | empty!
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
flushWriteBuffer | now: 722800
flushWriteBuffer | empty!
LOG | (76) latency = 125
ENDING EPOCH [76]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 76] [M 76] [M 76] [S 0] [S 0] [S 0] [S 0] [M 76] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 75] [S 75] [S 74] 
   2 [M 76] [M 76] [M 76] [S 0] [S 0] [M 76] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 75] 
   4 [M 76] [M 76] [S 71] [S 0] [S 0] [M 76] [S 70] [M 76] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 75] 
   6 [M 76] [M 76] [M 76] [M 76] [S 0] [S 0] [S 0] [S 0] 
   7 [S 75] [S 0] [S 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [M 76] [M 76] [S 0] [M 76] [S 0] [M 76] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 0] [S 74] [S 0] [S 74] 
  10 [M 76] [M 76] [S 0] [M 76] [S 0] [M 76] [S 0] [M 76] 
  11 [S 74] [S 74] [S 0] [S 75] [S 0] [S 0] [S 75] [M 76] 
  12 [M 76] [M 76] [M 76] [S 0] [S 0] [S 0] [M 76] [S 0] 
  13 [S 75] [S 0] [S 0] [S 0] [S 75] [S 0] [S 74] [S 0] 
  14 [M 76] [S 0] [S 0] [S 0] [M 76] [M 76] [M 76] [S 0] 
  15 [S 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
EPOCH [76] PERSISTED.
STARTING [77]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 76] [S 76] [S 0] [S 0] [S 0] [S 0] [S 76] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 75] [S 75] [S 74] 
   2 [S 76] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 75] 
   4 [S 76] [S 76] [S 71] [S 0] [S 0] [S 76] [S 70] [S 76] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 75] 
   6 [S 76] [S 76] [S 76] [S 76] [S 0] [S 0] [S 0] [S 0] 
   7 [S 75] [S 0] [S 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 0] [S 74] [S 0] [S 74] 
  10 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [S 74] [S 74] [S 0] [S 75] [S 0] [S 0] [S 75] [S 76] 
  12 [S 76] [S 76] [S 76] [S 0] [S 0] [S 0] [S 76] [S 0] 
  13 [S 75] [S 0] [S 0] [S 0] [S 75] [S 0] [S 74] [S 0] 
  14 [S 76] [S 0] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] 
  15 [S 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (77) latency = 125
LOG | (77) latency = 125
LOG | (77) latency = 125
LOG | (77) latency = 125
LOG | (77) latency = 125
flushWriteBuffer | now: 723800
flushWriteBuffer | empty!
LOG | (77) latency = 125
ENDING EPOCH [77]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 77] [M 77] [S 76] [S 0] [S 0] [S 0] [S 0] [M 77] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 75] [S 75] [S 74] 
   2 [M 77] [S 76] [M 77] [S 0] [S 0] [M 77] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 75] 
   4 [S 76] [M 77] [S 71] [S 0] [S 0] [M 77] [S 0] [M 77] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 75] 
   6 [M 77] [M 77] [M 77] [S 76] [S 0] [S 0] [S 0] [S 0] 
   7 [S 75] [S 0] [S 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [S 76] [M 77] [S 0] [M 77] [S 0] [M 77] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 0] [S 74] [S 0] [S 74] 
  10 [M 77] [S 76] [S 0] [M 77] [S 0] [M 77] [S 0] [M 77] 
  11 [S 74] [S 74] [S 0] [S 75] [S 0] [S 0] [S 75] [M 77] 
  12 [M 77] [M 77] [S 76] [S 0] [S 0] [S 0] [M 77] [S 0] 
  13 [S 75] [S 0] [S 0] [S 0] [S 75] [S 0] [S 74] [S 0] 
  14 [M 77] [S 0] [S 0] [S 0] [M 77] [M 77] [S 76] [S 0] 
  15 [S 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
EPOCH [77] PERSISTED.
STARTING [78]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 77] [S 77] [S 76] [S 0] [S 0] [S 0] [S 0] [S 77] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 75] [S 75] [S 74] 
   2 [S 77] [S 76] [S 77] [S 0] [S 0] [S 77] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 75] 
   4 [S 76] [S 77] [S 71] [S 0] [S 0] [S 77] [S 0] [S 77] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 75] 
   6 [S 77] [S 77] [S 77] [S 76] [S 0] [S 0] [S 0] [S 0] 
   7 [S 75] [S 0] [S 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [S 76] [S 77] [S 0] [S 77] [S 0] [S 77] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 0] [S 74] [S 0] [S 74] 
  10 [S 77] [S 76] [S 0] [S 77] [S 0] [S 77] [S 0] [S 77] 
  11 [S 74] [S 74] [S 0] [S 75] [S 0] [S 0] [S 75] [S 77] 
  12 [S 77] [S 77] [S 76] [S 0] [S 0] [S 0] [S 77] [S 0] 
  13 [S 75] [S 0] [S 0] [S 0] [S 75] [S 0] [S 74] [S 0] 
  14 [S 77] [S 0] [S 0] [S 0] [S 77] [S 77] [S 76] [S 0] 
  15 [S 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
flushWriteBuffer | now: 724800
flushWriteBuffer | empty!
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
ENDING EPOCH [78]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 78] [M 78] [M 78] [S 0] [S 0] [S 0] [S 0] [M 78] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 75] [S 75] [S 74] 
   2 [M 78] [M 78] [M 78] [S 0] [S 0] [M 78] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 75] 
   4 [M 78] [M 78] [S 71] [S 0] [S 0] [M 78] [S 0] [M 78] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 75] 
   6 [M 78] [M 78] [M 78] [M 78] [S 0] [S 0] [S 0] [S 0] 
   7 [S 75] [S 0] [S 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [M 78] [M 78] [S 0] [M 78] [S 0] [M 78] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 0] [S 74] [S 0] [S 74] 
  10 [M 78] [M 78] [S 0] [M 78] [S 0] [M 78] [S 0] [M 78] 
  11 [S 74] [S 74] [S 0] [S 75] [S 0] [S 0] [S 75] [M 78] 
  12 [M 78] [M 78] [M 78] [S 0] [S 0] [S 0] [M 78] [S 0] 
  13 [S 75] [S 0] [S 0] [S 0] [S 75] [S 0] [S 74] [S 0] 
  14 [M 78] [S 0] [S 0] [S 0] [M 78] [M 78] [M 78] [S 0] 
  15 [S 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
EPOCH [78] PERSISTED.
STARTING [79]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 78] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [S 74] [S 75] [S 75] [S 74] 
   2 [S 78] [S 78] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 75] 
   4 [S 78] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 75] 
   6 [S 78] [S 78] [S 78] [S 78] [S 0] [S 0] [S 0] [S 0] 
   7 [S 75] [S 0] [S 75] [S 0] [S 74] [S 0] [S 0] [S 74] 
   8 [S 78] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 0] [S 74] [S 0] [S 74] 
  10 [S 78] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 78] 
  11 [S 74] [S 74] [S 0] [S 75] [S 0] [S 0] [S 75] [S 78] 
  12 [S 78] [S 78] [S 78] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [S 75] [S 0] [S 0] [S 0] [S 75] [S 0] [S 74] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 78] [S 78] [S 78] [S 0] 
  15 [S 75] [S 0] [S 74] [S 0] [S 0] [S 0] [S 74] [S 74] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (79) latency = 125
flushWriteBuffer | now: 725800
flushWriteBuffer | empty!
LOG | (79) latency = 125
LOG | (79) latency = 129
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 129
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 130
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 129
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 130
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 130
LOG | (79) latency = 125
LOG | (79) latency = 125
flushWriteBuffer | now: 726800
flushWriteBuffer | empty!
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 129
LOG | (79) latency = 125
LOG | (79) latency = 125
ENDING EPOCH [79]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [M 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [M 79] [M 79] [M 79] [M 79] 
   2 [S 78] [M 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [M 79] [S 0] [S 74] [M 79] [M 79] [S 0] [S 75] 
   4 [M 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [M 79] [M 79] [M 79] [S 0] [S 75] 
   6 [S 78] [S 78] [S 78] [M 79] [S 0] [S 0] [S 0] [S 0] 
   7 [M 79] [S 0] [M 79] [S 0] [M 79] [S 0] [S 0] [M 79] 
   8 [M 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [M 79] [M 79] [S 0] [M 79] 
  10 [S 78] [M 79] [S 0] [S 78] [S 0] [M 79] [S 0] [S 78] 
  11 [S 0] [M 79] [S 0] [S 75] [S 0] [M 79] [M 79] [M 79] 
  12 [S 78] [S 78] [M 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [M 79] [S 0] [M 79] [S 0] [S 0] [S 0] [M 79] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 78] [S 78] [M 79] [S 0] 
  15 [S 75] [S 0] [M 79] [S 0] [S 0] [S 0] [M 79] [M 79] 
============================================================
scanning set 1: 50.0%
scanning set 7: 50.0%
scanning set 11: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
EPOCH [79] PERSISTED.
STARTING [80]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [S 79] [S 79] [S 79] [S 79] 
   2 [S 78] [S 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [S 79] [S 0] [S 74] [S 79] [S 79] [S 0] [S 75] 
   4 [S 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [S 79] [S 79] [S 79] [S 0] [S 75] 
   6 [S 78] [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] 
   7 [S 79] [S 0] [S 79] [S 0] [S 79] [S 0] [S 0] [S 79] 
   8 [S 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [S 74] [S 75] [S 79] [S 79] [S 0] [S 79] 
  10 [S 78] [S 79] [S 0] [S 78] [S 0] [S 79] [S 0] [S 78] 
  11 [S 0] [S 79] [S 0] [S 75] [S 0] [S 79] [S 79] [S 79] 
  12 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [S 79] [S 0] [S 79] [S 0] [S 0] [S 0] [S 79] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 78] [S 78] [S 79] [S 0] 
  15 [S 75] [S 0] [S 79] [S 0] [S 0] [S 0] [S 79] [S 79] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG | (80) latency = 158
LOG | (80) latency = 151
LOG | (80) latency = 156
LOG | (80) latency = 150
LOG | (80) latency = 143
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
flushWriteBuffer | now: 727800
flushWriteBuffer | empty!
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
ENDING EPOCH [80]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [M 80] [M 80] [M 80] [M 80] 
   2 [S 78] [S 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [M 80] [S 0] [M 80] [M 80] [M 80] [S 0] [S 0] 
   4 [S 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [M 80] [M 80] [M 80] [S 0] [M 80] 
   6 [S 78] [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] 
   7 [M 80] [S 0] [M 80] [S 0] [M 80] [S 0] [S 0] [M 80] 
   8 [S 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [M 80] [S 75] [M 80] [M 80] [S 0] [M 80] 
  10 [S 78] [S 79] [S 0] [S 78] [S 0] [M 80] [S 0] [S 78] 
  11 [S 0] [M 80] [S 0] [M 80] [S 0] [M 80] [M 80] [M 80] 
  12 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [M 80] [S 0] [M 80] [M 80] [S 0] [S 0] [M 80] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 78] [S 78] [S 79] [S 0] 
  15 [S 0] [S 0] [M 80] [S 0] [M 80] [S 0] [M 80] [M 80] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
EPOCH [80] PERSISTED.
STARTING [81]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [S 80] [S 80] [S 80] [S 80] 
   2 [S 78] [S 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [S 80] [S 0] [S 80] [S 80] [S 80] [S 0] [S 0] 
   4 [S 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [S 80] [S 80] [S 80] [S 0] [S 80] 
   6 [S 78] [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] 
   7 [S 80] [S 0] [S 80] [S 0] [S 80] [S 0] [S 0] [S 80] 
   8 [S 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [S 80] [S 75] [S 80] [S 80] [S 0] [S 80] 
  10 [S 78] [S 79] [S 0] [S 78] [S 0] [S 80] [S 0] [S 78] 
  11 [S 0] [S 80] [S 0] [S 80] [S 0] [S 80] [S 80] [S 80] 
  12 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [S 80] [S 0] [S 80] [S 80] [S 0] [S 0] [S 80] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 78] [S 78] [S 79] [S 0] 
  15 [S 0] [S 0] [S 80] [S 0] [S 80] [S 0] [S 80] [S 80] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 728800
flushWriteBuffer | empty!
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
flushWriteBuffer | now: 729800
flushWriteBuffer | empty!
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
ENDING EPOCH [81]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [M 81] [M 81] [M 81] [M 81] 
   2 [S 78] [S 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [M 81] [S 0] [M 81] [M 81] [M 81] [S 0] [S 0] 
   4 [S 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [M 81] [M 81] [M 81] [S 0] [M 81] 
   6 [S 78] [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] 
   7 [M 81] [S 0] [M 81] [S 0] [M 81] [S 0] [S 0] [M 81] 
   8 [S 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [M 81] [S 0] [M 81] [M 81] [S 0] [M 81] 
  10 [S 78] [S 79] [S 0] [S 78] [S 0] [M 81] [S 0] [S 78] 
  11 [S 0] [M 81] [S 0] [M 81] [S 0] [M 81] [M 81] [M 81] 
  12 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [M 81] [S 0] [M 81] [M 81] [S 0] [S 0] [M 81] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 0] [S 78] [S 79] [S 0] 
  15 [S 0] [S 0] [M 81] [S 0] [M 81] [S 0] [M 81] [M 81] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
EPOCH [81] PERSISTED.
STARTING [82]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [S 81] [S 81] [S 81] [S 81] 
   2 [S 78] [S 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [S 81] [S 0] [S 81] [S 81] [S 81] [S 0] [S 0] 
   4 [S 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [S 81] [S 81] [S 81] [S 0] [S 81] 
   6 [S 78] [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] 
   7 [S 81] [S 0] [S 81] [S 0] [S 81] [S 0] [S 0] [S 81] 
   8 [S 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [S 81] [S 0] [S 81] [S 81] [S 0] [S 81] 
  10 [S 78] [S 79] [S 0] [S 78] [S 0] [S 81] [S 0] [S 78] 
  11 [S 0] [S 81] [S 0] [S 81] [S 0] [S 81] [S 81] [S 81] 
  12 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [S 81] [S 0] [S 81] [S 81] [S 0] [S 0] [S 81] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 0] [S 78] [S 79] [S 0] 
  15 [S 0] [S 0] [S 81] [S 0] [S 81] [S 0] [S 81] [S 81] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (82) latency = 125
LOG | (82) latency = 125
LOG | (82) latency = 125
flushWriteBuffer | now: 730800
flushWriteBuffer | empty!
LOG | (82) latency = 125
LOG | (82) latency = 125
LOG | (82) latency = 125
ENDING EPOCH [82]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [M 82] [M 82] [S 81] [M 82] 
   2 [S 78] [S 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [S 81] [S 0] [M 82] [M 82] [M 82] [S 0] [S 0] 
   4 [S 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [M 82] [M 82] [M 82] [S 0] [S 81] 
   6 [S 78] [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] 
   7 [M 82] [S 0] [S 81] [S 0] [M 82] [S 0] [S 0] [M 82] 
   8 [S 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [M 82] [S 0] [M 82] [S 81] [S 0] [M 82] 
  10 [S 78] [S 79] [S 0] [S 78] [S 0] [M 82] [S 0] [S 78] 
  11 [S 0] [M 82] [S 0] [S 81] [S 0] [M 82] [M 82] [M 82] 
  12 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [S 81] [S 0] [M 82] [M 82] [S 0] [S 0] [M 82] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 0] [S 78] [S 79] [S 0] 
  15 [S 0] [S 0] [S 81] [S 0] [M 82] [S 0] [M 82] [M 82] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
EPOCH [82] PERSISTED.
STARTING [83]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] [S 78] 
   1 [S 0] [S 0] [S 0] [S 0] [S 82] [S 82] [S 81] [S 82] 
   2 [S 78] [S 79] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] 
   3 [S 0] [S 81] [S 0] [S 82] [S 82] [S 82] [S 0] [S 0] 
   4 [S 79] [S 78] [S 71] [S 0] [S 0] [S 78] [S 0] [S 78] 
   5 [S 0] [S 0] [S 0] [S 82] [S 82] [S 82] [S 0] [S 81] 
   6 [S 78] [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 0] 
   7 [S 82] [S 0] [S 81] [S 0] [S 82] [S 0] [S 0] [S 82] 
   8 [S 79] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
   9 [S 0] [S 0] [S 82] [S 0] [S 82] [S 81] [S 0] [S 82] 
  10 [S 78] [S 79] [S 0] [S 78] [S 0] [S 82] [S 0] [S 78] 
  11 [S 0] [S 82] [S 0] [S 81] [S 0] [S 82] [S 82] [S 82] 
  12 [S 78] [S 78] [S 79] [S 0] [S 0] [S 0] [S 78] [S 0] 
  13 [S 81] [S 0] [S 82] [S 82] [S 0] [S 0] [S 82] [S 0] 
  14 [S 78] [S 0] [S 0] [S 0] [S 0] [S 78] [S 79] [S 0] 
  15 [S 0] [S 0] [S 81] [S 0] [S 82] [S 0] [S 82] [S 82] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 731800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
LOG | (83) latency = 131
LOG | (83) latency = 135
LOG | (83) latency = 140
LOG | (83) latency = 144
LOG | (83) latency = 149
LOG | (83) latency = 153
LOG | (83) latency = 157
LOG | (83) latency = 162
LOG | (83) latency = 166
LOG | (83) latency = 171
LOG | (83) latency = 173
LOG | (83) latency = 177
LOG | (83) latency = 181
LOG | (83) latency = 184
LOG | (83) latency = 188
LOG | (83) latency = 193
LOG | (83) latency = 197
LOG | (83) latency = 200
LOG | (83) latency = 203
LOG | (83) latency = 125
LOG | (83) latency = 129
LOG | (83) latency = 132
LOG | (83) latency = 136
LOG | (83) latency = 139
flushWriteBuffer | now: 732800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 733800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 129
LOG | (83) latency = 130
LOG | (83) latency = 130
LOG | (83) latency = 131
LOG | (83) latency = 136
LOG | (83) latency = 138
LOG | (83) latency = 140
LOG | (83) latency = 141
flushWriteBuffer | now: 734800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 735800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 736800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 737800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 127
flushWriteBuffer | now: 738800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 739800
flushWriteBuffer | empty!
flushWriteBuffer | now: 740800
flushWriteBuffer | empty!
flushWriteBuffer | now: 741800
flushWriteBuffer | empty!
flushWriteBuffer | now: 742800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 743800
flushWriteBuffer | empty!
flushWriteBuffer | now: 744800
flushWriteBuffer | empty!
flushWriteBuffer | now: 745800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
flushWriteBuffer | now: 746800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 747800
flushWriteBuffer | empty!
flushWriteBuffer | now: 748800
flushWriteBuffer | empty!
flushWriteBuffer | now: 749800
flushWriteBuffer | empty!
flushWriteBuffer | now: 750800
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
ENDING EPOCH [83]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (42.19%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 83] [S 0] [S 0] [M 83] [M 83] [S 0] [S 0] 
   1 [M 83] [M 83] [S 0] [S 0] [S 0] [S 0] [M 83] [M 83] 
   2 [M 83] [S 0] [S 0] [S 0] [S 0] [M 83] [S 0] [M 83] 
   3 [M 83] [M 83] [S 0] [M 83] [S 0] [S 0] [S 0] [M 83] 
   4 [S 79] [M 83] [S 0] [M 83] [M 83] [S 78] [S 0] [S 0] 
   5 [S 0] [S 0] [M 83] [S 82] [M 83] [M 83] [S 0] [M 83] 
   6 [M 83] [S 0] [S 0] [S 79] [S 0] [M 83] [S 0] [S 0] 
   7 [M 83] [S 0] [M 83] [S 0] [S 0] [S 0] [S 0] [M 83] 
   8 [M 83] [S 0] [S 0] [S 0] [M 83] [M 83] [S 0] [S 0] 
   9 [M 83] [S 0] [M 83] [S 0] [S 82] [M 83] [M 83] [S 82] 
  10 [M 83] [S 79] [S 0] [S 0] [S 0] [M 83] [M 83] [M 83] 
  11 [S 0] [M 83] [M 83] [M 83] [S 0] [S 82] [S 82] [M 83] 
  12 [M 83] [S 0] [S 79] [S 0] [S 0] [M 83] [S 0] [S 0] 
  13 [M 83] [S 0] [S 0] [M 83] [M 83] [S 0] [M 83] [S 0] 
  14 [S 0] [M 83] [S 0] [M 83] [S 0] [S 0] [M 83] [S 0] 
  15 [S 0] [M 83] [M 83] [M 83] [M 83] [S 0] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 14: 37.5%
scanning set 6: 25.0%
scanning set 12: 25.0%
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
EPOCH [83] PERSISTED.
STARTING [84]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 83] [S 0] [S 0] [S 83] [S 83] [S 0] [S 0] 
   1 [S 83] [S 83] [S 0] [S 0] [S 0] [S 0] [S 83] [S 83] 
   2 [S 83] [S 0] [S 0] [S 0] [S 0] [S 83] [S 0] [S 83] 
   3 [S 83] [S 83] [S 0] [S 83] [S 0] [S 0] [S 0] [S 83] 
   4 [S 79] [S 83] [S 0] [S 83] [S 83] [S 78] [S 0] [S 0] 
   5 [S 0] [S 0] [S 83] [S 82] [S 83] [S 83] [S 0] [S 83] 
   6 [S 83] [S 0] [S 0] [S 79] [S 0] [S 83] [S 0] [S 0] 
   7 [S 83] [S 0] [S 83] [S 0] [S 0] [S 0] [S 0] [S 83] 
   8 [S 83] [S 0] [S 0] [S 0] [S 83] [S 83] [S 0] [S 0] 
   9 [S 83] [S 0] [S 83] [S 0] [S 82] [S 83] [S 83] [S 82] 
  10 [S 83] [S 79] [S 0] [S 0] [S 0] [S 83] [S 83] [S 83] 
  11 [S 0] [S 83] [S 83] [S 83] [S 0] [S 82] [S 82] [S 83] 
  12 [S 83] [S 0] [S 79] [S 0] [S 0] [S 83] [S 0] [S 0] 
  13 [S 83] [S 0] [S 0] [S 83] [S 83] [S 0] [S 83] [S 0] 
  14 [S 0] [S 83] [S 0] [S 83] [S 0] [S 0] [S 83] [S 0] 
  15 [S 0] [S 83] [S 83] [S 83] [S 83] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 45) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 45) = 665
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (630 + 0) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (635 + 0) = 635
LOG | (84) latency = 369
LOG | (84) latency = 205
flushWriteBuffer | now: 751800
flushWriteBuffer | empty!
LOG | (84) latency = 125
flushWriteBuffer | now: 752800
flushWriteBuffer | empty!
flushWriteBuffer | now: 753800
flushWriteBuffer | empty!
flushWriteBuffer | now: 754800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 755800
flushWriteBuffer | empty!
LOG | (84) latency = 125
flushWriteBuffer | now: 756800
flushWriteBuffer | empty!
flushWriteBuffer | now: 757800
flushWriteBuffer | empty!
flushWriteBuffer | now: 758800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 759800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 760800
flushWriteBuffer | empty!
flushWriteBuffer | now: 761800
flushWriteBuffer | empty!
flushWriteBuffer | now: 762800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 763800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 764800
flushWriteBuffer | empty!
flushWriteBuffer | now: 765800
flushWriteBuffer | empty!
flushWriteBuffer | now: 766800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
LOG | (84) latency = 125
flushWriteBuffer | now: 767800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 768800
flushWriteBuffer | empty!
flushWriteBuffer | now: 769800
flushWriteBuffer | empty!
flushWriteBuffer | now: 770800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
flushWriteBuffer | now: 771800
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
ENDING EPOCH [84]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (39.84%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 84] [S 0] [S 0] [S 83] [S 83] [M 84] [M 84] 
   1 [S 83] [S 83] [S 0] [S 0] [S 0] [S 0] [M 84] [M 84] 
   2 [S 83] [S 0] [S 0] [M 84] [M 84] [M 84] [S 0] [S 83] 
   3 [M 84] [M 84] [S 0] [M 84] [S 0] [S 0] [S 0] [S 83] 
   4 [M 84] [S 83] [S 0] [S 83] [S 83] [M 84] [S 0] [S 0] 
   5 [S 0] [S 0] [S 83] [M 84] [S 83] [S 83] [M 84] [S 83] 
   6 [S 83] [S 0] [S 0] [M 84] [M 84] [S 83] [S 0] [M 84] 
   7 [S 83] [M 84] [M 84] [S 0] [S 0] [M 84] [S 0] [S 83] 
   8 [S 83] [S 0] [M 84] [S 0] [M 84] [M 84] [M 84] [S 0] 
   9 [S 83] [S 0] [S 83] [S 0] [M 84] [M 84] [M 84] [M 84] 
  10 [S 83] [M 84] [M 84] [S 0] [S 0] [M 84] [M 84] [S 83] 
  11 [M 84] [S 83] [S 83] [S 83] [S 0] [M 84] [M 84] [M 84] 
  12 [S 83] [S 0] [M 84] [S 0] [M 84] [M 84] [S 0] [M 84] 
  13 [M 84] [M 84] [S 0] [M 84] [S 83] [S 0] [M 84] [S 0] 
  14 [S 0] [M 84] [M 84] [S 83] [M 84] [S 0] [S 83] [S 0] 
  15 [S 0] [S 83] [M 84] [S 83] [M 84] [M 84] [S 0] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 12: 50.0%
scanning set 13: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
EPOCH [84] PERSISTED.
STARTING [85]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 84] [S 0] [S 0] [S 83] [S 83] [S 84] [S 84] 
   1 [S 83] [S 83] [S 0] [S 0] [S 0] [S 0] [S 84] [S 84] 
   2 [S 83] [S 0] [S 0] [S 84] [S 84] [S 84] [S 0] [S 83] 
   3 [S 84] [S 84] [S 0] [S 84] [S 0] [S 0] [S 0] [S 83] 
   4 [S 84] [S 83] [S 0] [S 83] [S 83] [S 84] [S 0] [S 0] 
   5 [S 0] [S 0] [S 83] [S 84] [S 83] [S 83] [S 84] [S 83] 
   6 [S 83] [S 0] [S 0] [S 84] [S 84] [S 83] [S 0] [S 84] 
   7 [S 83] [S 84] [S 84] [S 0] [S 0] [S 84] [S 0] [S 83] 
   8 [S 83] [S 0] [S 84] [S 0] [S 84] [S 84] [S 84] [S 0] 
   9 [S 83] [S 0] [S 83] [S 0] [S 84] [S 84] [S 84] [S 84] 
  10 [S 83] [S 84] [S 84] [S 0] [S 0] [S 84] [S 84] [S 83] 
  11 [S 84] [S 83] [S 83] [S 83] [S 0] [S 84] [S 84] [S 84] 
  12 [S 83] [S 0] [S 84] [S 0] [S 84] [S 84] [S 0] [S 84] 
  13 [S 84] [S 84] [S 0] [S 84] [S 83] [S 0] [S 84] [S 0] 
  14 [S 0] [S 84] [S 84] [S 83] [S 84] [S 0] [S 83] [S 0] 
  15 [S 0] [S 83] [S 84] [S 83] [S 84] [S 84] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 45) = 635
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG | (85) latency = 216
flushWriteBuffer | now: 772800
flushWriteBuffer | empty!
flushWriteBuffer | now: 773800
flushWriteBuffer | empty!
flushWriteBuffer | now: 774800
flushWriteBuffer | empty!
flushWriteBuffer | now: 775800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 776800
flushWriteBuffer | empty!
flushWriteBuffer | now: 777800
flushWriteBuffer | empty!
flushWriteBuffer | now: 778800
flushWriteBuffer | empty!
flushWriteBuffer | now: 779800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 780800
flushWriteBuffer | empty!
LOG | (85) latency = 125
flushWriteBuffer | now: 781800
flushWriteBuffer | empty!
flushWriteBuffer | now: 782800
flushWriteBuffer | empty!
flushWriteBuffer | now: 783800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 784800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 785800
flushWriteBuffer | empty!
flushWriteBuffer | now: 786800
flushWriteBuffer | empty!
flushWriteBuffer | now: 787800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 788800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 789800
flushWriteBuffer | empty!
flushWriteBuffer | now: 790800
flushWriteBuffer | empty!
flushWriteBuffer | now: 791800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 792800
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 793800
flushWriteBuffer | empty!
flushWriteBuffer | now: 794800
flushWriteBuffer | empty!
flushWriteBuffer | now: 795800
flushWriteBuffer | empty!
LOG | (85) latency = 125
ENDING EPOCH [85]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (41.41%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 85] [S 0] [S 0] [M 85] [M 85] [S 84] [S 84] 
   1 [M 85] [M 85] [S 0] [S 0] [S 0] [S 0] [M 85] [S 84] 
   2 [M 85] [S 0] [S 0] [S 84] [M 85] [S 84] [S 0] [M 85] 
   3 [S 84] [M 85] [S 0] [M 85] [S 0] [S 0] [S 0] [M 85] 
   4 [S 84] [M 85] [S 0] [M 85] [S 83] [S 84] [M 85] [S 0] 
   5 [S 0] [S 0] [M 85] [S 84] [M 85] [S 83] [S 84] [M 85] 
   6 [M 85] [S 0] [S 0] [S 84] [S 84] [S 83] [M 85] [S 84] 
   7 [M 85] [S 84] [S 84] [S 0] [S 0] [S 84] [S 0] [M 85] 
   8 [M 85] [S 0] [S 84] [S 0] [M 85] [M 85] [S 84] [M 85] 
   9 [M 85] [S 0] [M 85] [M 85] [S 84] [S 84] [M 85] [S 84] 
  10 [S 83] [S 84] [M 85] [S 0] [M 85] [M 85] [S 84] [M 85] 
  11 [S 84] [S 83] [M 85] [M 85] [S 0] [S 84] [M 85] [M 85] 
  12 [M 85] [S 0] [S 84] [M 85] [M 85] [S 84] [S 0] [S 84] 
  13 [M 85] [S 84] [S 0] [S 84] [S 83] [M 85] [M 85] [M 85] 
  14 [M 85] [S 84] [S 84] [M 85] [M 85] [S 0] [S 83] [M 85] 
  15 [S 0] [M 85] [S 84] [M 85] [S 84] [M 85] [M 85] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 14: 50.0%
scanning set 15: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 12: 37.5%
scanning set 6: 25.0%
scanning set 7: 25.0%
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
EPOCH [85] PERSISTED.
STARTING [86]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 85] [S 0] [S 0] [S 85] [S 85] [S 84] [S 84] 
   1 [S 85] [S 85] [S 0] [S 0] [S 0] [S 0] [S 85] [S 84] 
   2 [S 85] [S 0] [S 0] [S 84] [S 85] [S 84] [S 0] [S 85] 
   3 [S 84] [S 85] [S 0] [S 85] [S 0] [S 0] [S 0] [S 85] 
   4 [S 84] [S 85] [S 0] [S 85] [S 83] [S 84] [S 85] [S 0] 
   5 [S 0] [S 0] [S 85] [S 84] [S 85] [S 83] [S 84] [S 85] 
   6 [S 85] [S 0] [S 0] [S 84] [S 84] [S 83] [S 85] [S 84] 
   7 [S 85] [S 84] [S 84] [S 0] [S 0] [S 84] [S 0] [S 85] 
   8 [S 85] [S 0] [S 84] [S 0] [S 85] [S 85] [S 84] [S 85] 
   9 [S 85] [S 0] [S 85] [S 85] [S 84] [S 84] [S 85] [S 84] 
  10 [S 83] [S 84] [S 85] [S 0] [S 85] [S 85] [S 84] [S 85] 
  11 [S 84] [S 83] [S 85] [S 85] [S 0] [S 84] [S 85] [S 85] 
  12 [S 85] [S 0] [S 84] [S 85] [S 85] [S 84] [S 0] [S 84] 
  13 [S 85] [S 84] [S 0] [S 84] [S 83] [S 85] [S 85] [S 85] 
  14 [S 85] [S 84] [S 84] [S 85] [S 85] [S 0] [S 83] [S 85] 
  15 [S 0] [S 85] [S 84] [S 85] [S 84] [S 85] [S 85] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 45) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (630 + 0) = 630
LOG | (86) latency = 392
LOG | (86) latency = 230
flushWriteBuffer | now: 796800
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 797800
flushWriteBuffer | empty!
flushWriteBuffer | now: 798800
flushWriteBuffer | empty!
flushWriteBuffer | now: 799800
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
flushWriteBuffer | now: 800800
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 801800
flushWriteBuffer | empty!
flushWriteBuffer | now: 802800
flushWriteBuffer | empty!
flushWriteBuffer | now: 803800
flushWriteBuffer | empty!
flushWriteBuffer | now: 804800
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 805800
flushWriteBuffer | empty!
flushWriteBuffer | now: 806800
flushWriteBuffer | empty!
flushWriteBuffer | now: 807800
flushWriteBuffer | empty!
flushWriteBuffer | now: 808800
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 809800
flushWriteBuffer | empty!
LOG | (86) latency = 125
flushWriteBuffer | now: 810800
flushWriteBuffer | empty!
flushWriteBuffer | now: 811800
flushWriteBuffer | empty!
flushWriteBuffer | now: 812800
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 813800
flushWriteBuffer | empty!
LOG | (86) latency = 125
flushWriteBuffer | now: 814800
flushWriteBuffer | empty!
flushWriteBuffer | now: 815800
flushWriteBuffer | empty!
flushWriteBuffer | now: 816800
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
ENDING EPOCH [86]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (36.72%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 86] [S 0] [S 0] [S 85] [S 85] [M 86] [M 86] 
   1 [M 86] [M 86] [S 0] [S 0] [S 0] [S 0] [S 85] [M 86] 
   2 [S 85] [S 0] [S 0] [M 86] [S 85] [M 86] [S 0] [S 85] 
   3 [M 86] [S 85] [S 0] [S 85] [S 0] [S 0] [S 0] [M 86] 
   4 [M 86] [S 85] [S 0] [S 85] [M 86] [M 86] [S 85] [S 0] 
   5 [S 0] [S 0] [S 85] [M 86] [S 85] [M 86] [M 86] [S 85] 
   6 [S 85] [S 0] [S 0] [M 86] [M 86] [M 86] [S 85] [S 84] 
   7 [S 85] [M 86] [M 86] [S 0] [S 0] [M 86] [S 0] [S 85] 
   8 [S 85] [S 0] [M 86] [S 0] [S 85] [M 86] [M 86] [M 86] 
   9 [S 85] [S 0] [S 85] [S 85] [M 86] [S 84] [M 86] [M 86] 
  10 [M 86] [M 86] [S 85] [S 0] [S 85] [M 86] [M 86] [S 85] 
  11 [M 86] [M 86] [S 85] [S 85] [S 0] [M 86] [S 85] [M 86] 
  12 [S 85] [S 0] [M 86] [S 85] [S 85] [M 86] [S 0] [M 86] 
  13 [M 86] [S 84] [S 0] [S 84] [M 86] [S 85] [M 86] [S 85] 
  14 [S 85] [M 86] [S 84] [S 85] [S 85] [S 0] [M 86] [S 85] 
  15 [S 0] [S 85] [M 86] [S 85] [M 86] [S 85] [S 85] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
EPOCH [86] PERSISTED.
STARTING [87]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 86] [S 0] [S 0] [S 85] [S 85] [S 86] [S 86] 
   1 [S 86] [S 86] [S 0] [S 0] [S 0] [S 0] [S 85] [S 86] 
   2 [S 85] [S 0] [S 0] [S 86] [S 85] [S 86] [S 0] [S 85] 
   3 [S 86] [S 85] [S 0] [S 85] [S 0] [S 0] [S 0] [S 86] 
   4 [S 86] [S 85] [S 0] [S 85] [S 86] [S 86] [S 85] [S 0] 
   5 [S 0] [S 0] [S 85] [S 86] [S 85] [S 86] [S 86] [S 85] 
   6 [S 85] [S 0] [S 0] [S 86] [S 86] [S 86] [S 85] [S 84] 
   7 [S 85] [S 86] [S 86] [S 0] [S 0] [S 86] [S 0] [S 85] 
   8 [S 85] [S 0] [S 86] [S 0] [S 85] [S 86] [S 86] [S 86] 
   9 [S 85] [S 0] [S 85] [S 85] [S 86] [S 84] [S 86] [S 86] 
  10 [S 86] [S 86] [S 85] [S 0] [S 85] [S 86] [S 86] [S 85] 
  11 [S 86] [S 86] [S 85] [S 85] [S 0] [S 86] [S 85] [S 86] 
  12 [S 85] [S 0] [S 86] [S 85] [S 85] [S 86] [S 0] [S 86] 
  13 [S 86] [S 84] [S 0] [S 84] [S 86] [S 85] [S 86] [S 85] 
  14 [S 85] [S 86] [S 84] [S 85] [S 85] [S 0] [S 86] [S 85] 
  15 [S 0] [S 85] [S 86] [S 85] [S 86] [S 85] [S 85] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 45) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG | (87) latency = 196
flushWriteBuffer | now: 817800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 818800
flushWriteBuffer | empty!
LOG | (87) latency = 125
flushWriteBuffer | now: 819800
flushWriteBuffer | empty!
flushWriteBuffer | now: 820800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 821800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 822800
flushWriteBuffer | empty!
flushWriteBuffer | now: 823800
flushWriteBuffer | empty!
flushWriteBuffer | now: 824800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
LOG | (87) latency = 125
flushWriteBuffer | now: 825800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 826800
flushWriteBuffer | empty!
flushWriteBuffer | now: 827800
flushWriteBuffer | empty!
flushWriteBuffer | now: 828800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
flushWriteBuffer | now: 829800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 830800
flushWriteBuffer | empty!
flushWriteBuffer | now: 831800
flushWriteBuffer | empty!
flushWriteBuffer | now: 832800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
flushWriteBuffer | now: 833800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 834800
flushWriteBuffer | empty!
flushWriteBuffer | now: 835800
flushWriteBuffer | empty!
flushWriteBuffer | now: 836800
flushWriteBuffer | empty!
flushWriteBuffer | now: 837800
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
ENDING EPOCH [87]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (39.84%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 86] [S 0] [S 0] [M 87] [M 87] [M 87] [S 86] 
   1 [S 86] [S 86] [S 0] [S 0] [S 0] [S 0] [M 87] [M 87] 
   2 [M 87] [S 0] [S 0] [S 86] [M 87] [S 86] [S 0] [M 87] 
   3 [M 87] [M 87] [S 0] [M 87] [S 0] [S 0] [S 0] [S 86] 
   4 [S 86] [S 85] [S 0] [M 87] [S 86] [S 86] [M 87] [S 0] 
   5 [S 0] [S 0] [M 87] [S 86] [S 85] [S 86] [S 86] [M 87] 
   6 [M 87] [S 0] [S 0] [S 86] [S 86] [S 86] [M 87] [M 87] 
   7 [M 87] [S 86] [M 87] [S 0] [S 0] [S 86] [S 0] [M 87] 
   8 [M 87] [S 0] [S 86] [S 0] [M 87] [M 87] [S 86] [M 87] 
   9 [S 85] [S 0] [M 87] [M 87] [S 86] [M 87] [M 87] [S 86] 
  10 [M 87] [S 86] [M 87] [S 0] [M 87] [M 87] [S 86] [S 85] 
  11 [S 86] [S 86] [M 87] [M 87] [S 0] [S 86] [M 87] [M 87] 
  12 [M 87] [S 0] [S 86] [M 87] [M 87] [S 86] [S 0] [M 87] 
  13 [S 86] [M 87] [S 0] [M 87] [S 86] [M 87] [M 87] [S 85] 
  14 [S 85] [S 86] [M 87] [S 85] [M 87] [S 0] [S 86] [M 87] 
  15 [S 0] [M 87] [S 86] [S 85] [S 86] [M 87] [M 87] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 12: 50.0%
scanning set 13: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
EPOCH [87] PERSISTED.
STARTING [88]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 86] [S 0] [S 0] [S 87] [S 87] [S 87] [S 86] 
   1 [S 86] [S 86] [S 0] [S 0] [S 0] [S 0] [S 87] [S 87] 
   2 [S 87] [S 0] [S 0] [S 86] [S 87] [S 86] [S 0] [S 87] 
   3 [S 87] [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 86] 
   4 [S 86] [S 85] [S 0] [S 87] [S 86] [S 86] [S 87] [S 0] 
   5 [S 0] [S 0] [S 87] [S 86] [S 85] [S 86] [S 86] [S 87] 
   6 [S 87] [S 0] [S 0] [S 86] [S 86] [S 86] [S 87] [S 87] 
   7 [S 87] [S 86] [S 87] [S 0] [S 0] [S 86] [S 0] [S 87] 
   8 [S 87] [S 0] [S 86] [S 0] [S 87] [S 87] [S 86] [S 87] 
   9 [S 85] [S 0] [S 87] [S 87] [S 86] [S 87] [S 87] [S 86] 
  10 [S 87] [S 86] [S 87] [S 0] [S 87] [S 87] [S 86] [S 85] 
  11 [S 86] [S 86] [S 87] [S 87] [S 0] [S 86] [S 87] [S 87] 
  12 [S 87] [S 0] [S 86] [S 87] [S 87] [S 86] [S 0] [S 87] 
  13 [S 86] [S 87] [S 0] [S 87] [S 86] [S 87] [S 87] [S 85] 
  14 [S 85] [S 86] [S 87] [S 85] [S 87] [S 0] [S 86] [S 87] 
  15 [S 0] [S 87] [S 86] [S 85] [S 86] [S 87] [S 87] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 45) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
flushWriteBuffer | now: 838800
flushWriteBuffer | empty!
LOG | (88) latency = 216
flushWriteBuffer | now: 839800
flushWriteBuffer | empty!
flushWriteBuffer | now: 840800
flushWriteBuffer | empty!
flushWriteBuffer | now: 841800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 842800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 843800
flushWriteBuffer | empty!
flushWriteBuffer | now: 844800
flushWriteBuffer | empty!
flushWriteBuffer | now: 845800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 846800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 847800
flushWriteBuffer | empty!
flushWriteBuffer | now: 848800
flushWriteBuffer | empty!
flushWriteBuffer | now: 849800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 850800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 851800
flushWriteBuffer | empty!
flushWriteBuffer | now: 852800
flushWriteBuffer | empty!
flushWriteBuffer | now: 853800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 854800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 855800
flushWriteBuffer | empty!
flushWriteBuffer | now: 856800
flushWriteBuffer | empty!
flushWriteBuffer | now: 857800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
flushWriteBuffer | now: 858800
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 859800
flushWriteBuffer | empty!
flushWriteBuffer | now: 860800
flushWriteBuffer | empty!
flushWriteBuffer | now: 861800
flushWriteBuffer | empty!
flushWriteBuffer | now: 862800
flushWriteBuffer | empty!
LOG | (88) latency = 125
ENDING EPOCH [88]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (41.41%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 88] [S 0] [S 0] [S 87] [S 87] [M 88] [M 88] 
   1 [M 88] [M 88] [S 0] [S 0] [S 0] [S 0] [M 88] [S 87] 
   2 [M 88] [S 0] [S 0] [M 88] [S 87] [M 88] [S 0] [S 87] 
   3 [S 87] [M 88] [S 0] [M 88] [S 0] [S 0] [S 0] [M 88] 
   4 [S 86] [M 88] [S 0] [S 87] [M 88] [M 88] [S 87] [S 0] 
   5 [S 0] [S 0] [S 87] [M 88] [M 88] [M 88] [S 86] [S 87] 
   6 [S 87] [S 0] [S 0] [M 88] [S 86] [M 88] [S 87] [S 87] 
   7 [S 87] [M 88] [S 87] [S 0] [S 0] [M 88] [S 0] [S 87] 
   8 [S 87] [S 0] [M 88] [S 0] [S 87] [M 88] [M 88] [M 88] 
   9 [M 88] [S 0] [S 87] [S 87] [M 88] [S 87] [M 88] [M 88] 
  10 [M 88] [S 86] [S 87] [S 0] [M 88] [M 88] [S 86] [M 88] 
  11 [S 86] [M 88] [M 88] [S 87] [S 0] [M 88] [M 88] [S 87] 
  12 [M 88] [S 0] [M 88] [S 87] [S 87] [M 88] [S 0] [S 87] 
  13 [M 88] [S 87] [S 0] [S 87] [M 88] [S 87] [M 88] [M 88] 
  14 [M 88] [S 86] [S 87] [M 88] [S 87] [S 0] [M 88] [M 88] 
  15 [S 0] [M 88] [M 88] [M 88] [M 88] [S 87] [S 87] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 14: 50.0%
scanning set 15: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 12: 37.5%
scanning set 6: 25.0%
scanning set 7: 25.0%
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
EPOCH [88] PERSISTED.
STARTING [89]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 88] [S 0] [S 0] [S 87] [S 87] [S 88] [S 88] 
   1 [S 88] [S 88] [S 0] [S 0] [S 0] [S 0] [S 88] [S 87] 
   2 [S 88] [S 0] [S 0] [S 88] [S 87] [S 88] [S 0] [S 87] 
   3 [S 87] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 86] [S 88] [S 0] [S 87] [S 88] [S 88] [S 87] [S 0] 
   5 [S 0] [S 0] [S 87] [S 88] [S 88] [S 88] [S 86] [S 87] 
   6 [S 87] [S 0] [S 0] [S 88] [S 86] [S 88] [S 87] [S 87] 
   7 [S 87] [S 88] [S 87] [S 0] [S 0] [S 88] [S 0] [S 87] 
   8 [S 87] [S 0] [S 88] [S 0] [S 87] [S 88] [S 88] [S 88] 
   9 [S 88] [S 0] [S 87] [S 87] [S 88] [S 87] [S 88] [S 88] 
  10 [S 88] [S 86] [S 87] [S 0] [S 88] [S 88] [S 86] [S 88] 
  11 [S 86] [S 88] [S 88] [S 87] [S 0] [S 88] [S 88] [S 87] 
  12 [S 88] [S 0] [S 88] [S 87] [S 87] [S 88] [S 0] [S 87] 
  13 [S 88] [S 87] [S 0] [S 87] [S 88] [S 87] [S 88] [S 88] 
  14 [S 88] [S 86] [S 87] [S 88] [S 87] [S 0] [S 88] [S 88] 
  15 [S 0] [S 88] [S 88] [S 88] [S 88] [S 87] [S 87] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 45) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 45) = 665
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (630 + 0) = 630
LOG | (89) latency = 392
LOG | (89) latency = 229
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
flushWriteBuffer | now: 863800
flushWriteBuffer | empty!
LOG | (89) latency = 125
flushWriteBuffer | now: 864800
flushWriteBuffer | empty!
flushWriteBuffer | now: 865800
flushWriteBuffer | empty!
flushWriteBuffer | now: 866800
flushWriteBuffer | empty!
LOG | (89) latency = 125
LOG | (89) latency = 129
LOG | (89) latency = 132
LOG | (89) latency = 135
LOG | (89) latency = 140
LOG | (89) latency = 143
LOG | (89) latency = 147
LOG | (89) latency = 152
LOG | (89) latency = 154
LOG | (89) latency = 158
LOG | (89) latency = 162
LOG | (89) latency = 164
LOG | (89) latency = 169
LOG | (89) latency = 173
LOG | (89) latency = 177
LOG | (89) latency = 181
LOG | (89) latency = 166
LOG | (89) latency = 169
LOG | (89) latency = 172
LOG | (89) latency = 176
LOG | (89) latency = 125
LOG | (89) latency = 128
LOG | (89) latency = 130
LOG | (89) latency = 131
LOG | (89) latency = 135
LOG | (89) latency = 139
LOG | (89) latency = 143
LOG | (89) latency = 146
LOG | (89) latency = 151
LOG | (89) latency = 125
LOG | (89) latency = 127
LOG | (89) latency = 131
LOG | (89) latency = 136
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
LOG | (89) latency = 125
flushWriteBuffer | now: 867800
flushWriteBuffer | empty!
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
ENDING EPOCH [89]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 89] [M 89] [S 0] [M 89] [M 89] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 88] [M 89] 
   2 [S 88] [S 0] [S 0] [M 89] [S 0] [S 88] [S 0] [M 89] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [M 89] [S 0] [M 89] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 87] [S 88] [S 88] [S 88] [S 0] [S 87] 
   6 [S 0] [S 0] [M 89] [S 88] [M 89] [M 89] [S 0] [S 0] 
   7 [S 0] [S 88] [S 0] [S 0] [S 0] [S 0] [S 0] [M 89] 
   8 [M 89] [S 0] [M 89] [S 0] [S 0] [M 89] [M 89] [S 88] 
   9 [S 88] [S 0] [S 0] [S 87] [S 88] [M 89] [M 89] [S 88] 
  10 [S 88] [S 0] [M 89] [S 0] [M 89] [M 89] [M 89] [S 88] 
  11 [M 89] [S 88] [S 88] [S 87] [S 0] [S 88] [M 89] [S 87] 
  12 [M 89] [S 0] [S 88] [M 89] [S 0] [S 88] [S 0] [M 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 87] [M 89] [M 89] 
  14 [M 89] [M 89] [S 0] [S 88] [S 0] [S 0] [S 88] [M 89] 
  15 [S 0] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 6: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 1: 12.5%
scanning set 7: 12.5%
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
EPOCH [89] PERSISTED.
STARTING [90]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 89] [S 89] [S 0] [S 89] [S 89] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 88] [S 89] 
   2 [S 88] [S 0] [S 0] [S 89] [S 0] [S 88] [S 0] [S 89] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [S 89] [S 0] [S 89] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 87] [S 88] [S 88] [S 88] [S 0] [S 87] 
   6 [S 0] [S 0] [S 89] [S 88] [S 89] [S 89] [S 0] [S 0] 
   7 [S 0] [S 88] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   8 [S 89] [S 0] [S 89] [S 0] [S 0] [S 89] [S 89] [S 88] 
   9 [S 88] [S 0] [S 0] [S 87] [S 88] [S 89] [S 89] [S 88] 
  10 [S 88] [S 0] [S 89] [S 0] [S 89] [S 89] [S 89] [S 88] 
  11 [S 89] [S 88] [S 88] [S 87] [S 0] [S 88] [S 89] [S 87] 
  12 [S 89] [S 0] [S 88] [S 89] [S 0] [S 88] [S 0] [S 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 87] [S 89] [S 89] 
  14 [S 89] [S 89] [S 0] [S 88] [S 0] [S 0] [S 88] [S 89] 
  15 [S 0] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 45) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG | (90) latency = 283
LOG | (90) latency = 137
LOG | (90) latency = 130
LOG | (90) latency = 135
LOG | (90) latency = 129
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 130
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 130
LOG | (90) latency = 125
flushWriteBuffer | now: 868800
flushWriteBuffer | empty!
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
ENDING EPOCH [90]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 89] [M 90] [S 0] [M 90] [M 90] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 88] [S 89] 
   2 [S 88] [S 0] [M 90] [M 90] [S 0] [M 90] [S 0] [M 90] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [M 90] [S 0] [M 90] [S 0] [M 90] [S 0] [S 0] [M 90] 
   5 [S 0] [S 0] [S 87] [S 88] [S 88] [S 88] [S 0] [S 0] 
   6 [S 0] [M 90] [M 90] [M 90] [S 0] [M 90] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   8 [S 89] [S 0] [M 90] [M 90] [S 0] [S 89] [M 90] [M 90] 
   9 [S 88] [S 0] [S 0] [S 87] [S 88] [S 89] [S 89] [S 88] 
  10 [M 90] [S 0] [M 90] [S 0] [M 90] [M 90] [M 90] [S 0] 
  11 [S 89] [S 88] [S 88] [S 87] [S 0] [S 88] [M 90] [S 0] 
  12 [M 90] [S 0] [M 90] [M 90] [S 0] [M 90] [S 0] [S 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 0] [S 89] [S 89] 
  14 [M 90] [S 89] [S 0] [M 90] [S 0] [S 0] [M 90] [M 90] 
  15 [S 0] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 0: 37.5%
scanning set 11: 12.5%
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
EPOCH [90] PERSISTED.
STARTING [91]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 89] [S 90] [S 0] [S 90] [S 90] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 88] [S 89] 
   2 [S 88] [S 0] [S 90] [S 90] [S 0] [S 90] [S 0] [S 90] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 90] [S 0] [S 90] [S 0] [S 90] [S 0] [S 0] [S 90] 
   5 [S 0] [S 0] [S 87] [S 88] [S 88] [S 88] [S 0] [S 0] 
   6 [S 0] [S 90] [S 90] [S 90] [S 0] [S 90] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   8 [S 89] [S 0] [S 90] [S 90] [S 0] [S 89] [S 90] [S 90] 
   9 [S 88] [S 0] [S 0] [S 87] [S 88] [S 89] [S 89] [S 88] 
  10 [S 90] [S 0] [S 90] [S 0] [S 90] [S 90] [S 90] [S 0] 
  11 [S 89] [S 88] [S 88] [S 87] [S 0] [S 88] [S 90] [S 0] 
  12 [S 90] [S 0] [S 90] [S 90] [S 0] [S 90] [S 0] [S 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 0] [S 89] [S 89] 
  14 [S 90] [S 89] [S 0] [S 90] [S 0] [S 0] [S 90] [S 90] 
  15 [S 0] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
flushWriteBuffer | now: 869800
flushWriteBuffer | empty!
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
flushWriteBuffer | now: 870800
flushWriteBuffer | empty!
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
ENDING EPOCH [91]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 91] [M 91] [S 0] [M 91] [M 91] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   2 [S 88] [S 0] [M 91] [M 91] [S 0] [M 91] [S 0] [M 91] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [M 91] [S 0] [M 91] [S 0] [M 91] [S 0] [S 0] [M 91] 
   5 [S 0] [S 0] [S 0] [S 88] [S 88] [S 88] [S 0] [S 0] 
   6 [S 0] [M 91] [M 91] [M 91] [S 0] [M 91] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   8 [S 89] [S 0] [M 91] [M 91] [S 0] [S 89] [M 91] [M 91] 
   9 [S 88] [S 0] [S 0] [S 87] [S 88] [S 89] [S 89] [S 88] 
  10 [M 91] [S 0] [M 91] [S 0] [M 91] [M 91] [M 91] [S 0] 
  11 [S 89] [S 88] [S 88] [S 87] [S 0] [S 88] [M 91] [S 0] 
  12 [M 91] [S 0] [M 91] [M 91] [S 0] [M 91] [S 0] [S 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 0] [S 89] [S 89] 
  14 [M 91] [S 89] [S 0] [M 91] [S 0] [S 0] [M 91] [M 91] 
  15 [S 0] [S 0] [S 0] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
EPOCH [91] PERSISTED.
STARTING [92]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 91] [S 91] [S 0] [S 91] [S 91] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   2 [S 88] [S 0] [S 91] [S 91] [S 0] [S 91] [S 0] [S 91] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 91] [S 0] [S 91] [S 0] [S 91] [S 0] [S 0] [S 91] 
   5 [S 0] [S 0] [S 0] [S 88] [S 88] [S 88] [S 0] [S 0] 
   6 [S 0] [S 91] [S 91] [S 91] [S 0] [S 91] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   8 [S 89] [S 0] [S 91] [S 91] [S 0] [S 89] [S 91] [S 91] 
   9 [S 88] [S 0] [S 0] [S 87] [S 88] [S 89] [S 89] [S 88] 
  10 [S 91] [S 0] [S 91] [S 0] [S 91] [S 91] [S 91] [S 0] 
  11 [S 89] [S 88] [S 88] [S 87] [S 0] [S 88] [S 91] [S 0] 
  12 [S 91] [S 0] [S 91] [S 91] [S 0] [S 91] [S 0] [S 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 0] [S 89] [S 89] 
  14 [S 91] [S 89] [S 0] [S 91] [S 0] [S 0] [S 91] [S 91] 
  15 [S 0] [S 0] [S 0] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (92) latency = 125
LOG | (92) latency = 125
flushWriteBuffer | now: 871800
flushWriteBuffer | empty!
LOG | (92) latency = 125
LOG | (92) latency = 125
LOG | (92) latency = 125
LOG | (92) latency = 125
LOG | (92) latency = 125
LOG | (92) latency = 125
ENDING EPOCH [92]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 92] [M 92] [S 0] [M 92] [M 92] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   2 [S 88] [S 0] [M 92] [M 92] [S 0] [M 92] [S 0] [M 92] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [M 92] [S 0] [M 92] [S 0] [M 92] [S 0] [S 0] [M 92] 
   5 [S 0] [S 0] [S 0] [S 88] [S 88] [S 88] [S 0] [S 0] 
   6 [S 0] [M 92] [M 92] [M 92] [S 0] [M 92] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   8 [S 89] [S 0] [M 92] [M 92] [S 0] [S 89] [M 92] [M 92] 
   9 [S 88] [S 0] [S 0] [S 0] [S 88] [S 89] [S 89] [S 88] 
  10 [M 92] [S 0] [M 92] [S 0] [M 92] [M 92] [M 92] [S 0] 
  11 [S 89] [S 88] [S 88] [S 0] [S 0] [S 88] [M 92] [S 0] 
  12 [M 92] [S 0] [M 92] [M 92] [S 0] [M 92] [S 0] [S 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 0] [S 89] [S 89] 
  14 [M 92] [S 89] [S 0] [M 92] [S 0] [S 0] [M 92] [M 92] 
  15 [S 0] [S 0] [S 0] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
EPOCH [92] PERSISTED.
STARTING [93]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 92] [S 92] [S 0] [S 92] [S 92] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   2 [S 88] [S 0] [S 92] [S 92] [S 0] [S 92] [S 0] [S 92] 
   3 [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 92] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 92] 
   5 [S 0] [S 0] [S 0] [S 88] [S 88] [S 88] [S 0] [S 0] 
   6 [S 0] [S 92] [S 92] [S 92] [S 0] [S 92] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 89] 
   8 [S 89] [S 0] [S 92] [S 92] [S 0] [S 89] [S 92] [S 92] 
   9 [S 88] [S 0] [S 0] [S 0] [S 88] [S 89] [S 89] [S 88] 
  10 [S 92] [S 0] [S 92] [S 0] [S 92] [S 92] [S 92] [S 0] 
  11 [S 89] [S 88] [S 88] [S 0] [S 0] [S 88] [S 92] [S 0] 
  12 [S 92] [S 0] [S 92] [S 92] [S 0] [S 92] [S 0] [S 89] 
  13 [S 88] [S 0] [S 0] [S 0] [S 88] [S 0] [S 89] [S 89] 
  14 [S 92] [S 89] [S 0] [S 92] [S 0] [S 0] [S 92] [S 92] 
  15 [S 0] [S 0] [S 0] [S 0] [S 88] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 872800
flushWriteBuffer | empty!
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
flushWriteBuffer | now: 873800
flushWriteBuffer | empty!
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 130
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 130
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 130
LOG | (93) latency = 125
ENDING EPOCH [93]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (33.59%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 93] [S 92] [S 0] [S 92] [M 93] [S 0] [S 0] [S 0] 
   1 [S 0] [M 93] [M 93] [M 93] [S 0] [S 0] [S 0] [M 93] 
   2 [S 88] [S 0] [M 93] [S 92] [S 0] [M 93] [S 0] [S 92] 
   3 [S 0] [M 93] [S 0] [M 93] [M 93] [S 0] [S 0] [S 0] 
   4 [M 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [M 93] 
   5 [S 0] [M 93] [S 0] [M 93] [S 0] [M 93] [S 0] [S 0] 
   6 [S 0] [M 93] [S 92] [M 93] [S 0] [S 92] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [M 93] [S 0] [S 0] [M 93] [M 93] 
   8 [S 89] [S 0] [S 92] [M 93] [S 0] [S 89] [S 92] [M 93] 
   9 [S 0] [M 93] [S 0] [S 0] [M 93] [S 89] [S 89] [M 93] 
  10 [M 93] [S 0] [S 92] [S 0] [S 92] [M 93] [M 93] [S 0] 
  11 [S 89] [M 93] [M 93] [S 0] [M 93] [S 0] [M 93] [S 0] 
  12 [S 92] [S 0] [M 93] [S 92] [S 0] [M 93] [S 0] [S 0] 
  13 [M 93] [S 0] [S 0] [S 0] [M 93] [S 0] [S 89] [M 93] 
  14 [S 92] [S 0] [S 0] [M 93] [S 0] [S 0] [M 93] [S 92] 
  15 [M 93] [S 0] [S 0] [S 0] [M 93] [M 93] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 11: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
EPOCH [93] PERSISTED.
STARTING [94]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] [S 0] [S 0] 
   1 [S 0] [S 93] [S 93] [S 93] [S 0] [S 0] [S 0] [S 93] 
   2 [S 88] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 92] 
   3 [S 0] [S 93] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] 
   4 [S 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 93] 
   5 [S 0] [S 93] [S 0] [S 93] [S 0] [S 93] [S 0] [S 0] 
   6 [S 0] [S 93] [S 92] [S 93] [S 0] [S 92] [S 0] [S 0] 
   7 [S 0] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 93] 
   8 [S 89] [S 0] [S 92] [S 93] [S 0] [S 89] [S 92] [S 93] 
   9 [S 0] [S 93] [S 0] [S 0] [S 93] [S 89] [S 89] [S 93] 
  10 [S 93] [S 0] [S 92] [S 0] [S 92] [S 93] [S 93] [S 0] 
  11 [S 89] [S 93] [S 93] [S 0] [S 93] [S 0] [S 93] [S 0] 
  12 [S 92] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 0] 
  13 [S 93] [S 0] [S 0] [S 0] [S 93] [S 0] [S 89] [S 93] 
  14 [S 92] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 92] 
  15 [S 93] [S 0] [S 0] [S 0] [S 93] [S 93] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 45) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG | (94) latency = 333
flushWriteBuffer | now: 874800
flushWriteBuffer | empty!
LOG | (94) latency = 187
LOG | (94) latency = 180
LOG | (94) latency = 185
LOG | (94) latency = 179
LOG | (94) latency = 172
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
flushWriteBuffer | now: 875800
flushWriteBuffer | empty!
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
ENDING EPOCH [94]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] [S 0] [S 0] 
   1 [S 0] [M 94] [M 94] [M 94] [S 0] [S 0] [S 0] [M 94] 
   2 [S 88] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 92] 
   3 [S 0] [M 94] [S 0] [M 94] [M 94] [M 94] [S 0] [S 0] 
   4 [S 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 93] 
   5 [M 94] [M 94] [S 0] [M 94] [S 0] [M 94] [S 0] [S 0] 
   6 [S 0] [S 93] [S 92] [S 93] [S 0] [S 92] [S 0] [S 0] 
   7 [M 94] [S 0] [S 0] [M 94] [S 0] [S 0] [M 94] [M 94] 
   8 [S 89] [S 0] [S 92] [S 93] [S 0] [S 0] [S 92] [S 93] 
   9 [S 0] [M 94] [S 0] [S 0] [M 94] [S 89] [M 94] [M 94] 
  10 [S 93] [S 0] [S 92] [S 0] [S 92] [M 94] [S 93] [S 0] 
  11 [M 94] [M 94] [M 94] [S 0] [M 94] [S 0] [M 94] [S 0] 
  12 [S 92] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 0] 
  13 [M 94] [S 0] [S 0] [S 0] [M 94] [S 0] [M 94] [M 94] 
  14 [S 92] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 92] 
  15 [M 94] [S 0] [S 0] [S 0] [M 94] [M 94] [M 94] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
EPOCH [94] PERSISTED.
STARTING [95]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] [S 0] [S 0] 
   1 [S 0] [S 94] [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] 
   2 [S 88] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 92] 
   3 [S 0] [S 94] [S 0] [S 94] [S 94] [S 94] [S 0] [S 0] 
   4 [S 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 93] 
   5 [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] [S 0] [S 0] 
   6 [S 0] [S 93] [S 92] [S 93] [S 0] [S 92] [S 0] [S 0] 
   7 [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] [S 94] [S 94] 
   8 [S 89] [S 0] [S 92] [S 93] [S 0] [S 0] [S 92] [S 93] 
   9 [S 0] [S 94] [S 0] [S 0] [S 94] [S 89] [S 94] [S 94] 
  10 [S 93] [S 0] [S 92] [S 0] [S 92] [S 94] [S 93] [S 0] 
  11 [S 94] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] [S 0] 
  12 [S 92] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 0] 
  13 [S 94] [S 0] [S 0] [S 0] [S 94] [S 0] [S 94] [S 94] 
  14 [S 92] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 92] 
  15 [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 94] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (95) latency = 125
flushWriteBuffer | now: 876800
flushWriteBuffer | empty!
LOG | (95) latency = 125
LOG | (95) latency = 125
LOG | (95) latency = 125
LOG | (95) latency = 125
LOG | (95) latency = 125
flushWriteBuffer | now: 877800
flushWriteBuffer | empty!
LOG | (95) latency = 125
LOG | (95) latency = 125
ENDING EPOCH [95]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] [S 0] [S 0] 
   1 [S 0] [M 95] [M 95] [M 95] [S 0] [S 0] [S 0] [M 95] 
   2 [S 0] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 92] 
   3 [S 0] [M 95] [S 0] [M 95] [M 95] [M 95] [S 0] [S 0] 
   4 [S 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 93] 
   5 [M 95] [M 95] [S 0] [M 95] [S 0] [M 95] [S 0] [S 0] 
   6 [S 0] [S 93] [S 92] [S 93] [S 0] [S 92] [S 0] [S 0] 
   7 [M 95] [S 0] [S 0] [M 95] [S 0] [S 0] [M 95] [M 95] 
   8 [S 89] [S 0] [S 92] [S 93] [S 0] [S 0] [S 92] [S 93] 
   9 [S 0] [M 95] [S 0] [S 0] [M 95] [S 0] [M 95] [M 95] 
  10 [S 93] [S 0] [S 92] [S 0] [S 92] [M 95] [S 93] [S 0] 
  11 [M 95] [M 95] [M 95] [S 0] [M 95] [S 0] [M 95] [S 0] 
  12 [S 92] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 0] 
  13 [M 95] [S 0] [S 0] [S 0] [M 95] [S 0] [M 95] [M 95] 
  14 [S 92] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 92] 
  15 [M 95] [S 0] [S 0] [S 0] [M 95] [M 95] [M 95] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
EPOCH [95] PERSISTED.
STARTING [96]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] [S 0] [S 0] 
   1 [S 0] [S 95] [S 95] [S 95] [S 0] [S 0] [S 0] [S 95] 
   2 [S 0] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 92] 
   3 [S 0] [S 95] [S 0] [S 95] [S 95] [S 95] [S 0] [S 0] 
   4 [S 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 93] 
   5 [S 95] [S 95] [S 0] [S 95] [S 0] [S 95] [S 0] [S 0] 
   6 [S 0] [S 93] [S 92] [S 93] [S 0] [S 92] [S 0] [S 0] 
   7 [S 95] [S 0] [S 0] [S 95] [S 0] [S 0] [S 95] [S 95] 
   8 [S 89] [S 0] [S 92] [S 93] [S 0] [S 0] [S 92] [S 93] 
   9 [S 0] [S 95] [S 0] [S 0] [S 95] [S 0] [S 95] [S 95] 
  10 [S 93] [S 0] [S 92] [S 0] [S 92] [S 95] [S 93] [S 0] 
  11 [S 95] [S 95] [S 95] [S 0] [S 95] [S 0] [S 95] [S 0] 
  12 [S 92] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 0] 
  13 [S 95] [S 0] [S 0] [S 0] [S 95] [S 0] [S 95] [S 95] 
  14 [S 92] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 92] 
  15 [S 95] [S 0] [S 0] [S 0] [S 95] [S 95] [S 95] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (96) latency = 125
LOG | (96) latency = 125
LOG | (96) latency = 125
LOG | (96) latency = 125
flushWriteBuffer | now: 878800
flushWriteBuffer | empty!
LOG | (96) latency = 125
LOG | (96) latency = 125
ENDING EPOCH [96]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] [S 0] [S 0] 
   1 [S 0] [S 95] [M 96] [M 96] [S 0] [S 0] [S 0] [M 96] 
   2 [S 0] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 92] 
   3 [S 0] [M 96] [S 0] [M 96] [S 95] [M 96] [S 0] [S 0] 
   4 [S 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 93] 
   5 [S 95] [M 96] [S 0] [M 96] [S 0] [M 96] [S 0] [S 0] 
   6 [S 0] [S 93] [S 92] [S 93] [S 0] [S 92] [S 0] [S 0] 
   7 [M 96] [S 0] [S 0] [S 95] [S 0] [S 0] [M 96] [M 96] 
   8 [S 0] [S 0] [S 92] [S 93] [S 0] [S 0] [S 92] [S 93] 
   9 [S 0] [S 95] [S 0] [S 0] [M 96] [S 0] [M 96] [M 96] 
  10 [S 93] [S 0] [S 92] [S 0] [S 92] [M 96] [S 0] [S 0] 
  11 [S 95] [M 96] [M 96] [S 0] [M 96] [S 0] [M 96] [S 0] 
  12 [S 92] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 0] 
  13 [M 96] [S 0] [S 0] [S 0] [M 96] [S 0] [M 96] [S 95] 
  14 [S 92] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 92] 
  15 [M 96] [S 0] [S 0] [S 0] [M 96] [M 96] [S 95] [S 0] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
EPOCH [96] PERSISTED.
STARTING [97]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] [S 0] [S 0] 
   1 [S 0] [S 95] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 92] 
   3 [S 0] [S 96] [S 0] [S 96] [S 95] [S 96] [S 0] [S 0] 
   4 [S 93] [S 0] [S 92] [S 0] [S 92] [S 0] [S 0] [S 93] 
   5 [S 95] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [S 93] [S 92] [S 93] [S 0] [S 92] [S 0] [S 0] 
   7 [S 96] [S 0] [S 0] [S 95] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [S 92] [S 93] [S 0] [S 0] [S 92] [S 93] 
   9 [S 0] [S 95] [S 0] [S 0] [S 96] [S 0] [S 96] [S 96] 
  10 [S 93] [S 0] [S 92] [S 0] [S 92] [S 96] [S 0] [S 0] 
  11 [S 95] [S 96] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] 
  12 [S 92] [S 0] [S 93] [S 92] [S 0] [S 93] [S 0] [S 0] 
  13 [S 96] [S 0] [S 0] [S 0] [S 96] [S 0] [S 96] [S 95] 
  14 [S 92] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] [S 92] 
  15 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [S 95] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
flushWriteBuffer | now: 879800
flushWriteBuffer | empty!
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
flushWriteBuffer | now: 880800
flushWriteBuffer | empty!
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
ENDING EPOCH [97]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.81%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 97] [M 97] [S 0] [S 0] [M 97] [M 97] [S 0] [S 0] 
   1 [S 0] [M 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 93] [M 97] [M 97] [M 97] [M 97] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [M 97] [M 97] [S 0] [S 0] 
   4 [S 93] [S 0] [M 97] [S 0] [M 97] [S 0] [S 0] [M 97] 
   5 [M 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [M 97] [M 97] [M 97] [S 0] [M 97] [S 0] [S 0] 
   7 [M 97] [S 0] [S 0] [M 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [M 97] [S 93] [M 97] [S 0] [M 97] [S 93] 
   9 [S 0] [M 97] [S 0] [S 0] [S 96] [S 0] [M 97] [S 96] 
  10 [M 97] [S 0] [M 97] [S 0] [M 97] [M 97] [S 0] [S 0] 
  11 [M 97] [S 96] [S 96] [S 0] [S 96] [S 0] [M 97] [S 0] 
  12 [M 97] [S 0] [M 97] [M 97] [S 0] [M 97] [S 0] [S 0] 
  13 [S 96] [S 0] [S 0] [S 0] [S 96] [S 0] [M 97] [M 97] 
  14 [M 97] [S 0] [S 0] [M 97] [S 0] [S 0] [S 93] [M 97] 
  15 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [M 97] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 14: 37.5%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 1: 12.5%
scanning set 5: 12.5%
scanning set 15: 12.5%
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
EPOCH [97] PERSISTED.
STARTING [98]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 97] [S 97] [S 0] [S 0] [S 97] [S 97] [S 0] [S 0] 
   1 [S 0] [S 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 93] [S 97] [S 97] [S 97] [S 97] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [S 97] [S 97] [S 0] [S 0] 
   4 [S 93] [S 0] [S 97] [S 0] [S 97] [S 0] [S 0] [S 97] 
   5 [S 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [S 97] [S 97] [S 97] [S 0] [S 97] [S 0] [S 0] 
   7 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [S 97] [S 93] [S 97] [S 0] [S 97] [S 93] 
   9 [S 0] [S 97] [S 0] [S 0] [S 96] [S 0] [S 97] [S 96] 
  10 [S 97] [S 0] [S 97] [S 0] [S 97] [S 97] [S 0] [S 0] 
  11 [S 97] [S 96] [S 96] [S 0] [S 96] [S 0] [S 97] [S 0] 
  12 [S 97] [S 0] [S 97] [S 97] [S 0] [S 97] [S 0] [S 0] 
  13 [S 96] [S 0] [S 0] [S 0] [S 96] [S 0] [S 97] [S 97] 
  14 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 93] [S 97] 
  15 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG | (98) latency = 333
LOG | (98) latency = 306
LOG | (98) latency = 159
LOG | (98) latency = 149
LOG | (98) latency = 125
LOG | (98) latency = 125
flushWriteBuffer | now: 881800
flushWriteBuffer | empty!
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
flushWriteBuffer | now: 882800
flushWriteBuffer | empty!
LOG | (98) latency = 125
ENDING EPOCH [98]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 98] [M 98] [S 0] [S 0] [M 98] [M 98] [S 0] [S 0] 
   1 [S 0] [S 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 93] [M 98] [M 98] [M 98] [M 98] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [S 97] [S 97] [S 0] [S 0] 
   4 [M 98] [S 0] [M 98] [S 0] [M 98] [S 0] [S 0] [M 98] 
   5 [S 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [M 98] [M 98] [M 98] [S 0] [M 98] [S 0] [S 0] 
   7 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [M 98] [S 93] [M 98] [S 0] [M 98] [M 98] 
   9 [S 0] [S 97] [S 0] [S 0] [S 96] [S 0] [S 97] [S 96] 
  10 [M 98] [S 0] [M 98] [S 0] [M 98] [M 98] [S 0] [M 98] 
  11 [S 97] [S 96] [S 96] [S 0] [S 96] [S 0] [M 98] [S 0] 
  12 [M 98] [S 0] [M 98] [M 98] [S 0] [M 98] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 96] [S 0] [S 97] [S 97] 
  14 [M 98] [S 0] [S 0] [M 98] [S 0] [S 0] [M 98] [M 98] 
  15 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
EPOCH [98] PERSISTED.
STARTING [99]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 98] [S 98] [S 0] [S 0] [S 98] [S 98] [S 0] [S 0] 
   1 [S 0] [S 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 93] [S 98] [S 98] [S 98] [S 98] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [S 97] [S 97] [S 0] [S 0] 
   4 [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] [S 0] [S 98] 
   5 [S 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] 
   7 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [S 98] [S 93] [S 98] [S 0] [S 98] [S 98] 
   9 [S 0] [S 97] [S 0] [S 0] [S 96] [S 0] [S 97] [S 96] 
  10 [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  11 [S 97] [S 96] [S 96] [S 0] [S 96] [S 0] [S 98] [S 0] 
  12 [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 96] [S 0] [S 97] [S 97] 
  14 [S 98] [S 0] [S 0] [S 98] [S 0] [S 0] [S 98] [S 98] 
  15 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (99) latency = 125
LOG | (99) latency = 125
LOG | (99) latency = 125
LOG | (99) latency = 125
LOG | (99) latency = 125
flushWriteBuffer | now: 883800
flushWriteBuffer | empty!
LOG | (99) latency = 125
ENDING EPOCH [99]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 99] [M 99] [S 0] [S 0] [M 99] [S 98] [S 0] [S 0] 
   1 [S 0] [S 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 93] [M 99] [M 99] [S 98] [M 99] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [S 97] [S 97] [S 0] [S 0] 
   4 [S 98] [S 0] [M 99] [S 0] [M 99] [S 0] [S 0] [M 99] 
   5 [S 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [S 98] [M 99] [M 99] [S 0] [M 99] [S 0] [S 0] 
   7 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [M 99] [S 0] [M 99] [S 0] [M 99] [S 98] 
   9 [S 0] [S 97] [S 0] [S 0] [S 96] [S 0] [S 97] [S 96] 
  10 [M 99] [S 0] [M 99] [S 0] [M 99] [M 99] [S 0] [S 98] 
  11 [S 97] [S 96] [S 96] [S 0] [S 96] [S 0] [M 99] [S 0] 
  12 [M 99] [S 0] [S 98] [M 99] [S 0] [M 99] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 96] [S 0] [S 97] [S 97] 
  14 [M 99] [S 0] [S 0] [M 99] [S 0] [S 0] [S 98] [M 99] 
  15 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
EPOCH [99] PERSISTED.
STARTING [100]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 99] [S 99] [S 0] [S 0] [S 99] [S 98] [S 0] [S 0] 
   1 [S 0] [S 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 93] [S 99] [S 99] [S 98] [S 99] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [S 97] [S 97] [S 0] [S 0] 
   4 [S 98] [S 0] [S 99] [S 0] [S 99] [S 0] [S 0] [S 99] 
   5 [S 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [S 98] [S 99] [S 99] [S 0] [S 99] [S 0] [S 0] 
   7 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [S 99] [S 0] [S 99] [S 0] [S 99] [S 98] 
   9 [S 0] [S 97] [S 0] [S 0] [S 96] [S 0] [S 97] [S 96] 
  10 [S 99] [S 0] [S 99] [S 0] [S 99] [S 99] [S 0] [S 98] 
  11 [S 97] [S 96] [S 96] [S 0] [S 96] [S 0] [S 99] [S 0] 
  12 [S 99] [S 0] [S 98] [S 99] [S 0] [S 99] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 96] [S 0] [S 97] [S 97] 
  14 [S 99] [S 0] [S 0] [S 99] [S 0] [S 0] [S 98] [S 99] 
  15 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (100) latency = 125
LOG | (100) latency = 125
LOG | (100) latency = 125
LOG | (100) latency = 125
flushWriteBuffer | now: 884800
flushWriteBuffer | empty!
LOG | (100) latency = 125
LOG | (100) latency = 125
LOG | (100) latency = 125
LOG | (100) latency = 125
ENDING EPOCH [100]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 100] [M 100] [S 0] [S 0] [M 100] [M 100] [S 0] [S 0] 
   1 [S 0] [S 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 0] [M 100] [M 100] [M 100] [M 100] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [S 97] [S 97] [S 0] [S 0] 
   4 [M 100] [S 0] [M 100] [S 0] [M 100] [S 0] [S 0] [M 100] 
   5 [S 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [M 100] [M 100] [M 100] [S 0] [M 100] [S 0] [S 0] 
   7 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [M 100] [S 0] [M 100] [S 0] [M 100] [M 100] 
   9 [S 0] [S 97] [S 0] [S 0] [S 96] [S 0] [S 97] [S 96] 
  10 [M 100] [S 0] [M 100] [S 0] [M 100] [M 100] [S 0] [M 100] 
  11 [S 97] [S 96] [S 96] [S 0] [S 96] [S 0] [M 100] [S 0] 
  12 [M 100] [S 0] [M 100] [M 100] [S 0] [M 100] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 96] [S 0] [S 97] [S 97] 
  14 [M 100] [S 0] [S 0] [M 100] [S 0] [S 0] [M 100] [M 100] 
  15 [S 0] [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
EPOCH [100] PERSISTED.
STARTING [101]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 100] [S 0] [S 0] 
   1 [S 0] [S 97] [S 96] [S 96] [S 0] [S 0] [S 0] [S 96] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 100] [S 100] [S 0] 
   3 [S 0] [S 96] [S 0] [S 96] [S 97] [S 97] [S 0] [S 0] 
   4 [S 100] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 97] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 0] 
   6 [S 0] [S 100] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [S 97] [S 0] [S 0] [S 97] [S 0] [S 0] [S 96] [S 96] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 100] 
   9 [S 0] [S 97] [S 0] [S 0] [S 96] [S 0] [S 97] [S 96] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [S 100] [S 0] [S 100] 
  11 [S 97] [S 96] [S 96] [S 0] [S 96] [S 0] [S 100] [S 0] 
  12 [S 100] [S 0] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 96] [S 0] [S 97] [S 97] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 100] [S 100] 
  15 [S 0] [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (101) latency = 125
flushWriteBuffer | now: 885800
flushWriteBuffer | empty!
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
LOG | (101) latency = 125
LOG | (101) latency = 125
flushWriteBuffer | now: 886800
flushWriteBuffer | empty!
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
ENDING EPOCH [101]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [M 101] [S 0] [S 0] 
   1 [S 0] [M 101] [M 101] [M 101] [S 0] [S 0] [S 0] [M 101] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [M 101] [S 100] [S 0] 
   3 [S 0] [M 101] [S 0] [M 101] [M 101] [S 97] [S 0] [M 101] 
   4 [M 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 97] [M 101] [S 0] [M 101] [S 0] [M 101] [S 0] [S 0] 
   6 [S 0] [M 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [M 101] [S 0] [S 0] [M 101] [S 0] [S 0] [M 101] [M 101] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [M 101] 
   9 [M 101] [S 97] [S 0] [S 0] [M 101] [S 0] [S 97] [M 101] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [M 101] [S 0] [M 101] 
  11 [S 97] [S 0] [M 101] [S 0] [M 101] [M 101] [M 101] [S 0] 
  12 [S 100] [S 0] [M 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [M 101] [M 101] [M 101] [S 0] [S 0] [M 101] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [M 101] [S 100] 
  15 [S 0] [M 101] [S 0] [S 0] [M 101] [M 101] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 7: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 15: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
EPOCH [101] PERSISTED.
STARTING [102]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] [S 0] 
   1 [S 0] [S 101] [S 101] [S 101] [S 0] [S 0] [S 0] [S 101] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 100] [S 0] 
   3 [S 0] [S 101] [S 0] [S 101] [S 101] [S 97] [S 0] [S 101] 
   4 [S 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 97] [S 101] [S 0] [S 101] [S 0] [S 101] [S 0] [S 0] 
   6 [S 0] [S 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [S 101] [S 0] [S 0] [S 101] [S 0] [S 0] [S 101] [S 101] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] 
   9 [S 101] [S 97] [S 0] [S 0] [S 101] [S 0] [S 97] [S 101] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] [S 0] [S 101] 
  11 [S 97] [S 0] [S 101] [S 0] [S 101] [S 101] [S 101] [S 0] 
  12 [S 100] [S 0] [S 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [S 101] [S 101] [S 101] [S 0] [S 0] [S 101] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 101] [S 100] 
  15 [S 0] [S 101] [S 0] [S 0] [S 101] [S 101] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (102) latency = 313
LOG | (102) latency = 307
LOG | (102) latency = 160
LOG | (102) latency = 150
LOG | (102) latency = 125
LOG | (102) latency = 125
flushWriteBuffer | now: 887800
flushWriteBuffer | empty!
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
ENDING EPOCH [102]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] [S 0] 
   1 [S 0] [M 102] [M 102] [M 102] [S 0] [S 0] [S 0] [M 102] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 100] [S 0] 
   3 [S 0] [M 102] [S 0] [M 102] [M 102] [S 0] [S 0] [M 102] 
   4 [S 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 0] [M 102] [S 0] [M 102] [S 0] [M 102] [M 102] [S 0] 
   6 [S 0] [S 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [M 102] [S 0] [S 0] [M 102] [S 0] [S 0] [M 102] [M 102] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] 
   9 [M 102] [M 102] [S 0] [S 0] [M 102] [S 0] [S 97] [M 102] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [M 102] [S 0] [S 101] 
  11 [M 102] [S 0] [M 102] [S 0] [M 102] [M 102] [M 102] [S 0] 
  12 [S 100] [S 0] [S 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [M 102] [M 102] [M 102] [S 0] [S 0] [M 102] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 101] [S 100] 
  15 [S 0] [M 102] [M 102] [S 0] [M 102] [M 102] [S 0] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
EPOCH [102] PERSISTED.
STARTING [103]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] [S 0] 
   1 [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 100] [S 0] 
   3 [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] [S 0] [S 102] 
   4 [S 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
   6 [S 0] [S 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [S 102] [S 0] [S 0] [S 102] [S 0] [S 0] [S 102] [S 102] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] 
   9 [S 102] [S 102] [S 0] [S 0] [S 102] [S 0] [S 97] [S 102] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [S 102] [S 0] [S 101] 
  11 [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] 
  12 [S 100] [S 0] [S 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] [S 102] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 101] [S 100] 
  15 [S 0] [S 102] [S 102] [S 0] [S 102] [S 102] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 888800
flushWriteBuffer | empty!
LOG | (103) latency = 125
LOG | (103) latency = 125
LOG | (103) latency = 125
LOG | (103) latency = 125
LOG | (103) latency = 125
flushWriteBuffer | now: 889800
flushWriteBuffer | empty!
LOG | (103) latency = 125
LOG | (103) latency = 125
LOG | (103) latency = 125
ENDING EPOCH [103]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] [S 0] 
   1 [S 0] [M 103] [M 103] [M 103] [S 0] [S 0] [S 0] [M 103] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 100] [S 0] 
   3 [S 0] [M 103] [S 0] [M 103] [M 103] [S 0] [S 0] [M 103] 
   4 [S 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 0] [M 103] [S 0] [M 103] [S 0] [M 103] [M 103] [S 0] 
   6 [S 0] [S 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [M 103] [S 0] [S 0] [M 103] [S 0] [S 0] [M 103] [M 103] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] 
   9 [M 103] [M 103] [S 0] [S 0] [M 103] [S 0] [S 0] [M 103] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [M 103] [S 0] [S 101] 
  11 [M 103] [S 0] [M 103] [S 0] [M 103] [M 103] [M 103] [S 0] 
  12 [S 100] [S 0] [S 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [M 103] [M 103] [M 103] [S 0] [S 0] [M 103] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 101] [S 0] 
  15 [S 0] [M 103] [M 103] [S 0] [M 103] [M 103] [S 0] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
EPOCH [103] PERSISTED.
STARTING [104]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] [S 0] 
   1 [S 0] [S 103] [S 103] [S 103] [S 0] [S 0] [S 0] [S 103] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 100] [S 0] 
   3 [S 0] [S 103] [S 0] [S 103] [S 103] [S 0] [S 0] [S 103] 
   4 [S 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 0] [S 103] [S 0] [S 103] [S 0] [S 103] [S 103] [S 0] 
   6 [S 0] [S 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [S 103] [S 0] [S 0] [S 103] [S 0] [S 0] [S 103] [S 103] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] 
   9 [S 103] [S 103] [S 0] [S 0] [S 103] [S 0] [S 0] [S 103] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [S 103] [S 0] [S 101] 
  11 [S 103] [S 0] [S 103] [S 0] [S 103] [S 103] [S 103] [S 0] 
  12 [S 100] [S 0] [S 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [S 103] [S 103] [S 103] [S 0] [S 0] [S 103] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 101] [S 0] 
  15 [S 0] [S 103] [S 103] [S 0] [S 103] [S 103] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (104) latency = 125
LOG | (104) latency = 125
LOG | (104) latency = 125
flushWriteBuffer | now: 890800
flushWriteBuffer | empty!
LOG | (104) latency = 125
LOG | (104) latency = 125
LOG | (104) latency = 125
ENDING EPOCH [104]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] [S 0] 
   1 [S 0] [S 103] [M 104] [M 104] [S 0] [S 0] [S 0] [M 104] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 100] [S 0] 
   3 [S 0] [M 104] [S 0] [M 104] [S 103] [S 0] [S 0] [M 104] 
   4 [S 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 0] [M 104] [S 0] [S 103] [S 0] [M 104] [M 104] [S 0] 
   6 [S 0] [S 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [S 103] [S 0] [S 0] [M 104] [S 0] [S 0] [M 104] [M 104] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] 
   9 [M 104] [M 104] [S 0] [S 0] [S 103] [S 0] [S 0] [M 104] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [M 104] [S 0] [S 101] 
  11 [M 104] [S 0] [M 104] [S 0] [S 103] [M 104] [M 104] [S 0] 
  12 [S 100] [S 0] [S 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [M 104] [S 103] [M 104] [S 0] [S 0] [M 104] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 101] [S 0] 
  15 [S 0] [S 103] [M 104] [S 0] [M 104] [M 104] [S 0] [S 0] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
EPOCH [104] PERSISTED.
STARTING [105]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 100] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] [S 0] 
   1 [S 0] [S 103] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 100] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 103] [S 0] [S 0] [S 104] 
   4 [S 101] [S 0] [S 100] [S 0] [S 100] [S 0] [S 0] [S 100] 
   5 [S 0] [S 104] [S 0] [S 103] [S 0] [S 104] [S 104] [S 0] 
   6 [S 0] [S 101] [S 100] [S 100] [S 0] [S 100] [S 0] [S 0] 
   7 [S 103] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 101] 
   9 [S 104] [S 104] [S 0] [S 0] [S 103] [S 0] [S 0] [S 104] 
  10 [S 100] [S 0] [S 100] [S 0] [S 100] [S 104] [S 0] [S 101] 
  11 [S 104] [S 0] [S 104] [S 0] [S 103] [S 104] [S 104] [S 0] 
  12 [S 100] [S 0] [S 101] [S 100] [S 0] [S 100] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 103] [S 104] [S 0] [S 0] [S 104] 
  14 [S 100] [S 0] [S 0] [S 100] [S 0] [S 0] [S 101] [S 0] 
  15 [S 0] [S 103] [S 104] [S 0] [S 104] [S 104] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
flushWriteBuffer | now: 891800
flushWriteBuffer | empty!
LOG | (105) latency = 125
LOG | (105) latency = 129
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 129
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 129
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
flushWriteBuffer | now: 892800
flushWriteBuffer | empty!
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 129
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
ENDING EPOCH [105]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 105] [S 0] [S 0] [S 0] [M 105] [M 105] [M 105] [S 0] 
   1 [S 0] [M 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [M 105] [M 105] [M 105] [M 105] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [M 105] [S 0] [S 0] [S 104] 
   4 [S 101] [M 105] [M 105] [M 105] [S 0] [M 105] [S 0] [S 100] 
   5 [S 0] [S 104] [S 0] [M 105] [S 0] [S 104] [M 105] [S 0] 
   6 [S 0] [M 105] [M 105] [M 105] [S 0] [M 105] [S 0] [S 0] 
   7 [M 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [M 105] [S 0] [M 105] [S 0] [M 105] [M 105] 
   9 [S 104] [M 105] [S 0] [S 0] [M 105] [S 0] [S 0] [S 104] 
  10 [M 105] [S 0] [M 105] [S 0] [M 105] [M 105] [S 0] [S 101] 
  11 [M 105] [S 0] [S 104] [S 0] [M 105] [S 104] [M 105] [S 0] 
  12 [M 105] [S 0] [M 105] [M 105] [S 0] [M 105] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [M 105] [S 104] [S 0] [S 0] [S 104] 
  14 [M 105] [S 0] [S 0] [M 105] [S 0] [M 105] [M 105] [S 0] 
  15 [S 0] [M 105] [M 105] [S 0] [S 104] [S 104] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 37.5%
scanning set 5: 25.0%
scanning set 9: 25.0%
scanning set 15: 25.0%
scanning set 1: 12.5%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 13: 12.5%
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
EPOCH [105] PERSISTED.
STARTING [106]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 105] [S 0] [S 0] [S 0] [S 105] [S 105] [S 105] [S 0] 
   1 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [S 105] [S 105] [S 105] [S 105] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 105] [S 0] [S 0] [S 104] 
   4 [S 101] [S 105] [S 105] [S 105] [S 0] [S 105] [S 0] [S 100] 
   5 [S 0] [S 104] [S 0] [S 105] [S 0] [S 104] [S 105] [S 0] 
   6 [S 0] [S 105] [S 105] [S 105] [S 0] [S 105] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [S 105] [S 0] [S 105] [S 0] [S 105] [S 105] 
   9 [S 104] [S 105] [S 0] [S 0] [S 105] [S 0] [S 0] [S 104] 
  10 [S 105] [S 0] [S 105] [S 0] [S 105] [S 105] [S 0] [S 101] 
  11 [S 105] [S 0] [S 104] [S 0] [S 105] [S 104] [S 105] [S 0] 
  12 [S 105] [S 0] [S 105] [S 105] [S 0] [S 105] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 105] [S 104] [S 0] [S 0] [S 104] 
  14 [S 105] [S 0] [S 0] [S 105] [S 0] [S 105] [S 105] [S 0] 
  15 [S 0] [S 105] [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 45) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (106) latency = 340
flushWriteBuffer | now: 893800
flushWriteBuffer | empty!
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
flushWriteBuffer | now: 894800
flushWriteBuffer | empty!
LOG | (106) latency = 125
LOG | (106) latency = 125
ENDING EPOCH [106]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 106] [S 0] [S 0] [S 0] [M 106] [M 106] [M 106] [S 0] 
   1 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [M 106] [M 106] [M 106] [M 106] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 105] [S 0] [S 0] [S 104] 
   4 [S 101] [M 106] [M 106] [M 106] [S 0] [M 106] [S 0] [S 100] 
   5 [S 0] [S 104] [S 0] [S 105] [S 0] [S 104] [S 105] [S 0] 
   6 [S 0] [M 106] [M 106] [M 106] [S 0] [M 106] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [M 106] [S 0] [M 106] [S 0] [M 106] [M 106] 
   9 [S 104] [S 105] [S 0] [S 0] [S 105] [S 0] [S 0] [S 104] 
  10 [M 106] [S 0] [M 106] [M 106] [M 106] [M 106] [S 0] [S 0] 
  11 [S 105] [S 0] [S 104] [S 0] [S 105] [S 104] [M 106] [S 0] 
  12 [M 106] [S 0] [M 106] [M 106] [S 0] [M 106] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] 
  14 [M 106] [S 0] [S 0] [M 106] [S 0] [M 106] [M 106] [S 0] 
  15 [S 0] [S 105] [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
EPOCH [106] PERSISTED.
STARTING [107]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 106] [S 0] [S 0] [S 0] [S 106] [S 106] [S 106] [S 0] 
   1 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [S 106] [S 106] [S 106] [S 106] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 105] [S 0] [S 0] [S 104] 
   4 [S 101] [S 106] [S 106] [S 106] [S 0] [S 106] [S 0] [S 100] 
   5 [S 0] [S 104] [S 0] [S 105] [S 0] [S 104] [S 105] [S 0] 
   6 [S 0] [S 106] [S 106] [S 106] [S 0] [S 106] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [S 106] [S 0] [S 106] [S 0] [S 106] [S 106] 
   9 [S 104] [S 105] [S 0] [S 0] [S 105] [S 0] [S 0] [S 104] 
  10 [S 106] [S 0] [S 106] [S 106] [S 106] [S 106] [S 0] [S 0] 
  11 [S 105] [S 0] [S 104] [S 0] [S 105] [S 104] [S 106] [S 0] 
  12 [S 106] [S 0] [S 106] [S 106] [S 0] [S 106] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] 
  14 [S 106] [S 0] [S 0] [S 106] [S 0] [S 106] [S 106] [S 0] 
  15 [S 0] [S 105] [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (107) latency = 125
LOG | (107) latency = 125
LOG | (107) latency = 125
flushWriteBuffer | now: 895800
flushWriteBuffer | empty!
LOG | (107) latency = 125
LOG | (107) latency = 125
LOG | (107) latency = 125
ENDING EPOCH [107]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 107] [S 0] [S 0] [S 0] [M 107] [M 107] [S 106] [S 0] 
   1 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [M 107] [M 107] [S 106] [M 107] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 105] [S 0] [S 0] [S 104] 
   4 [S 101] [M 107] [M 107] [M 107] [S 0] [S 106] [S 0] [S 0] 
   5 [S 0] [S 104] [S 0] [S 105] [S 0] [S 104] [S 105] [S 0] 
   6 [S 0] [S 106] [M 107] [M 107] [S 0] [M 107] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [M 107] [S 0] [M 107] [S 0] [M 107] [S 106] 
   9 [S 104] [S 105] [S 0] [S 0] [S 105] [S 0] [S 0] [S 104] 
  10 [M 107] [S 0] [M 107] [S 106] [M 107] [M 107] [S 0] [S 0] 
  11 [S 105] [S 0] [S 104] [S 0] [S 105] [S 104] [M 107] [S 0] 
  12 [M 107] [S 0] [S 106] [M 107] [S 0] [M 107] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] 
  14 [M 107] [S 0] [S 0] [M 107] [S 0] [M 107] [S 106] [S 0] 
  15 [S 0] [S 105] [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
EPOCH [107] PERSISTED.
STARTING [108]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 107] [S 0] [S 0] [S 0] [S 107] [S 107] [S 106] [S 0] 
   1 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [S 107] [S 107] [S 106] [S 107] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 105] [S 0] [S 0] [S 104] 
   4 [S 101] [S 107] [S 107] [S 107] [S 0] [S 106] [S 0] [S 0] 
   5 [S 0] [S 104] [S 0] [S 105] [S 0] [S 104] [S 105] [S 0] 
   6 [S 0] [S 106] [S 107] [S 107] [S 0] [S 107] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [S 107] [S 0] [S 107] [S 0] [S 107] [S 106] 
   9 [S 104] [S 105] [S 0] [S 0] [S 105] [S 0] [S 0] [S 104] 
  10 [S 107] [S 0] [S 107] [S 106] [S 107] [S 107] [S 0] [S 0] 
  11 [S 105] [S 0] [S 104] [S 0] [S 105] [S 104] [S 107] [S 0] 
  12 [S 107] [S 0] [S 106] [S 107] [S 0] [S 107] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] 
  14 [S 107] [S 0] [S 0] [S 107] [S 0] [S 107] [S 106] [S 0] 
  15 [S 0] [S 105] [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (108) latency = 125
LOG | (108) latency = 125
flushWriteBuffer | now: 896800
flushWriteBuffer | empty!
LOG | (108) latency = 125
LOG | (108) latency = 125
LOG | (108) latency = 125
LOG | (108) latency = 125
LOG | (108) latency = 125
flushWriteBuffer | now: 897800
flushWriteBuffer | empty!
LOG | (108) latency = 125
ENDING EPOCH [108]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 108] [S 0] [S 0] [S 0] [M 108] [M 108] [M 108] [S 0] 
   1 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [M 108] [M 108] [M 108] [M 108] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 105] [S 0] [S 0] [S 104] 
   4 [S 101] [M 108] [M 108] [M 108] [S 0] [M 108] [S 0] [S 0] 
   5 [S 0] [S 104] [S 0] [S 105] [S 0] [S 104] [S 105] [S 0] 
   6 [S 0] [M 108] [M 108] [M 108] [S 0] [M 108] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [M 108] [S 0] [M 108] [S 0] [M 108] [M 108] 
   9 [S 104] [S 105] [S 0] [S 0] [S 105] [S 0] [S 0] [S 104] 
  10 [M 108] [S 0] [M 108] [M 108] [M 108] [M 108] [S 0] [S 0] 
  11 [S 105] [S 0] [S 104] [S 0] [S 105] [S 104] [M 108] [S 0] 
  12 [M 108] [S 0] [M 108] [M 108] [S 0] [M 108] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] 
  14 [M 108] [S 0] [S 0] [M 108] [S 0] [M 108] [M 108] [S 0] 
  15 [S 0] [S 105] [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
EPOCH [108] PERSISTED.
STARTING [109]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 108] [S 0] 
   1 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 108] [S 108] [S 0] 
   3 [S 0] [S 104] [S 0] [S 104] [S 105] [S 0] [S 0] [S 104] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   5 [S 0] [S 104] [S 0] [S 105] [S 0] [S 104] [S 105] [S 0] 
   6 [S 0] [S 108] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] [S 104] [S 104] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 108] 
   9 [S 104] [S 105] [S 0] [S 0] [S 105] [S 0] [S 0] [S 104] 
  10 [S 108] [S 0] [S 108] [S 108] [S 108] [S 108] [S 0] [S 0] 
  11 [S 105] [S 0] [S 104] [S 0] [S 105] [S 104] [S 108] [S 0] 
  12 [S 108] [S 0] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] 
  14 [S 108] [S 0] [S 0] [S 108] [S 0] [S 108] [S 108] [S 0] 
  15 [S 0] [S 105] [S 105] [S 0] [S 0] [S 104] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 130
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
flushWriteBuffer | now: 898800
flushWriteBuffer | empty!
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 130
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 130
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
ENDING EPOCH [109]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [M 109] [S 0] 
   1 [S 0] [S 105] [M 109] [M 109] [S 0] [S 0] [S 0] [M 109] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [M 109] [S 108] [S 0] 
   3 [M 109] [M 109] [S 0] [M 109] [S 105] [S 0] [S 0] [M 109] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [M 109] [S 0] [S 0] 
   5 [S 0] [M 109] [S 0] [M 109] [S 0] [M 109] [M 109] [S 0] 
   6 [S 0] [M 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [M 109] [S 0] [S 0] [M 109] [M 109] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [M 109] 
   9 [M 109] [S 105] [M 109] [S 0] [M 109] [S 0] [S 0] [M 109] 
  10 [S 108] [S 0] [S 108] [M 109] [S 108] [M 109] [S 0] [S 0] 
  11 [S 105] [S 0] [M 109] [S 0] [M 109] [M 109] [M 109] [S 0] 
  12 [S 108] [S 0] [M 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [M 109] [M 109] [S 0] [S 0] [S 0] [M 109] 
  14 [S 108] [S 0] [S 0] [S 108] [S 0] [S 108] [M 109] [S 0] 
  15 [S 0] [M 109] [M 109] [S 0] [S 0] [M 109] [M 109] [S 0] 
============================================================
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 7: 37.5%
scanning set 13: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
EPOCH [109] PERSISTED.
STARTING [110]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] 
   1 [S 0] [S 105] [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 108] [S 0] 
   3 [S 109] [S 109] [S 0] [S 109] [S 105] [S 0] [S 0] [S 109] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 109] [S 0] [S 0] 
   5 [S 0] [S 109] [S 0] [S 109] [S 0] [S 109] [S 109] [S 0] 
   6 [S 0] [S 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [S 105] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] [S 109] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 109] 
   9 [S 109] [S 105] [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] 
  10 [S 108] [S 0] [S 108] [S 109] [S 108] [S 109] [S 0] [S 0] 
  11 [S 105] [S 0] [S 109] [S 0] [S 109] [S 109] [S 109] [S 0] 
  12 [S 108] [S 0] [S 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] 
  14 [S 108] [S 0] [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 109] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG | (110) latency = 320
LOG | (110) latency = 313
LOG | (110) latency = 307
LOG | (110) latency = 160
LOG | (110) latency = 151
flushWriteBuffer | now: 899800
flushWriteBuffer | empty!
LOG | (110) latency = 125
LOG | (110) latency = 125
LOG | (110) latency = 125
LOG | (110) latency = 125
LOG | (110) latency = 125
flushWriteBuffer | now: 900800
flushWriteBuffer | empty!
LOG | (110) latency = 125
LOG | (110) latency = 125
ENDING EPOCH [110]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] 
   1 [S 0] [M 110] [M 110] [M 110] [S 0] [S 0] [S 0] [M 110] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 108] [S 0] 
   3 [M 110] [M 110] [S 0] [M 110] [S 0] [S 0] [S 0] [M 110] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 109] [S 0] [S 0] 
   5 [S 0] [M 110] [S 0] [M 110] [S 0] [M 110] [M 110] [S 0] 
   6 [S 0] [S 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [M 110] [S 0] [S 0] [M 110] [S 0] [S 0] [M 110] [M 110] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 109] 
   9 [M 110] [S 105] [M 110] [S 0] [M 110] [S 0] [S 0] [M 110] 
  10 [S 108] [S 0] [S 108] [S 109] [S 108] [M 110] [S 0] [S 0] 
  11 [M 110] [S 0] [M 110] [S 0] [M 110] [M 110] [M 110] [S 0] 
  12 [S 108] [S 0] [S 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [M 110] [M 110] [S 0] [M 110] [S 0] [M 110] 
  14 [S 108] [S 0] [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] 
  15 [S 0] [M 110] [M 110] [S 0] [S 0] [M 110] [M 110] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
EPOCH [110] PERSISTED.
STARTING [111]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] 
   1 [S 0] [S 110] [S 110] [S 110] [S 0] [S 0] [S 0] [S 110] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 108] [S 0] 
   3 [S 110] [S 110] [S 0] [S 110] [S 0] [S 0] [S 0] [S 110] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 109] [S 0] [S 0] 
   5 [S 0] [S 110] [S 0] [S 110] [S 0] [S 110] [S 110] [S 0] 
   6 [S 0] [S 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [S 110] [S 0] [S 0] [S 110] [S 0] [S 0] [S 110] [S 110] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 109] 
   9 [S 110] [S 105] [S 110] [S 0] [S 110] [S 0] [S 0] [S 110] 
  10 [S 108] [S 0] [S 108] [S 109] [S 108] [S 110] [S 0] [S 0] 
  11 [S 110] [S 0] [S 110] [S 0] [S 110] [S 110] [S 110] [S 0] 
  12 [S 108] [S 0] [S 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [S 110] [S 110] [S 0] [S 110] [S 0] [S 110] 
  14 [S 108] [S 0] [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] 
  15 [S 0] [S 110] [S 110] [S 0] [S 0] [S 110] [S 110] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG | (111) latency = 125
LOG | (111) latency = 125
LOG | (111) latency = 125
flushWriteBuffer | now: 901800
flushWriteBuffer | empty!
LOG | (111) latency = 125
LOG | (111) latency = 125
LOG | (111) latency = 125
LOG | (111) latency = 125
LOG | (111) latency = 125
ENDING EPOCH [111]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] 
   1 [S 0] [M 111] [M 111] [M 111] [S 0] [S 0] [S 0] [M 111] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 108] [S 0] 
   3 [M 111] [M 111] [S 0] [M 111] [S 0] [S 0] [S 0] [M 111] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 109] [S 0] [S 0] 
   5 [S 0] [M 111] [S 0] [M 111] [S 0] [M 111] [M 111] [S 0] 
   6 [S 0] [S 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [M 111] [S 0] [S 0] [M 111] [S 0] [S 0] [M 111] [M 111] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 109] 
   9 [M 111] [S 0] [M 111] [S 0] [M 111] [S 0] [S 0] [M 111] 
  10 [S 108] [S 0] [S 108] [S 109] [S 108] [M 111] [S 0] [S 0] 
  11 [M 111] [S 0] [M 111] [S 0] [M 111] [M 111] [M 111] [S 0] 
  12 [S 108] [S 0] [S 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [M 111] [M 111] [S 0] [M 111] [S 0] [M 111] 
  14 [S 0] [S 0] [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] 
  15 [S 0] [M 111] [M 111] [S 0] [S 0] [M 111] [M 111] [S 0] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
EPOCH [111] PERSISTED.
STARTING [112]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] 
   1 [S 0] [S 111] [S 111] [S 111] [S 0] [S 0] [S 0] [S 111] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 108] [S 0] 
   3 [S 111] [S 111] [S 0] [S 111] [S 0] [S 0] [S 0] [S 111] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 109] [S 0] [S 0] 
   5 [S 0] [S 111] [S 0] [S 111] [S 0] [S 111] [S 111] [S 0] 
   6 [S 0] [S 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [S 111] [S 0] [S 0] [S 111] [S 0] [S 0] [S 111] [S 111] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 109] 
   9 [S 111] [S 0] [S 111] [S 0] [S 111] [S 0] [S 0] [S 111] 
  10 [S 108] [S 0] [S 108] [S 109] [S 108] [S 111] [S 0] [S 0] 
  11 [S 111] [S 0] [S 111] [S 0] [S 111] [S 111] [S 111] [S 0] 
  12 [S 108] [S 0] [S 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [S 111] [S 111] [S 0] [S 111] [S 0] [S 111] 
  14 [S 0] [S 0] [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] 
  15 [S 0] [S 111] [S 111] [S 0] [S 0] [S 111] [S 111] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (112) latency = 125
flushWriteBuffer | now: 902800
flushWriteBuffer | empty!
LOG | (112) latency = 125
LOG | (112) latency = 125
LOG | (112) latency = 125
LOG | (112) latency = 125
LOG | (112) latency = 125
ENDING EPOCH [112]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] 
   1 [S 0] [M 112] [M 112] [M 112] [S 0] [S 0] [S 0] [S 111] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 108] [S 0] 
   3 [M 112] [M 112] [S 0] [S 111] [S 0] [S 0] [S 0] [M 112] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 109] [S 0] [S 0] 
   5 [S 0] [M 112] [S 0] [M 112] [S 0] [M 112] [S 111] [S 0] 
   6 [S 0] [S 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [M 112] [S 0] [S 0] [S 111] [S 0] [S 0] [M 112] [M 112] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 109] 
   9 [M 112] [S 0] [M 112] [S 0] [S 111] [S 0] [S 0] [M 112] 
  10 [S 108] [S 0] [S 108] [S 109] [S 108] [M 112] [S 0] [S 0] 
  11 [M 112] [S 0] [M 112] [S 0] [S 111] [M 112] [M 112] [S 0] 
  12 [S 108] [S 0] [S 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [M 112] [S 111] [S 0] [M 112] [S 0] [M 112] 
  14 [S 0] [S 0] [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] 
  15 [S 0] [M 112] [S 111] [S 0] [S 0] [M 112] [M 112] [S 0] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
EPOCH [112] PERSISTED.
STARTING [113]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] 
   1 [S 0] [S 112] [S 112] [S 112] [S 0] [S 0] [S 0] [S 111] 
   2 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 108] [S 0] 
   3 [S 112] [S 112] [S 0] [S 111] [S 0] [S 0] [S 0] [S 112] 
   4 [S 101] [S 108] [S 108] [S 108] [S 0] [S 109] [S 0] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 111] [S 0] 
   6 [S 0] [S 109] [S 108] [S 108] [S 0] [S 108] [S 0] [S 0] 
   7 [S 112] [S 0] [S 0] [S 111] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] [S 109] 
   9 [S 112] [S 0] [S 112] [S 0] [S 111] [S 0] [S 0] [S 112] 
  10 [S 108] [S 0] [S 108] [S 109] [S 108] [S 112] [S 0] [S 0] 
  11 [S 112] [S 0] [S 112] [S 0] [S 111] [S 112] [S 112] [S 0] 
  12 [S 108] [S 0] [S 109] [S 108] [S 0] [S 108] [S 0] [S 0] 
  13 [S 0] [S 0] [S 112] [S 111] [S 0] [S 112] [S 0] [S 112] 
  14 [S 0] [S 0] [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] 
  15 [S 0] [S 112] [S 111] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 903800
flushWriteBuffer | empty!
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
flushWriteBuffer | now: 904800
flushWriteBuffer | empty!
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
ENDING EPOCH [113]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (31.25%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 113] [S 0] [M 113] [M 113] [M 113] [S 0] 
   1 [S 0] [M 113] [S 112] [S 112] [S 0] [S 0] [S 0] [M 113] 
   2 [S 0] [S 0] [S 0] [M 113] [M 113] [S 109] [M 113] [S 0] 
   3 [S 112] [S 112] [S 0] [M 113] [S 0] [S 0] [S 0] [S 112] 
   4 [M 113] [M 113] [S 108] [S 0] [S 0] [S 109] [M 113] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [M 113] [S 0] 
   6 [S 0] [M 113] [M 113] [M 113] [S 0] [M 113] [S 0] [S 0] 
   7 [M 113] [S 0] [S 0] [M 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [M 113] [S 0] [M 113] [S 0] [M 113] [S 109] 
   9 [S 112] [S 0] [S 112] [S 0] [M 113] [S 0] [S 0] [S 112] 
  10 [M 113] [S 0] [M 113] [S 109] [M 113] [M 113] [S 0] [S 0] 
  11 [M 113] [S 0] [S 112] [S 0] [M 113] [S 112] [M 113] [S 0] 
  12 [M 113] [S 0] [S 109] [M 113] [S 0] [M 113] [S 0] [S 0] 
  13 [S 0] [S 0] [S 112] [M 113] [S 0] [M 113] [S 0] [S 112] 
  14 [S 0] [S 0] [S 0] [M 113] [S 0] [M 113] [M 113] [S 0] 
  15 [S 0] [S 112] [M 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 25.0%
scanning set 7: 25.0%
scanning set 13: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 15: 12.5%
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
EPOCH [113] PERSISTED.
STARTING [114]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 113] [S 0] [S 113] [S 113] [S 113] [S 0] 
   1 [S 0] [S 113] [S 112] [S 112] [S 0] [S 0] [S 0] [S 113] 
   2 [S 0] [S 0] [S 0] [S 113] [S 113] [S 109] [S 113] [S 0] 
   3 [S 112] [S 112] [S 0] [S 113] [S 0] [S 0] [S 0] [S 112] 
   4 [S 113] [S 113] [S 108] [S 0] [S 0] [S 109] [S 113] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 113] [S 0] 
   6 [S 0] [S 113] [S 113] [S 113] [S 0] [S 113] [S 0] [S 0] 
   7 [S 113] [S 0] [S 0] [S 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 109] 
   9 [S 112] [S 0] [S 112] [S 0] [S 113] [S 0] [S 0] [S 112] 
  10 [S 113] [S 0] [S 113] [S 109] [S 113] [S 113] [S 0] [S 0] 
  11 [S 113] [S 0] [S 112] [S 0] [S 113] [S 112] [S 113] [S 0] 
  12 [S 113] [S 0] [S 109] [S 113] [S 0] [S 113] [S 0] [S 0] 
  13 [S 0] [S 0] [S 112] [S 113] [S 0] [S 113] [S 0] [S 112] 
  14 [S 0] [S 0] [S 0] [S 113] [S 0] [S 113] [S 113] [S 0] 
  15 [S 0] [S 112] [S 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 45) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG | (114) latency = 178
LOG | (114) latency = 172
LOG | (114) latency = 177
LOG | (114) latency = 151
LOG | (114) latency = 144
flushWriteBuffer | now: 905800
flushWriteBuffer | empty!
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
flushWriteBuffer | now: 906800
flushWriteBuffer | empty!
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
ENDING EPOCH [114]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 114] [S 0] [M 114] [M 114] [M 114] [S 0] 
   1 [S 0] [S 113] [S 112] [S 112] [S 0] [S 0] [S 0] [S 113] 
   2 [S 0] [S 0] [S 0] [M 114] [M 114] [M 114] [M 114] [S 0] 
   3 [S 112] [S 112] [S 0] [S 113] [S 0] [S 0] [S 0] [S 112] 
   4 [M 114] [M 114] [S 108] [S 0] [M 114] [S 109] [M 114] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 113] [S 0] 
   6 [S 0] [M 114] [M 114] [M 114] [S 0] [M 114] [S 0] [S 0] 
   7 [S 113] [S 0] [S 0] [S 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [M 114] [S 0] [M 114] [S 0] [M 114] [M 114] 
   9 [S 112] [S 0] [S 112] [S 0] [S 113] [S 0] [S 0] [S 112] 
  10 [M 114] [S 0] [M 114] [S 0] [M 114] [M 114] [S 0] [M 114] 
  11 [S 113] [S 0] [S 112] [S 0] [S 113] [S 112] [M 114] [S 0] 
  12 [M 114] [S 0] [M 114] [M 114] [S 0] [M 114] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 112] 
  14 [S 0] [M 114] [S 0] [M 114] [S 0] [M 114] [M 114] [S 0] 
  15 [S 0] [S 112] [S 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
EPOCH [114] PERSISTED.
STARTING [115]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 114] [S 0] [S 114] [S 114] [S 114] [S 0] 
   1 [S 0] [S 113] [S 112] [S 112] [S 0] [S 0] [S 0] [S 113] 
   2 [S 0] [S 0] [S 0] [S 114] [S 114] [S 114] [S 114] [S 0] 
   3 [S 112] [S 112] [S 0] [S 113] [S 0] [S 0] [S 0] [S 112] 
   4 [S 114] [S 114] [S 108] [S 0] [S 114] [S 109] [S 114] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 113] [S 0] 
   6 [S 0] [S 114] [S 114] [S 114] [S 0] [S 114] [S 0] [S 0] 
   7 [S 113] [S 0] [S 0] [S 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [S 114] [S 0] [S 114] [S 0] [S 114] [S 114] 
   9 [S 112] [S 0] [S 112] [S 0] [S 113] [S 0] [S 0] [S 112] 
  10 [S 114] [S 0] [S 114] [S 0] [S 114] [S 114] [S 0] [S 114] 
  11 [S 113] [S 0] [S 112] [S 0] [S 113] [S 112] [S 114] [S 0] 
  12 [S 114] [S 0] [S 114] [S 114] [S 0] [S 114] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 112] 
  14 [S 0] [S 114] [S 0] [S 114] [S 0] [S 114] [S 114] [S 0] 
  15 [S 0] [S 112] [S 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (115) latency = 125
LOG | (115) latency = 125
flushWriteBuffer | now: 907800
flushWriteBuffer | empty!
LOG | (115) latency = 125
LOG | (115) latency = 125
LOG | (115) latency = 125
LOG | (115) latency = 125
ENDING EPOCH [115]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 114] [S 0] [M 115] [M 115] [M 115] [S 0] 
   1 [S 0] [S 113] [S 112] [S 112] [S 0] [S 0] [S 0] [S 113] 
   2 [S 0] [S 0] [S 0] [M 115] [M 115] [S 114] [M 115] [S 0] 
   3 [S 112] [S 112] [S 0] [S 113] [S 0] [S 0] [S 0] [S 112] 
   4 [M 115] [M 115] [S 0] [S 0] [S 114] [S 109] [M 115] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 113] [S 0] 
   6 [S 0] [S 114] [M 115] [M 115] [S 0] [M 115] [S 0] [S 0] 
   7 [S 113] [S 0] [S 0] [S 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [M 115] [S 0] [M 115] [S 0] [M 115] [S 114] 
   9 [S 112] [S 0] [S 112] [S 0] [S 113] [S 0] [S 0] [S 112] 
  10 [M 115] [S 0] [M 115] [S 0] [M 115] [M 115] [S 0] [S 114] 
  11 [S 113] [S 0] [S 112] [S 0] [S 113] [S 112] [M 115] [S 0] 
  12 [M 115] [S 0] [S 114] [M 115] [S 0] [M 115] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 112] 
  14 [S 0] [S 114] [S 0] [M 115] [S 0] [M 115] [M 115] [S 0] 
  15 [S 0] [S 112] [S 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 11: 12.5%
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
EPOCH [115] PERSISTED.
STARTING [116]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 114] [S 0] [S 115] [S 115] [S 115] [S 0] 
   1 [S 0] [S 113] [S 112] [S 112] [S 0] [S 0] [S 0] [S 113] 
   2 [S 0] [S 0] [S 0] [S 115] [S 115] [S 114] [S 115] [S 0] 
   3 [S 112] [S 112] [S 0] [S 113] [S 0] [S 0] [S 0] [S 112] 
   4 [S 115] [S 115] [S 0] [S 0] [S 114] [S 109] [S 115] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 113] [S 0] 
   6 [S 0] [S 114] [S 115] [S 115] [S 0] [S 115] [S 0] [S 0] 
   7 [S 113] [S 0] [S 0] [S 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [S 115] [S 0] [S 115] [S 0] [S 115] [S 114] 
   9 [S 112] [S 0] [S 112] [S 0] [S 113] [S 0] [S 0] [S 112] 
  10 [S 115] [S 0] [S 115] [S 0] [S 115] [S 115] [S 0] [S 114] 
  11 [S 113] [S 0] [S 112] [S 0] [S 113] [S 112] [S 115] [S 0] 
  12 [S 115] [S 0] [S 114] [S 115] [S 0] [S 115] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 112] 
  14 [S 0] [S 114] [S 0] [S 115] [S 0] [S 115] [S 115] [S 0] 
  15 [S 0] [S 112] [S 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG | (116) latency = 125
flushWriteBuffer | now: 908800
flushWriteBuffer | empty!
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
flushWriteBuffer | now: 909800
flushWriteBuffer | empty!
LOG | (116) latency = 125
ENDING EPOCH [116]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 116] [S 0] [M 116] [M 116] [M 116] [S 0] 
   1 [S 0] [S 113] [S 112] [S 112] [S 0] [S 0] [S 0] [S 113] 
   2 [S 0] [S 0] [S 0] [M 116] [M 116] [M 116] [M 116] [S 0] 
   3 [S 112] [S 112] [S 0] [S 113] [S 0] [S 0] [S 0] [S 112] 
   4 [M 116] [M 116] [S 0] [S 0] [M 116] [S 109] [M 116] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 113] [S 0] 
   6 [S 0] [M 116] [M 116] [M 116] [S 0] [M 116] [S 0] [S 0] 
   7 [S 113] [S 0] [S 0] [S 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [M 116] [S 0] [M 116] [S 0] [M 116] [M 116] 
   9 [S 112] [S 0] [S 112] [S 0] [S 113] [S 0] [S 0] [S 112] 
  10 [M 116] [S 0] [M 116] [S 0] [M 116] [M 116] [S 0] [M 116] 
  11 [S 113] [S 0] [S 112] [S 0] [S 113] [S 112] [M 116] [S 0] 
  12 [M 116] [S 0] [M 116] [M 116] [S 0] [M 116] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 112] 
  14 [S 0] [M 116] [S 0] [M 116] [S 0] [M 116] [M 116] [S 0] 
  15 [S 0] [S 112] [S 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
scanning set 10: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 11: 12.5%
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
EPOCH [116] PERSISTED.
STARTING [117]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [S 113] [S 112] [S 112] [S 0] [S 0] [S 0] [S 113] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 116] [S 0] 
   3 [S 112] [S 112] [S 0] [S 113] [S 0] [S 0] [S 0] [S 112] 
   4 [S 116] [S 116] [S 0] [S 0] [S 116] [S 109] [S 116] [S 0] 
   5 [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 113] [S 0] 
   6 [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [S 113] [S 0] [S 0] [S 113] [S 0] [S 0] [S 112] [S 112] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 116] 
   9 [S 112] [S 0] [S 112] [S 0] [S 113] [S 0] [S 0] [S 112] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [S 116] [S 0] [S 116] 
  11 [S 113] [S 0] [S 112] [S 0] [S 113] [S 112] [S 116] [S 0] 
  12 [S 116] [S 0] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 112] 
  14 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [S 112] [S 113] [S 0] [S 0] [S 112] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 129
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 129
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 130
LOG | (117) latency = 125
LOG | (117) latency = 125
flushWriteBuffer | now: 910800
flushWriteBuffer | empty!
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 129
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 130
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 130
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 129
LOG | (117) latency = 125
LOG | (117) latency = 125
ENDING EPOCH [117]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [M 117] [M 117] [M 117] [S 0] [S 0] [S 0] [M 117] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [M 117] [S 116] [S 0] 
   3 [M 117] [S 112] [M 117] [S 113] [S 0] [S 0] [S 0] [M 117] 
   4 [S 116] [S 116] [S 0] [S 0] [M 117] [S 109] [S 116] [S 0] 
   5 [S 0] [M 117] [S 0] [M 117] [S 0] [M 117] [S 113] [S 0] 
   6 [S 0] [M 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [M 117] [S 0] [S 0] [M 117] [S 0] [S 0] [M 117] [M 117] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [M 117] 
   9 [M 117] [S 0] [M 117] [M 117] [S 113] [S 0] [S 0] [S 112] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [M 117] [S 0] [M 117] 
  11 [S 113] [M 117] [M 117] [S 0] [M 117] [S 0] [M 117] [S 0] 
  12 [S 116] [S 0] [M 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [M 117] [M 117] [M 117] 
  14 [S 0] [M 117] [S 0] [S 116] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [M 117] [S 113] [S 0] [S 0] [M 117] [M 117] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 7: 50.0%
scanning set 11: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 25.0%
scanning set 0: 12.5%
scanning set 2: 12.5%
scanning set 4: 12.5%
scanning set 6: 12.5%
scanning set 8: 12.5%
scanning set 12: 12.5%
scanning set 14: 12.5%
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
EPOCH [117] PERSISTED.
STARTING [118]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [S 117] [S 117] [S 117] [S 0] [S 0] [S 0] [S 117] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 117] [S 116] [S 0] 
   3 [S 117] [S 112] [S 117] [S 113] [S 0] [S 0] [S 0] [S 117] 
   4 [S 116] [S 116] [S 0] [S 0] [S 117] [S 109] [S 116] [S 0] 
   5 [S 0] [S 117] [S 0] [S 117] [S 0] [S 117] [S 113] [S 0] 
   6 [S 0] [S 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [S 117] [S 0] [S 0] [S 117] [S 0] [S 0] [S 117] [S 117] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] 
   9 [S 117] [S 0] [S 117] [S 117] [S 113] [S 0] [S 0] [S 112] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] [S 0] [S 117] 
  11 [S 113] [S 117] [S 117] [S 0] [S 117] [S 0] [S 117] [S 0] 
  12 [S 116] [S 0] [S 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 117] [S 117] [S 117] 
  14 [S 0] [S 117] [S 0] [S 116] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [S 117] [S 113] [S 0] [S 0] [S 117] [S 117] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 45) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG | (118) latency = 158
LOG | (118) latency = 151
LOG | (118) latency = 156
LOG | (118) latency = 150
LOG | (118) latency = 143
flushWriteBuffer | now: 911800
flushWriteBuffer | empty!
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
flushWriteBuffer | now: 912800
flushWriteBuffer | empty!
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
ENDING EPOCH [118]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [M 118] [M 118] [M 118] [S 0] [S 0] [S 0] [M 118] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 117] [S 116] [S 0] 
   3 [M 118] [M 118] [M 118] [S 0] [S 0] [S 0] [S 0] [M 118] 
   4 [S 116] [S 116] [S 0] [S 0] [S 117] [S 109] [S 116] [S 0] 
   5 [S 0] [M 118] [S 0] [M 118] [S 0] [M 118] [M 118] [S 0] 
   6 [S 0] [S 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [M 118] [S 0] [S 0] [M 118] [S 0] [S 0] [M 118] [M 118] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] 
   9 [M 118] [S 0] [M 118] [M 118] [S 113] [S 0] [S 0] [M 118] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [M 118] [S 0] [S 117] 
  11 [M 118] [M 118] [M 118] [S 0] [M 118] [S 0] [M 118] [S 0] 
  12 [S 116] [S 0] [S 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [M 118] [S 0] [S 0] [S 0] [S 0] [M 118] [M 118] [M 118] 
  14 [S 0] [S 117] [S 0] [S 116] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [M 118] [S 0] [S 0] [S 0] [M 118] [M 118] [M 118] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
EPOCH [118] PERSISTED.
STARTING [119]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [S 118] [S 118] [S 118] [S 0] [S 0] [S 0] [S 118] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 117] [S 116] [S 0] 
   3 [S 118] [S 118] [S 118] [S 0] [S 0] [S 0] [S 0] [S 118] 
   4 [S 116] [S 116] [S 0] [S 0] [S 117] [S 109] [S 116] [S 0] 
   5 [S 0] [S 118] [S 0] [S 118] [S 0] [S 118] [S 118] [S 0] 
   6 [S 0] [S 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [S 118] [S 0] [S 0] [S 118] [S 0] [S 0] [S 118] [S 118] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] 
   9 [S 118] [S 0] [S 118] [S 118] [S 113] [S 0] [S 0] [S 118] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [S 118] [S 0] [S 117] 
  11 [S 118] [S 118] [S 118] [S 0] [S 118] [S 0] [S 118] [S 0] 
  12 [S 116] [S 0] [S 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [S 118] [S 0] [S 0] [S 0] [S 0] [S 118] [S 118] [S 118] 
  14 [S 0] [S 117] [S 0] [S 116] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [S 118] [S 0] [S 0] [S 0] [S 118] [S 118] [S 118] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (119) latency = 125
LOG | (119) latency = 125
LOG | (119) latency = 125
flushWriteBuffer | now: 913800
flushWriteBuffer | empty!
LOG | (119) latency = 125
LOG | (119) latency = 125
LOG | (119) latency = 125
LOG | (119) latency = 125
LOG | (119) latency = 125
ENDING EPOCH [119]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [M 119] [M 119] [M 119] [S 0] [S 0] [S 0] [M 119] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 117] [S 116] [S 0] 
   3 [M 119] [M 119] [M 119] [S 0] [S 0] [S 0] [S 0] [M 119] 
   4 [S 116] [S 116] [S 0] [S 0] [S 117] [S 109] [S 116] [S 0] 
   5 [S 0] [M 119] [S 0] [M 119] [S 0] [M 119] [M 119] [S 0] 
   6 [S 0] [S 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [M 119] [S 0] [S 0] [M 119] [S 0] [S 0] [M 119] [M 119] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] 
   9 [M 119] [S 0] [M 119] [M 119] [S 0] [S 0] [S 0] [M 119] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [M 119] [S 0] [S 117] 
  11 [M 119] [M 119] [M 119] [S 0] [M 119] [S 0] [M 119] [S 0] 
  12 [S 116] [S 0] [S 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [M 119] [S 0] [S 0] [S 0] [S 0] [M 119] [M 119] [M 119] 
  14 [S 0] [S 117] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [M 119] [S 0] [S 0] [S 0] [M 119] [M 119] [M 119] 
============================================================
scanning set 11: 62.5%
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 10: 12.5%
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
EPOCH [119] PERSISTED.
STARTING [120]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [S 119] [S 119] [S 119] [S 0] [S 0] [S 0] [S 119] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 117] [S 116] [S 0] 
   3 [S 119] [S 119] [S 119] [S 0] [S 0] [S 0] [S 0] [S 119] 
   4 [S 116] [S 116] [S 0] [S 0] [S 117] [S 109] [S 116] [S 0] 
   5 [S 0] [S 119] [S 0] [S 119] [S 0] [S 119] [S 119] [S 0] 
   6 [S 0] [S 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [S 119] [S 0] [S 0] [S 119] [S 0] [S 0] [S 119] [S 119] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] 
   9 [S 119] [S 0] [S 119] [S 119] [S 0] [S 0] [S 0] [S 119] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [S 119] [S 0] [S 117] 
  11 [S 119] [S 119] [S 119] [S 0] [S 119] [S 0] [S 119] [S 0] 
  12 [S 116] [S 0] [S 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [S 119] [S 0] [S 0] [S 0] [S 0] [S 119] [S 119] [S 119] 
  14 [S 0] [S 117] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [S 119] [S 0] [S 0] [S 0] [S 119] [S 119] [S 119] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 914800
flushWriteBuffer | empty!
LOG | (120) latency = 125
LOG | (120) latency = 125
LOG | (120) latency = 125
LOG | (120) latency = 125
LOG | (120) latency = 125
flushWriteBuffer | now: 915800
flushWriteBuffer | empty!
LOG | (120) latency = 125
ENDING EPOCH [120]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [S 119] [M 120] [M 120] [S 0] [S 0] [S 0] [M 120] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 117] [S 116] [S 0] 
   3 [M 120] [M 120] [M 120] [S 0] [S 0] [S 0] [S 0] [S 119] 
   4 [S 116] [S 116] [S 0] [S 0] [S 117] [S 109] [S 116] [S 0] 
   5 [S 0] [M 120] [S 0] [M 120] [S 0] [M 120] [S 119] [S 0] 
   6 [S 0] [S 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [S 119] [S 0] [S 0] [M 120] [S 0] [S 0] [M 120] [M 120] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] 
   9 [S 119] [S 0] [M 120] [M 120] [S 0] [S 0] [S 0] [M 120] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [M 120] [S 0] [S 117] 
  11 [S 119] [M 120] [M 120] [S 0] [M 120] [S 0] [M 120] [S 0] 
  12 [S 116] [S 0] [S 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [M 120] [S 0] [S 0] [S 0] [S 0] [S 119] [M 120] [M 120] 
  14 [S 0] [S 117] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [M 120] [S 0] [S 0] [S 0] [M 120] [S 119] [M 120] 
============================================================
scanning set 11: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 10: 12.5%
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
EPOCH [120] PERSISTED.
STARTING [121]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 117] [S 0] [S 116] [S 116] [S 116] [S 0] 
   1 [S 0] [S 119] [S 120] [S 120] [S 0] [S 0] [S 0] [S 120] 
   2 [S 0] [S 0] [S 0] [S 116] [S 116] [S 117] [S 116] [S 0] 
   3 [S 120] [S 120] [S 120] [S 0] [S 0] [S 0] [S 0] [S 119] 
   4 [S 116] [S 116] [S 0] [S 0] [S 117] [S 109] [S 116] [S 0] 
   5 [S 0] [S 120] [S 0] [S 120] [S 0] [S 120] [S 119] [S 0] 
   6 [S 0] [S 117] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
   7 [S 119] [S 0] [S 0] [S 120] [S 0] [S 0] [S 120] [S 120] 
   8 [S 0] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 117] 
   9 [S 119] [S 0] [S 120] [S 120] [S 0] [S 0] [S 0] [S 120] 
  10 [S 116] [S 0] [S 116] [S 0] [S 116] [S 120] [S 0] [S 117] 
  11 [S 119] [S 120] [S 120] [S 0] [S 120] [S 0] [S 120] [S 0] 
  12 [S 116] [S 0] [S 117] [S 116] [S 0] [S 116] [S 0] [S 0] 
  13 [S 120] [S 0] [S 0] [S 0] [S 0] [S 119] [S 120] [S 120] 
  14 [S 0] [S 117] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  15 [S 0] [S 120] [S 0] [S 0] [S 0] [S 120] [S 119] [S 120] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 127
LOG | (121) latency = 131
LOG | (121) latency = 136
LOG | (121) latency = 140
LOG | (121) latency = 144
LOG | (121) latency = 149
LOG | (121) latency = 153
LOG | (121) latency = 157
LOG | (121) latency = 161
LOG | (121) latency = 166
LOG | (121) latency = 169
LOG | (121) latency = 172
LOG | (121) latency = 177
LOG | (121) latency = 179
LOG | (121) latency = 184
LOG | (121) latency = 188
LOG | (121) latency = 192
LOG | (121) latency = 196
LOG | (121) latency = 201
LOG | (121) latency = 205
LOG | (121) latency = 208
LOG | (121) latency = 211
LOG | (121) latency = 216
LOG | (121) latency = 125
LOG | (121) latency = 128
LOG | (121) latency = 132
flushWriteBuffer | now: 916800
flushWriteBuffer | empty!
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 128
LOG | (121) latency = 132
LOG | (121) latency = 136
LOG | (121) latency = 134
LOG | (121) latency = 134
LOG | (121) latency = 138
LOG | (121) latency = 143
LOG | (121) latency = 147
LOG | (121) latency = 152
LOG | (121) latency = 156
LOG | (121) latency = 161
LOG | (121) latency = 165
LOG | (121) latency = 154
LOG | (121) latency = 173
LOG | (121) latency = 156
LOG | (121) latency = 125
LOG | (121) latency = 130
flushWriteBuffer | now: 917800
flushWriteBuffer | empty!
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 130
LOG | (121) latency = 134
LOG | (121) latency = 137
LOG | (121) latency = 142
LOG | (121) latency = 146
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 1.43 seconds
[SNIPER] Simulated 1.3M instructions, 1.8M cycles, 0.68 IPC
[SNIPER] Simulation speed 874.8 KIPS (874.8 KIPS / target core - 1143.1ns/instr)
[SNIPER] Sampling: executed 63.32% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[TRACE:0] -- DONE --

FFT with Blocking Transpose
   1024 Complex Doubles
   1 Processors
   65536 Cache lines
   16 Byte line size
   4096 Bytes per page


                 PROCESS STATISTICS
            Computation      Transpose     Transpose
 Proc          Time            Time        Fraction
    0               485            148       0.30515

                 TIMING INFORMATION
Start time                        :      -1844408298
Initialization finish time        :      -1844407888
Overall finish time               :      -1844407403
Total time with initialization    :              895
Total time without initialization :              485
Overall transpose time            :              148
Overall transpose fraction        :          0.30515

[SNIPER] End
[SNIPER] Elapsed time: 6.06 seconds
