
Lab04_SensorTester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08004ad4  08004ad4  00014ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ce0  08004ce0  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004ce0  08004ce0  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ce0  08004ce0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ce0  08004ce0  00014ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ce4  08004ce4  00014ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004ce8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000068  08004d50  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08004d50  00020350  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000af60  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021a8  00000000  00000000  0002b034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000978  00000000  00000000  0002d1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000723  00000000  00000000  0002db58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018abd  00000000  00000000  0002e27b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c2c2  00000000  00000000  00046d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008726d  00000000  00000000  00052ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003034  00000000  00000000  000da268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000dd29c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004abc 	.word	0x08004abc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004abc 	.word	0x08004abc

0800014c <CanTP_Init>:
#define CANTP_BUFF_SIZE			100

uint8_t SendBuffer[CANTP_BUFF_SIZE];
uint8_t RecvBuffer[CANTP_BUFF_SIZE];

uint8_t CanTP_Init(uint16_t SendId, uint16_t RecvId) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b08e      	sub	sp, #56	; 0x38
 8000150:	af02      	add	r7, sp, #8
 8000152:	4603      	mov	r3, r0
 8000154:	460a      	mov	r2, r1
 8000156:	80fb      	strh	r3, [r7, #6]
 8000158:	4613      	mov	r3, r2
 800015a:	80bb      	strh	r3, [r7, #4]
	CAN_FilterTypeDef Can_Filter;
	Can_Filter.FilterActivation = CAN_FILTER_ENABLE;
 800015c:	2301      	movs	r3, #1
 800015e:	62bb      	str	r3, [r7, #40]	; 0x28
	Can_Filter.FilterBank = 0;
 8000160:	2300      	movs	r3, #0
 8000162:	61fb      	str	r3, [r7, #28]
	Can_Filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000164:	2300      	movs	r3, #0
 8000166:	61bb      	str	r3, [r7, #24]
	Can_Filter.FilterMode = CAN_FILTERMODE_IDLIST;
 8000168:	2301      	movs	r3, #1
 800016a:	623b      	str	r3, [r7, #32]
	Can_Filter.FilterScale = CAN_FILTERSCALE_16BIT;
 800016c:	2300      	movs	r3, #0
 800016e:	627b      	str	r3, [r7, #36]	; 0x24
	Can_Filter.FilterIdHigh = RecvId << 5;
 8000170:	88bb      	ldrh	r3, [r7, #4]
 8000172:	015b      	lsls	r3, r3, #5
 8000174:	60bb      	str	r3, [r7, #8]
	HAL_ERR(HAL_CAN_ConfigFilter(&hcan, &Can_Filter));
 8000176:	f107 0308 	add.w	r3, r7, #8
 800017a:	4619      	mov	r1, r3
 800017c:	481a      	ldr	r0, [pc, #104]	; (80001e8 <CanTP_Init+0x9c>)
 800017e:	f000 ffa2 	bl	80010c6 <HAL_CAN_ConfigFilter>
 8000182:	4603      	mov	r3, r0
 8000184:	2b00      	cmp	r3, #0
 8000186:	d007      	beq.n	8000198 <CanTP_Init+0x4c>
 8000188:	f107 0308 	add.w	r3, r7, #8
 800018c:	4619      	mov	r1, r3
 800018e:	4816      	ldr	r0, [pc, #88]	; (80001e8 <CanTP_Init+0x9c>)
 8000190:	f000 ff99 	bl	80010c6 <HAL_CAN_ConfigFilter>
 8000194:	4603      	mov	r3, r0
 8000196:	e022      	b.n	80001de <CanTP_Init+0x92>

	HAL_ERR(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING));
 8000198:	2102      	movs	r1, #2
 800019a:	4813      	ldr	r0, [pc, #76]	; (80001e8 <CanTP_Init+0x9c>)
 800019c:	f001 fac4 	bl	8001728 <HAL_CAN_ActivateNotification>
 80001a0:	4603      	mov	r3, r0
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d005      	beq.n	80001b2 <CanTP_Init+0x66>
 80001a6:	2102      	movs	r1, #2
 80001a8:	480f      	ldr	r0, [pc, #60]	; (80001e8 <CanTP_Init+0x9c>)
 80001aa:	f001 fabd 	bl	8001728 <HAL_CAN_ActivateNotification>
 80001ae:	4603      	mov	r3, r0
 80001b0:	e015      	b.n	80001de <CanTP_Init+0x92>

	HAL_ERR(HAL_CAN_Start(&hcan));
 80001b2:	480d      	ldr	r0, [pc, #52]	; (80001e8 <CanTP_Init+0x9c>)
 80001b4:	f001 f850 	bl	8001258 <HAL_CAN_Start>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d004      	beq.n	80001c8 <CanTP_Init+0x7c>
 80001be:	480a      	ldr	r0, [pc, #40]	; (80001e8 <CanTP_Init+0x9c>)
 80001c0:	f001 f84a 	bl	8001258 <HAL_CAN_Start>
 80001c4:	4603      	mov	r3, r0
 80001c6:	e00a      	b.n	80001de <CanTP_Init+0x92>
//	uint8_t status = 0;
	isotp_init_link(&isoTP, SendId, SendBuffer, CANTP_BUFF_SIZE, RecvBuffer,
 80001c8:	88f9      	ldrh	r1, [r7, #6]
 80001ca:	2364      	movs	r3, #100	; 0x64
 80001cc:	9301      	str	r3, [sp, #4]
 80001ce:	4b07      	ldr	r3, [pc, #28]	; (80001ec <CanTP_Init+0xa0>)
 80001d0:	9300      	str	r3, [sp, #0]
 80001d2:	2364      	movs	r3, #100	; 0x64
 80001d4:	4a06      	ldr	r2, [pc, #24]	; (80001f0 <CanTP_Init+0xa4>)
 80001d6:	4807      	ldr	r0, [pc, #28]	; (80001f4 <CanTP_Init+0xa8>)
 80001d8:	f003 f9dc 	bl	8003594 <isotp_init_link>
			CANTP_BUFF_SIZE);
	return HAL_OK;
 80001dc:	2300      	movs	r3, #0
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3730      	adds	r7, #48	; 0x30
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	2000018c 	.word	0x2000018c
 80001ec:	20000128 	.word	0x20000128
 80001f0:	200000c4 	.word	0x200000c4
 80001f4:	20000084 	.word	0x20000084

080001f8 <CanTP_Transmit>:

uint8_t CanTP_Transmit(uint8_t *pData, uint16_t len) {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	460b      	mov	r3, r1
 8000202:	807b      	strh	r3, [r7, #2]
	HAL_ERR(isotp_send(&isoTP, pData, len));
 8000204:	887b      	ldrh	r3, [r7, #2]
 8000206:	461a      	mov	r2, r3
 8000208:	6879      	ldr	r1, [r7, #4]
 800020a:	4814      	ldr	r0, [pc, #80]	; (800025c <CanTP_Transmit+0x64>)
 800020c:	f002 fff0 	bl	80031f0 <isotp_send>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d00b      	beq.n	800022e <CanTP_Transmit+0x36>
 8000216:	887b      	ldrh	r3, [r7, #2]
 8000218:	461a      	mov	r2, r3
 800021a:	6879      	ldr	r1, [r7, #4]
 800021c:	480f      	ldr	r0, [pc, #60]	; (800025c <CanTP_Transmit+0x64>)
 800021e:	f002 ffe7 	bl	80031f0 <isotp_send>
 8000222:	4603      	mov	r3, r0
 8000224:	b2db      	uxtb	r3, r3
 8000226:	e015      	b.n	8000254 <CanTP_Transmit+0x5c>
	while (isoTP.send_status == ISOTP_SEND_STATUS_INPROGRESS) {
		isotp_poll(&isoTP);
 8000228:	480c      	ldr	r0, [pc, #48]	; (800025c <CanTP_Transmit+0x64>)
 800022a:	f003 f9da 	bl	80035e2 <isotp_poll>
	while (isoTP.send_status == ISOTP_SEND_STATUS_INPROGRESS) {
 800022e:	4b0b      	ldr	r3, [pc, #44]	; (800025c <CanTP_Transmit+0x64>)
 8000230:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000234:	2b01      	cmp	r3, #1
 8000236:	d0f7      	beq.n	8000228 <CanTP_Transmit+0x30>
	}
	if (ISOTP_SEND_STATUS_IDLE != isoTP.send_status) {
 8000238:	4b08      	ldr	r3, [pc, #32]	; (800025c <CanTP_Transmit+0x64>)
 800023a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d007      	beq.n	8000252 <CanTP_Transmit+0x5a>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8000242:	2201      	movs	r2, #1
 8000244:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000248:	4805      	ldr	r0, [pc, #20]	; (8000260 <CanTP_Transmit+0x68>)
 800024a:	f001 ff47 	bl	80020dc <HAL_GPIO_WritePin>
		return HAL_ERROR;
 800024e:	2301      	movs	r3, #1
 8000250:	e000      	b.n	8000254 <CanTP_Transmit+0x5c>
	}
	return HAL_OK;
 8000252:	2300      	movs	r3, #0
}
 8000254:	4618      	mov	r0, r3
 8000256:	3708      	adds	r7, #8
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	20000084 	.word	0x20000084
 8000260:	40010c00 	.word	0x40010c00

08000264 <CanTP_Receive>:

uint8_t CanTP_Receive(uint8_t *pData, uint16_t *len, uint32_t timeout) {
 8000264:	b580      	push	{r7, lr}
 8000266:	b088      	sub	sp, #32
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	60b9      	str	r1, [r7, #8]
 800026e:	607a      	str	r2, [r7, #4]
	uint32_t startTime = HAL_GetTick();
 8000270:	f000 fe00 	bl	8000e74 <HAL_GetTick>
 8000274:	6178      	str	r0, [r7, #20]
	while ((HAL_GetTick() - startTime) < timeout) {
 8000276:	e00d      	b.n	8000294 <CanTP_Receive+0x30>
		isotp_poll(&isoTP);
 8000278:	4823      	ldr	r0, [pc, #140]	; (8000308 <CanTP_Receive+0xa4>)
 800027a:	f003 f9b2 	bl	80035e2 <isotp_poll>
		if (isoTP.receive_status == ISOTP_RECEIVE_STATUS_FULL) {
 800027e:	4b22      	ldr	r3, [pc, #136]	; (8000308 <CanTP_Receive+0xa4>)
 8000280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000284:	2b02      	cmp	r3, #2
 8000286:	d105      	bne.n	8000294 <CanTP_Receive+0x30>
			HAL_GPIO_TogglePin(LEDIn_GPIO_Port, LEDIn_Pin);
 8000288:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800028c:	481f      	ldr	r0, [pc, #124]	; (800030c <CanTP_Receive+0xa8>)
 800028e:	f001 ff3d 	bl	800210c <HAL_GPIO_TogglePin>
			break;
 8000292:	e007      	b.n	80002a4 <CanTP_Receive+0x40>
	while ((HAL_GetTick() - startTime) < timeout) {
 8000294:	f000 fdee 	bl	8000e74 <HAL_GetTick>
 8000298:	4602      	mov	r2, r0
 800029a:	697b      	ldr	r3, [r7, #20]
 800029c:	1ad3      	subs	r3, r2, r3
 800029e:	687a      	ldr	r2, [r7, #4]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d8e9      	bhi.n	8000278 <CanTP_Receive+0x14>
		}
	}
	uint8_t status = 0;
 80002a4:	2300      	movs	r3, #0
 80002a6:	74fb      	strb	r3, [r7, #19]
	if (ISOTP_RECEIVE_STATUS_FULL == isoTP.receive_status) {
 80002a8:	4b17      	ldr	r3, [pc, #92]	; (8000308 <CanTP_Receive+0xa4>)
 80002aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80002ae:	2b02      	cmp	r3, #2
 80002b0:	d11f      	bne.n	80002f2 <CanTP_Receive+0x8e>
//		HAL_GPIO_TogglePin(LEDG_GPIO_Port, LEDG_Pin);
//		status = isotp_receive(&isoTP, pData, *len, len);
		uint16_t copylen = isoTP.receive_size;
 80002b2:	4b15      	ldr	r3, [pc, #84]	; (8000308 <CanTP_Receive+0xa4>)
 80002b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80002b6:	83fb      	strh	r3, [r7, #30]
		if (copylen > *len) {
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	8bfa      	ldrh	r2, [r7, #30]
 80002be:	429a      	cmp	r2, r3
 80002c0:	d902      	bls.n	80002c8 <CanTP_Receive+0x64>
			copylen = *len;
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	83fb      	strh	r3, [r7, #30]
		}
		for (int i = 0; i < copylen; i++) {
 80002c8:	2300      	movs	r3, #0
 80002ca:	61bb      	str	r3, [r7, #24]
 80002cc:	e00b      	b.n	80002e6 <CanTP_Receive+0x82>
			pData[i] = isoTP.receive_buffer[i];
 80002ce:	4b0e      	ldr	r3, [pc, #56]	; (8000308 <CanTP_Receive+0xa4>)
 80002d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80002d2:	69bb      	ldr	r3, [r7, #24]
 80002d4:	441a      	add	r2, r3
 80002d6:	69bb      	ldr	r3, [r7, #24]
 80002d8:	68f9      	ldr	r1, [r7, #12]
 80002da:	440b      	add	r3, r1
 80002dc:	7812      	ldrb	r2, [r2, #0]
 80002de:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < copylen; i++) {
 80002e0:	69bb      	ldr	r3, [r7, #24]
 80002e2:	3301      	adds	r3, #1
 80002e4:	61bb      	str	r3, [r7, #24]
 80002e6:	8bfb      	ldrh	r3, [r7, #30]
 80002e8:	69ba      	ldr	r2, [r7, #24]
 80002ea:	429a      	cmp	r2, r3
 80002ec:	dbef      	blt.n	80002ce <CanTP_Receive+0x6a>
		}
		return HAL_OK;
 80002ee:	2300      	movs	r3, #0
 80002f0:	e005      	b.n	80002fe <CanTP_Receive+0x9a>
	}
	HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 80002f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002f6:	4806      	ldr	r0, [pc, #24]	; (8000310 <CanTP_Receive+0xac>)
 80002f8:	f001 ff08 	bl	800210c <HAL_GPIO_TogglePin>
	return HAL_TIMEOUT;
 80002fc:	2303      	movs	r3, #3
}
 80002fe:	4618      	mov	r0, r3
 8000300:	3720      	adds	r7, #32
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	20000084 	.word	0x20000084
 800030c:	40011000 	.word	0x40011000
 8000310:	40010c00 	.word	0x40010c00

08000314 <CanTP_RcvCallback>:

void CanTP_RcvCallback() {
 8000314:	b580      	push	{r7, lr}
 8000316:	b08a      	sub	sp, #40	; 0x28
 8000318:	af00      	add	r7, sp, #0
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8] = { 0 };
 800031a:	2300      	movs	r3, #0
 800031c:	607b      	str	r3, [r7, #4]
 800031e:	2300      	movs	r3, #0
 8000320:	60bb      	str	r3, [r7, #8]
	HAL_CAN_GetRxMessage(&hcan, CAN_FILTER_FIFO0, &RxHeader, RxData);
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	f107 020c 	add.w	r2, r7, #12
 8000328:	2100      	movs	r1, #0
 800032a:	4807      	ldr	r0, [pc, #28]	; (8000348 <CanTP_RcvCallback+0x34>)
 800032c:	f001 f8db 	bl	80014e6 <HAL_CAN_GetRxMessage>
	isotp_on_can_message(&isoTP, RxData, RxHeader.DLC);
 8000330:	69fb      	ldr	r3, [r7, #28]
 8000332:	b2da      	uxtb	r2, r3
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	4619      	mov	r1, r3
 8000338:	4804      	ldr	r0, [pc, #16]	; (800034c <CanTP_RcvCallback+0x38>)
 800033a:	f002 ffd9 	bl	80032f0 <isotp_on_can_message>
}
 800033e:	bf00      	nop
 8000340:	3728      	adds	r7, #40	; 0x28
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	2000018c 	.word	0x2000018c
 800034c:	20000084 	.word	0x20000084

08000350 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000356:	f000 fd35 	bl	8000dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800035a:	f000 f82b 	bl	80003b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800035e:	f000 f8d1 	bl	8000504 <MX_GPIO_Init>
  MX_CAN_Init();
 8000362:	f000 f86d 	bl	8000440 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000366:	f000 f8a3 	bl	80004b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	DiagnosticService_Init();
 800036a:	f000 fc27 	bl	8000bbc <DiagnosticService_Init>
	uint8_t WData[2] = { 0x12, 0x13 };
 800036e:	f241 3312 	movw	r3, #4882	; 0x1312
 8000372:	80bb      	strh	r3, [r7, #4]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, 0);
 8000374:	2200      	movs	r2, #0
 8000376:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800037a:	480d      	ldr	r0, [pc, #52]	; (80003b0 <main+0x60>)
 800037c:	f001 feae 	bl	80020dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 0);
 8000380:	2200      	movs	r2, #0
 8000382:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000386:	480a      	ldr	r0, [pc, #40]	; (80003b0 <main+0x60>)
 8000388:	f001 fea8 	bl	80020dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, 0);
 800038c:	2200      	movs	r2, #0
 800038e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000392:	4807      	ldr	r0, [pc, #28]	; (80003b0 <main+0x60>)
 8000394:	f001 fea2 	bl	80020dc <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000398:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800039c:	f000 fd74 	bl	8000e88 <HAL_Delay>
		Tester_SecurityAccess_RequestService();
 80003a0:	f000 fc28 	bl	8000bf4 <Tester_SecurityAccess_RequestService>
		HAL_Delay(2000);
 80003a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80003a8:	f000 fd6e 	bl	8000e88 <HAL_Delay>
		HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, 0);
 80003ac:	e7e2      	b.n	8000374 <main+0x24>
 80003ae:	bf00      	nop
 80003b0:	40010c00 	.word	0x40010c00

080003b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b090      	sub	sp, #64	; 0x40
 80003b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ba:	f107 0318 	add.w	r3, r7, #24
 80003be:	2228      	movs	r2, #40	; 0x28
 80003c0:	2100      	movs	r1, #0
 80003c2:	4618      	mov	r0, r3
 80003c4:	f003 fbe6 	bl	8003b94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	2200      	movs	r2, #0
 80003cc:	601a      	str	r2, [r3, #0]
 80003ce:	605a      	str	r2, [r3, #4]
 80003d0:	609a      	str	r2, [r3, #8]
 80003d2:	60da      	str	r2, [r3, #12]
 80003d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003d6:	2301      	movs	r3, #1
 80003d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003e0:	2300      	movs	r3, #0
 80003e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003e4:	2301      	movs	r3, #1
 80003e6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e8:	2302      	movs	r3, #2
 80003ea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003f2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f8:	f107 0318 	add.w	r3, r7, #24
 80003fc:	4618      	mov	r0, r3
 80003fe:	f001 fe9f 	bl	8002140 <HAL_RCC_OscConfig>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000408:	f000 f8fc 	bl	8000604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800040c:	230f      	movs	r3, #15
 800040e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000410:	2302      	movs	r3, #2
 8000412:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000414:	2300      	movs	r3, #0
 8000416:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000418:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800041c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800041e:	2300      	movs	r3, #0
 8000420:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	2102      	movs	r1, #2
 8000426:	4618      	mov	r0, r3
 8000428:	f002 f90c 	bl	8002644 <HAL_RCC_ClockConfig>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000432:	f000 f8e7 	bl	8000604 <Error_Handler>
  }
}
 8000436:	bf00      	nop
 8000438:	3740      	adds	r7, #64	; 0x40
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000444:	4b18      	ldr	r3, [pc, #96]	; (80004a8 <MX_CAN_Init+0x68>)
 8000446:	4a19      	ldr	r2, [pc, #100]	; (80004ac <MX_CAN_Init+0x6c>)
 8000448:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800044a:	4b17      	ldr	r3, [pc, #92]	; (80004a8 <MX_CAN_Init+0x68>)
 800044c:	2204      	movs	r2, #4
 800044e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000450:	4b15      	ldr	r3, [pc, #84]	; (80004a8 <MX_CAN_Init+0x68>)
 8000452:	2200      	movs	r2, #0
 8000454:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000456:	4b14      	ldr	r3, [pc, #80]	; (80004a8 <MX_CAN_Init+0x68>)
 8000458:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800045c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 800045e:	4b12      	ldr	r3, [pc, #72]	; (80004a8 <MX_CAN_Init+0x68>)
 8000460:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000464:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000466:	4b10      	ldr	r3, [pc, #64]	; (80004a8 <MX_CAN_Init+0x68>)
 8000468:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800046c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800046e:	4b0e      	ldr	r3, [pc, #56]	; (80004a8 <MX_CAN_Init+0x68>)
 8000470:	2200      	movs	r2, #0
 8000472:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000474:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <MX_CAN_Init+0x68>)
 8000476:	2200      	movs	r2, #0
 8000478:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800047a:	4b0b      	ldr	r3, [pc, #44]	; (80004a8 <MX_CAN_Init+0x68>)
 800047c:	2200      	movs	r2, #0
 800047e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000480:	4b09      	ldr	r3, [pc, #36]	; (80004a8 <MX_CAN_Init+0x68>)
 8000482:	2200      	movs	r2, #0
 8000484:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000486:	4b08      	ldr	r3, [pc, #32]	; (80004a8 <MX_CAN_Init+0x68>)
 8000488:	2200      	movs	r2, #0
 800048a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800048c:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <MX_CAN_Init+0x68>)
 800048e:	2200      	movs	r2, #0
 8000490:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000492:	4805      	ldr	r0, [pc, #20]	; (80004a8 <MX_CAN_Init+0x68>)
 8000494:	f000 fd1c 	bl	8000ed0 <HAL_CAN_Init>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 800049e:	f000 f8b1 	bl	8000604 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	2000018c 	.word	0x2000018c
 80004ac:	40006400 	.word	0x40006400

080004b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004b4:	4b11      	ldr	r3, [pc, #68]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004b6:	4a12      	ldr	r2, [pc, #72]	; (8000500 <MX_USART1_UART_Init+0x50>)
 80004b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80004ba:	4b10      	ldr	r3, [pc, #64]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80004c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004c2:	4b0e      	ldr	r3, [pc, #56]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004c8:	4b0c      	ldr	r3, [pc, #48]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004ce:	4b0b      	ldr	r3, [pc, #44]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004d4:	4b09      	ldr	r3, [pc, #36]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004d6:	220c      	movs	r2, #12
 80004d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004da:	4b08      	ldr	r3, [pc, #32]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004dc:	2200      	movs	r2, #0
 80004de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e0:	4b06      	ldr	r3, [pc, #24]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004e6:	4805      	ldr	r0, [pc, #20]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004e8:	f002 fa3a 	bl	8002960 <HAL_UART_Init>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80004f2:	f000 f887 	bl	8000604 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	200001b4 	.word	0x200001b4
 8000500:	40013800 	.word	0x40013800

08000504 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b088      	sub	sp, #32
 8000508:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800050a:	f107 0310 	add.w	r3, r7, #16
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
 8000516:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000518:	4b2e      	ldr	r3, [pc, #184]	; (80005d4 <MX_GPIO_Init+0xd0>)
 800051a:	699b      	ldr	r3, [r3, #24]
 800051c:	4a2d      	ldr	r2, [pc, #180]	; (80005d4 <MX_GPIO_Init+0xd0>)
 800051e:	f043 0310 	orr.w	r3, r3, #16
 8000522:	6193      	str	r3, [r2, #24]
 8000524:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <MX_GPIO_Init+0xd0>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	f003 0310 	and.w	r3, r3, #16
 800052c:	60fb      	str	r3, [r7, #12]
 800052e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000530:	4b28      	ldr	r3, [pc, #160]	; (80005d4 <MX_GPIO_Init+0xd0>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4a27      	ldr	r2, [pc, #156]	; (80005d4 <MX_GPIO_Init+0xd0>)
 8000536:	f043 0320 	orr.w	r3, r3, #32
 800053a:	6193      	str	r3, [r2, #24]
 800053c:	4b25      	ldr	r3, [pc, #148]	; (80005d4 <MX_GPIO_Init+0xd0>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f003 0320 	and.w	r3, r3, #32
 8000544:	60bb      	str	r3, [r7, #8]
 8000546:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000548:	4b22      	ldr	r3, [pc, #136]	; (80005d4 <MX_GPIO_Init+0xd0>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	4a21      	ldr	r2, [pc, #132]	; (80005d4 <MX_GPIO_Init+0xd0>)
 800054e:	f043 0308 	orr.w	r3, r3, #8
 8000552:	6193      	str	r3, [r2, #24]
 8000554:	4b1f      	ldr	r3, [pc, #124]	; (80005d4 <MX_GPIO_Init+0xd0>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	f003 0308 	and.w	r3, r3, #8
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000560:	4b1c      	ldr	r3, [pc, #112]	; (80005d4 <MX_GPIO_Init+0xd0>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	4a1b      	ldr	r2, [pc, #108]	; (80005d4 <MX_GPIO_Init+0xd0>)
 8000566:	f043 0304 	orr.w	r3, r3, #4
 800056a:	6193      	str	r3, [r2, #24]
 800056c:	4b19      	ldr	r3, [pc, #100]	; (80005d4 <MX_GPIO_Init+0xd0>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f003 0304 	and.w	r3, r3, #4
 8000574:	603b      	str	r3, [r7, #0]
 8000576:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800057e:	4816      	ldr	r0, [pc, #88]	; (80005d8 <MX_GPIO_Init+0xd4>)
 8000580:	f001 fdac 	bl	80020dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDB_Pin|LEDG_Pin|LEDR_Pin, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800058a:	4814      	ldr	r0, [pc, #80]	; (80005dc <MX_GPIO_Init+0xd8>)
 800058c:	f001 fda6 	bl	80020dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LEDIn_Pin */
  GPIO_InitStruct.Pin = LEDIn_Pin;
 8000590:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000594:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000596:	2301      	movs	r3, #1
 8000598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	2300      	movs	r3, #0
 800059c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059e:	2302      	movs	r3, #2
 80005a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEDIn_GPIO_Port, &GPIO_InitStruct);
 80005a2:	f107 0310 	add.w	r3, r7, #16
 80005a6:	4619      	mov	r1, r3
 80005a8:	480b      	ldr	r0, [pc, #44]	; (80005d8 <MX_GPIO_Init+0xd4>)
 80005aa:	f001 fc13 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDB_Pin LEDG_Pin LEDR_Pin */
  GPIO_InitStruct.Pin = LEDB_Pin|LEDG_Pin|LEDR_Pin;
 80005ae:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80005b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b4:	2301      	movs	r3, #1
 80005b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005bc:	2302      	movs	r3, #2
 80005be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c0:	f107 0310 	add.w	r3, r7, #16
 80005c4:	4619      	mov	r1, r3
 80005c6:	4805      	ldr	r0, [pc, #20]	; (80005dc <MX_GPIO_Init+0xd8>)
 80005c8:	f001 fc04 	bl	8001dd4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005cc:	bf00      	nop
 80005ce:	3720      	adds	r7, #32
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40021000 	.word	0x40021000
 80005d8:	40011000 	.word	0x40011000
 80005dc:	40010c00 	.word	0x40010c00

080005e0 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, 1);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ee:	4804      	ldr	r0, [pc, #16]	; (8000600 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 80005f0:	f001 fd74 	bl	80020dc <HAL_GPIO_WritePin>
	CanTP_RcvCallback();
 80005f4:	f7ff fe8e 	bl	8000314 <CanTP_RcvCallback>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40010c00 	.word	0x40010c00

08000604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000608:	b672      	cpsid	i
}
 800060a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800060c:	e7fe      	b.n	800060c <Error_Handler+0x8>
	...

08000610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000616:	4b15      	ldr	r3, [pc, #84]	; (800066c <HAL_MspInit+0x5c>)
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	4a14      	ldr	r2, [pc, #80]	; (800066c <HAL_MspInit+0x5c>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6193      	str	r3, [r2, #24]
 8000622:	4b12      	ldr	r3, [pc, #72]	; (800066c <HAL_MspInit+0x5c>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062e:	4b0f      	ldr	r3, [pc, #60]	; (800066c <HAL_MspInit+0x5c>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	4a0e      	ldr	r2, [pc, #56]	; (800066c <HAL_MspInit+0x5c>)
 8000634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000638:	61d3      	str	r3, [r2, #28]
 800063a:	4b0c      	ldr	r3, [pc, #48]	; (800066c <HAL_MspInit+0x5c>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000646:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <HAL_MspInit+0x60>)
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	4a04      	ldr	r2, [pc, #16]	; (8000670 <HAL_MspInit+0x60>)
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000662:	bf00      	nop
 8000664:	3714      	adds	r7, #20
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr
 800066c:	40021000 	.word	0x40021000
 8000670:	40010000 	.word	0x40010000

08000674 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067c:	f107 0310 	add.w	r3, r7, #16
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a2c      	ldr	r2, [pc, #176]	; (8000740 <HAL_CAN_MspInit+0xcc>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d151      	bne.n	8000738 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000694:	4b2b      	ldr	r3, [pc, #172]	; (8000744 <HAL_CAN_MspInit+0xd0>)
 8000696:	69db      	ldr	r3, [r3, #28]
 8000698:	4a2a      	ldr	r2, [pc, #168]	; (8000744 <HAL_CAN_MspInit+0xd0>)
 800069a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800069e:	61d3      	str	r3, [r2, #28]
 80006a0:	4b28      	ldr	r3, [pc, #160]	; (8000744 <HAL_CAN_MspInit+0xd0>)
 80006a2:	69db      	ldr	r3, [r3, #28]
 80006a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ac:	4b25      	ldr	r3, [pc, #148]	; (8000744 <HAL_CAN_MspInit+0xd0>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a24      	ldr	r2, [pc, #144]	; (8000744 <HAL_CAN_MspInit+0xd0>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	6193      	str	r3, [r2, #24]
 80006b8:	4b22      	ldr	r3, [pc, #136]	; (8000744 <HAL_CAN_MspInit+0xd0>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	f003 0304 	and.w	r3, r3, #4
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ca:	2300      	movs	r3, #0
 80006cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	2300      	movs	r3, #0
 80006d0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d2:	f107 0310 	add.w	r3, r7, #16
 80006d6:	4619      	mov	r1, r3
 80006d8:	481b      	ldr	r0, [pc, #108]	; (8000748 <HAL_CAN_MspInit+0xd4>)
 80006da:	f001 fb7b 	bl	8001dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e4:	2302      	movs	r3, #2
 80006e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e8:	2303      	movs	r3, #3
 80006ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ec:	f107 0310 	add.w	r3, r7, #16
 80006f0:	4619      	mov	r1, r3
 80006f2:	4815      	ldr	r0, [pc, #84]	; (8000748 <HAL_CAN_MspInit+0xd4>)
 80006f4:	f001 fb6e 	bl	8001dd4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	2013      	movs	r0, #19
 80006fe:	f001 fb32 	bl	8001d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8000702:	2013      	movs	r0, #19
 8000704:	f001 fb4b 	bl	8001d9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000708:	2200      	movs	r2, #0
 800070a:	2100      	movs	r1, #0
 800070c:	2014      	movs	r0, #20
 800070e:	f001 fb2a 	bl	8001d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000712:	2014      	movs	r0, #20
 8000714:	f001 fb43 	bl	8001d9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000718:	2200      	movs	r2, #0
 800071a:	2100      	movs	r1, #0
 800071c:	2015      	movs	r0, #21
 800071e:	f001 fb22 	bl	8001d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000722:	2015      	movs	r0, #21
 8000724:	f001 fb3b 	bl	8001d9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2100      	movs	r1, #0
 800072c:	2016      	movs	r0, #22
 800072e:	f001 fb1a 	bl	8001d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000732:	2016      	movs	r0, #22
 8000734:	f001 fb33 	bl	8001d9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000738:	bf00      	nop
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40006400 	.word	0x40006400
 8000744:	40021000 	.word	0x40021000
 8000748:	40010800 	.word	0x40010800

0800074c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a1c      	ldr	r2, [pc, #112]	; (80007d8 <HAL_UART_MspInit+0x8c>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d131      	bne.n	80007d0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800076c:	4b1b      	ldr	r3, [pc, #108]	; (80007dc <HAL_UART_MspInit+0x90>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a1a      	ldr	r2, [pc, #104]	; (80007dc <HAL_UART_MspInit+0x90>)
 8000772:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b18      	ldr	r3, [pc, #96]	; (80007dc <HAL_UART_MspInit+0x90>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000784:	4b15      	ldr	r3, [pc, #84]	; (80007dc <HAL_UART_MspInit+0x90>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a14      	ldr	r2, [pc, #80]	; (80007dc <HAL_UART_MspInit+0x90>)
 800078a:	f043 0304 	orr.w	r3, r3, #4
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b12      	ldr	r3, [pc, #72]	; (80007dc <HAL_UART_MspInit+0x90>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0304 	and.w	r3, r3, #4
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800079c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a2:	2302      	movs	r3, #2
 80007a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007a6:	2303      	movs	r3, #3
 80007a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007aa:	f107 0310 	add.w	r3, r7, #16
 80007ae:	4619      	mov	r1, r3
 80007b0:	480b      	ldr	r0, [pc, #44]	; (80007e0 <HAL_UART_MspInit+0x94>)
 80007b2:	f001 fb0f 	bl	8001dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	4619      	mov	r1, r3
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <HAL_UART_MspInit+0x94>)
 80007cc:	f001 fb02 	bl	8001dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80007d0:	bf00      	nop
 80007d2:	3720      	adds	r7, #32
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40013800 	.word	0x40013800
 80007dc:	40021000 	.word	0x40021000
 80007e0:	40010800 	.word	0x40010800

080007e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <NMI_Handler+0x4>

080007ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ee:	e7fe      	b.n	80007ee <HardFault_Handler+0x4>

080007f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f4:	e7fe      	b.n	80007f4 <MemManage_Handler+0x4>

080007f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007fa:	e7fe      	b.n	80007fa <BusFault_Handler+0x4>

080007fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000800:	e7fe      	b.n	8000800 <UsageFault_Handler+0x4>

08000802 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000806:	bf00      	nop
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr

0800080e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr

0800081a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr

08000826 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000826:	b580      	push	{r7, lr}
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800082a:	f000 fb11 	bl	8000e50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800082e:	bf00      	nop
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000838:	4802      	ldr	r0, [pc, #8]	; (8000844 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800083a:	f000 ff9a 	bl	8001772 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2000018c 	.word	0x2000018c

08000848 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800084c:	4802      	ldr	r0, [pc, #8]	; (8000858 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800084e:	f000 ff90 	bl	8001772 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	2000018c 	.word	0x2000018c

0800085c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000860:	4802      	ldr	r0, [pc, #8]	; (800086c <CAN1_RX1_IRQHandler+0x10>)
 8000862:	f000 ff86 	bl	8001772 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	2000018c 	.word	0x2000018c

08000870 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000874:	4802      	ldr	r0, [pc, #8]	; (8000880 <CAN1_SCE_IRQHandler+0x10>)
 8000876:	f000 ff7c 	bl	8001772 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	2000018c 	.word	0x2000018c

08000884 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  return 1;
 8000888:	2301      	movs	r3, #1
}
 800088a:	4618      	mov	r0, r3
 800088c:	46bd      	mov	sp, r7
 800088e:	bc80      	pop	{r7}
 8000890:	4770      	bx	lr

08000892 <_kill>:

int _kill(int pid, int sig)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b082      	sub	sp, #8
 8000896:	af00      	add	r7, sp, #0
 8000898:	6078      	str	r0, [r7, #4]
 800089a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800089c:	f003 f9c8 	bl	8003c30 <__errno>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2216      	movs	r2, #22
 80008a4:	601a      	str	r2, [r3, #0]
  return -1;
 80008a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <_exit>:

void _exit (int status)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b082      	sub	sp, #8
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80008ba:	f04f 31ff 	mov.w	r1, #4294967295
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f7ff ffe7 	bl	8000892 <_kill>
  while (1) {}    /* Make sure we hang here */
 80008c4:	e7fe      	b.n	80008c4 <_exit+0x12>

080008c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	60f8      	str	r0, [r7, #12]
 80008ce:	60b9      	str	r1, [r7, #8]
 80008d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
 80008d6:	e00a      	b.n	80008ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008d8:	f3af 8000 	nop.w
 80008dc:	4601      	mov	r1, r0
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	60ba      	str	r2, [r7, #8]
 80008e4:	b2ca      	uxtb	r2, r1
 80008e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	3301      	adds	r3, #1
 80008ec:	617b      	str	r3, [r7, #20]
 80008ee:	697a      	ldr	r2, [r7, #20]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	429a      	cmp	r2, r3
 80008f4:	dbf0      	blt.n	80008d8 <_read+0x12>
  }

  return len;
 80008f6:	687b      	ldr	r3, [r7, #4]
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	e009      	b.n	8000926 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	1c5a      	adds	r2, r3, #1
 8000916:	60ba      	str	r2, [r7, #8]
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4618      	mov	r0, r3
 800091c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	3301      	adds	r3, #1
 8000924:	617b      	str	r3, [r7, #20]
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	429a      	cmp	r2, r3
 800092c:	dbf1      	blt.n	8000912 <_write+0x12>
  }
  return len;
 800092e:	687b      	ldr	r3, [r7, #4]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3718      	adds	r7, #24
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <_close>:

int _close(int file)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000944:	4618      	mov	r0, r3
 8000946:	370c      	adds	r7, #12
 8000948:	46bd      	mov	sp, r7
 800094a:	bc80      	pop	{r7}
 800094c:	4770      	bx	lr

0800094e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800094e:	b480      	push	{r7}
 8000950:	b083      	sub	sp, #12
 8000952:	af00      	add	r7, sp, #0
 8000954:	6078      	str	r0, [r7, #4]
 8000956:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800095e:	605a      	str	r2, [r3, #4]
  return 0;
 8000960:	2300      	movs	r3, #0
}
 8000962:	4618      	mov	r0, r3
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr

0800096c <_isatty>:

int _isatty(int file)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000974:	2301      	movs	r3, #1
}
 8000976:	4618      	mov	r0, r3
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800098c:	2300      	movs	r3, #0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr

08000998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a0:	4a14      	ldr	r2, [pc, #80]	; (80009f4 <_sbrk+0x5c>)
 80009a2:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <_sbrk+0x60>)
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d102      	bne.n	80009ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <_sbrk+0x64>)
 80009b6:	4a12      	ldr	r2, [pc, #72]	; (8000a00 <_sbrk+0x68>)
 80009b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <_sbrk+0x64>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d207      	bcs.n	80009d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c8:	f003 f932 	bl	8003c30 <__errno>
 80009cc:	4603      	mov	r3, r0
 80009ce:	220c      	movs	r2, #12
 80009d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d2:	f04f 33ff 	mov.w	r3, #4294967295
 80009d6:	e009      	b.n	80009ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d8:	4b08      	ldr	r3, [pc, #32]	; (80009fc <_sbrk+0x64>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009de:	4b07      	ldr	r3, [pc, #28]	; (80009fc <_sbrk+0x64>)
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4413      	add	r3, r2
 80009e6:	4a05      	ldr	r2, [pc, #20]	; (80009fc <_sbrk+0x64>)
 80009e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ea:	68fb      	ldr	r3, [r7, #12]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20005000 	.word	0x20005000
 80009f8:	00000400 	.word	0x00000400
 80009fc:	200001fc 	.word	0x200001fc
 8000a00:	20000350 	.word	0x20000350

08000a04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a10:	f7ff fff8 	bl	8000a04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a14:	480b      	ldr	r0, [pc, #44]	; (8000a44 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a16:	490c      	ldr	r1, [pc, #48]	; (8000a48 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a18:	4a0c      	ldr	r2, [pc, #48]	; (8000a4c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a1c:	e002      	b.n	8000a24 <LoopCopyDataInit>

08000a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a22:	3304      	adds	r3, #4

08000a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a28:	d3f9      	bcc.n	8000a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2a:	4a09      	ldr	r2, [pc, #36]	; (8000a50 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a2c:	4c09      	ldr	r4, [pc, #36]	; (8000a54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a30:	e001      	b.n	8000a36 <LoopFillZerobss>

08000a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a34:	3204      	adds	r2, #4

08000a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a38:	d3fb      	bcc.n	8000a32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a3a:	f003 f8ff 	bl	8003c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a3e:	f7ff fc87 	bl	8000350 <main>
  bx lr
 8000a42:	4770      	bx	lr
  ldr r0, =_sdata
 8000a44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a48:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a4c:	08004ce8 	.word	0x08004ce8
  ldr r2, =_sbss
 8000a50:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a54:	20000350 	.word	0x20000350

08000a58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a58:	e7fe      	b.n	8000a58 <ADC1_2_IRQHandler>

08000a5a <KeyCalculate>:
 */


#include "DiagnosticDefine.h"

void KeyCalculate(uint8_t *Keys, uint8_t *Seeds) {
 8000a5a:	b480      	push	{r7}
 8000a5c:	b083      	sub	sp, #12
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
 8000a62:	6039      	str	r1, [r7, #0]
	Keys[0] = Seeds[0] ^ Seeds[1];
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	781a      	ldrb	r2, [r3, #0]
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	4053      	eors	r3, r2
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	701a      	strb	r2, [r3, #0]
	Keys[1] = Seeds[1] + Seeds[2];
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	7819      	ldrb	r1, [r3, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	3302      	adds	r3, #2
 8000a80:	781a      	ldrb	r2, [r3, #0]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	3301      	adds	r3, #1
 8000a86:	440a      	add	r2, r1
 8000a88:	b2d2      	uxtb	r2, r2
 8000a8a:	701a      	strb	r2, [r3, #0]
	Keys[2] = Seeds[2] ^ Seeds[3];
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	3302      	adds	r3, #2
 8000a90:	7819      	ldrb	r1, [r3, #0]
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	3303      	adds	r3, #3
 8000a96:	781a      	ldrb	r2, [r3, #0]
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	3302      	adds	r3, #2
 8000a9c:	404a      	eors	r2, r1
 8000a9e:	b2d2      	uxtb	r2, r2
 8000aa0:	701a      	strb	r2, [r3, #0]
	Keys[3] = Seeds[3] + Seeds[0];
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	3303      	adds	r3, #3
 8000aa6:	7819      	ldrb	r1, [r3, #0]
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	781a      	ldrb	r2, [r3, #0]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3303      	adds	r3, #3
 8000ab0:	440a      	add	r2, r1
 8000ab2:	b2d2      	uxtb	r2, r2
 8000ab4:	701a      	strb	r2, [r3, #0]

	Keys[4] = Seeds[0] | Seeds[1];
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	7819      	ldrb	r1, [r3, #0]
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	3301      	adds	r3, #1
 8000abe:	781a      	ldrb	r2, [r3, #0]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	3304      	adds	r3, #4
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	b2d2      	uxtb	r2, r2
 8000ac8:	701a      	strb	r2, [r3, #0]
	Keys[5] = Seeds[1] + Seeds[2];
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	3301      	adds	r3, #1
 8000ace:	7819      	ldrb	r1, [r3, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	3302      	adds	r3, #2
 8000ad4:	781a      	ldrb	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	3305      	adds	r3, #5
 8000ada:	440a      	add	r2, r1
 8000adc:	b2d2      	uxtb	r2, r2
 8000ade:	701a      	strb	r2, [r3, #0]
	Keys[6] = Seeds[2] | Seeds[3];
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	3302      	adds	r3, #2
 8000ae4:	7819      	ldrb	r1, [r3, #0]
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	3303      	adds	r3, #3
 8000aea:	781a      	ldrb	r2, [r3, #0]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3306      	adds	r3, #6
 8000af0:	430a      	orrs	r2, r1
 8000af2:	b2d2      	uxtb	r2, r2
 8000af4:	701a      	strb	r2, [r3, #0]
	Keys[7] = Seeds[3] + Seeds[0];
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	3303      	adds	r3, #3
 8000afa:	7819      	ldrb	r1, [r3, #0]
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	781a      	ldrb	r2, [r3, #0]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3307      	adds	r3, #7
 8000b04:	440a      	add	r2, r1
 8000b06:	b2d2      	uxtb	r2, r2
 8000b08:	701a      	strb	r2, [r3, #0]

	Keys[8] = Seeds[0] & Seeds[1];
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	7819      	ldrb	r1, [r3, #0]
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	3301      	adds	r3, #1
 8000b12:	781a      	ldrb	r2, [r3, #0]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3308      	adds	r3, #8
 8000b18:	400a      	ands	r2, r1
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	701a      	strb	r2, [r3, #0]
	Keys[9] = Seeds[1] + Seeds[2];
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	3301      	adds	r3, #1
 8000b22:	7819      	ldrb	r1, [r3, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	3302      	adds	r3, #2
 8000b28:	781a      	ldrb	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3309      	adds	r3, #9
 8000b2e:	440a      	add	r2, r1
 8000b30:	b2d2      	uxtb	r2, r2
 8000b32:	701a      	strb	r2, [r3, #0]
	Keys[10] = Seeds[2] & Seeds[3];
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	3302      	adds	r3, #2
 8000b38:	7819      	ldrb	r1, [r3, #0]
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	3303      	adds	r3, #3
 8000b3e:	781a      	ldrb	r2, [r3, #0]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	330a      	adds	r3, #10
 8000b44:	400a      	ands	r2, r1
 8000b46:	b2d2      	uxtb	r2, r2
 8000b48:	701a      	strb	r2, [r3, #0]
	Keys[11] = Seeds[3] + Seeds[0];
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	3303      	adds	r3, #3
 8000b4e:	7819      	ldrb	r1, [r3, #0]
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	781a      	ldrb	r2, [r3, #0]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	330b      	adds	r3, #11
 8000b58:	440a      	add	r2, r1
 8000b5a:	b2d2      	uxtb	r2, r2
 8000b5c:	701a      	strb	r2, [r3, #0]

	Keys[12] = Seeds[0] - Seeds[1];
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	7819      	ldrb	r1, [r3, #0]
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	781a      	ldrb	r2, [r3, #0]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	330c      	adds	r3, #12
 8000b6c:	1a8a      	subs	r2, r1, r2
 8000b6e:	b2d2      	uxtb	r2, r2
 8000b70:	701a      	strb	r2, [r3, #0]
	Keys[13] = Seeds[1] + Seeds[2];
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	3301      	adds	r3, #1
 8000b76:	7819      	ldrb	r1, [r3, #0]
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	3302      	adds	r3, #2
 8000b7c:	781a      	ldrb	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	330d      	adds	r3, #13
 8000b82:	440a      	add	r2, r1
 8000b84:	b2d2      	uxtb	r2, r2
 8000b86:	701a      	strb	r2, [r3, #0]
	Keys[14] = Seeds[2] - Seeds[3];
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	3302      	adds	r3, #2
 8000b8c:	7819      	ldrb	r1, [r3, #0]
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	3303      	adds	r3, #3
 8000b92:	781a      	ldrb	r2, [r3, #0]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	330e      	adds	r3, #14
 8000b98:	1a8a      	subs	r2, r1, r2
 8000b9a:	b2d2      	uxtb	r2, r2
 8000b9c:	701a      	strb	r2, [r3, #0]
	Keys[15] = Seeds[3] + Seeds[0];
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	3303      	adds	r3, #3
 8000ba2:	7819      	ldrb	r1, [r3, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	781a      	ldrb	r2, [r3, #0]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	330f      	adds	r3, #15
 8000bac:	440a      	add	r2, r1
 8000bae:	b2d2      	uxtb	r2, r2
 8000bb0:	701a      	strb	r2, [r3, #0]
}
 8000bb2:	bf00      	nop
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <DiagnosticService_Init>:

void DiagnosticService_Init() {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
#ifdef TesterNode
	Tester_Init();
 8000bc0:	f000 f802 	bl	8000bc8 <Tester_Init>
#elif ECUNode
	ECU_Init();
#endif
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <Tester_Init>:
#include "CanTP.h"
#include <stdio.h>

extern UART_HandleTypeDef huart1;

uint8_t Tester_Init() {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
	HAL_ERR(CanTP_Init(SEND_ID, RECV_ID));
 8000bcc:	f240 7112 	movw	r1, #1810	; 0x712
 8000bd0:	f240 70a2 	movw	r0, #1954	; 0x7a2
 8000bd4:	f7ff faba 	bl	800014c <CanTP_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d007      	beq.n	8000bee <Tester_Init+0x26>
 8000bde:	f240 7112 	movw	r1, #1810	; 0x712
 8000be2:	f240 70a2 	movw	r0, #1954	; 0x7a2
 8000be6:	f7ff fab1 	bl	800014c <CanTP_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	e000      	b.n	8000bf0 <Tester_Init+0x28>
	return HAL_OK;
 8000bee:	2300      	movs	r3, #0
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <Tester_SecurityAccess_RequestService>:
	}
	HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
	printf("Write Data Failed\r\n");
	return HAL_ERROR;
}
uint8_t Tester_SecurityAccess_RequestService() {
 8000bf4:	b5b0      	push	{r4, r5, r7, lr}
 8000bf6:	b096      	sub	sp, #88	; 0x58
 8000bf8:	af00      	add	r7, sp, #0
	uint8_t ReqSeedsBuff[2] =
 8000bfa:	f240 1327 	movw	r3, #295	; 0x127
 8000bfe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			{ SecurityAccess_ReqSID, SecurityAccess_ReqSeedID };
	uint8_t RespSeedsBuff[6];
	uint8_t RespSeedsLen = 6;
 8000c02:	2306      	movs	r3, #6
 8000c04:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_ERR(CanTP_Transmit(ReqSeedsBuff, 2));
 8000c08:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000c0c:	2102      	movs	r1, #2
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff faf2 	bl	80001f8 <CanTP_Transmit>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d007      	beq.n	8000c2a <Tester_SecurityAccess_RequestService+0x36>
 8000c1a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000c1e:	2102      	movs	r1, #2
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fae9 	bl	80001f8 <CanTP_Transmit>
 8000c26:	4603      	mov	r3, r0
 8000c28:	e0bb      	b.n	8000da2 <Tester_SecurityAccess_RequestService+0x1ae>

	HAL_ERR(CanTP_Receive(RespSeedsBuff, RespSeedsLen, 1000));
 8000c2a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c2e:	4619      	mov	r1, r3
 8000c30:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff fb13 	bl	8000264 <CanTP_Receive>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d00b      	beq.n	8000c5c <Tester_SecurityAccess_RequestService+0x68>
 8000c44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fb06 	bl	8000264 <CanTP_Receive>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	e0a2      	b.n	8000da2 <Tester_SecurityAccess_RequestService+0x1ae>
	uint8_t RespSID = RespSeedsBuff[0];
 8000c5c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000c60:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	uint8_t RespSF = RespSeedsBuff[1];
 8000c64:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000c68:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	if (RespSID != Get_Positive_RespID(SecurityAccess_ReqSID)
 8000c6c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8000c70:	2b67      	cmp	r3, #103	; 0x67
 8000c72:	d103      	bne.n	8000c7c <Tester_SecurityAccess_RequestService+0x88>
			|| RespSF != SecurityAccess_ReqSeedID) {
 8000c74:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d00c      	beq.n	8000c96 <Tester_SecurityAccess_RequestService+0xa2>
		printf("Security Access request Seeds error: %d", RespSeedsBuff[2]);
 8000c7c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c80:	4619      	mov	r1, r3
 8000c82:	484a      	ldr	r0, [pc, #296]	; (8000dac <Tester_SecurityAccess_RequestService+0x1b8>)
 8000c84:	f002 fe20 	bl	80038c8 <iprintf>
//		HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, 1);
		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 8000c88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c8c:	4848      	ldr	r0, [pc, #288]	; (8000db0 <Tester_SecurityAccess_RequestService+0x1bc>)
 8000c8e:	f001 fa3d 	bl	800210c <HAL_GPIO_TogglePin>
		return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e085      	b.n	8000da2 <Tester_SecurityAccess_RequestService+0x1ae>
	}
	uint8_t Seeds[4];
	memcpy(Seeds, RespSeedsBuff + 2, 4);
 8000c96:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c9a:	3302      	adds	r3, #2
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	643b      	str	r3, [r7, #64]	; 0x40
	uint8_t Keys[16];
	KeyCalculate(Keys, Seeds);
 8000ca0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000ca4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ca8:	4611      	mov	r1, r2
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff fed5 	bl	8000a5a <KeyCalculate>

	uint8_t SendKeysBuff[18];
	SendKeysBuff[0] = SecurityAccess_ReqSID;
 8000cb0:	2327      	movs	r3, #39	; 0x27
 8000cb2:	773b      	strb	r3, [r7, #28]
	SendKeysBuff[1] = SecurityAccess_SendKeyID;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	777b      	strb	r3, [r7, #29]
	memcpy(SendKeysBuff + 2, Keys, 16);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	3302      	adds	r3, #2
 8000cbe:	461d      	mov	r5, r3
 8000cc0:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8000cc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cc6:	6028      	str	r0, [r5, #0]
 8000cc8:	6069      	str	r1, [r5, #4]
 8000cca:	60aa      	str	r2, [r5, #8]
 8000ccc:	60eb      	str	r3, [r5, #12]

	HAL_ERR(CanTP_Transmit(SendKeysBuff, 18));
 8000cce:	f107 031c 	add.w	r3, r7, #28
 8000cd2:	2112      	movs	r1, #18
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fa8f 	bl	80001f8 <CanTP_Transmit>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d007      	beq.n	8000cf0 <Tester_SecurityAccess_RequestService+0xfc>
 8000ce0:	f107 031c 	add.w	r3, r7, #28
 8000ce4:	2112      	movs	r1, #18
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fa86 	bl	80001f8 <CanTP_Transmit>
 8000cec:	4603      	mov	r3, r0
 8000cee:	e058      	b.n	8000da2 <Tester_SecurityAccess_RequestService+0x1ae>
	char PrintBuf[20] = "";
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	f107 030c 	add.w	r3, r7, #12
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
	uint16_t printSize = 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
//	printSize = sprintf(PrintBuf, "SSS\r\n");
//	HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);

	uint8_t RespCheckKeysBuff[3];
	uint8_t RespCheckKeyLen = 3;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	HAL_ERR(CanTP_Receive(RespCheckKeysBuff, RespCheckKeyLen, 1500));
 8000d0e:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8000d12:	4619      	mov	r1, r3
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff faa2 	bl	8000264 <CanTP_Receive>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d00a      	beq.n	8000d3c <Tester_SecurityAccess_RequestService+0x148>
 8000d26:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff fa96 	bl	8000264 <CanTP_Receive>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	e032      	b.n	8000da2 <Tester_SecurityAccess_RequestService+0x1ae>
//	HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
//	char PrintBuf[20] = "";
//	uint16_t printSize = 0;
	printSize = sprintf(PrintBuf, "SAS\r\n");
 8000d3c:	f107 0308 	add.w	r3, r7, #8
 8000d40:	491c      	ldr	r1, [pc, #112]	; (8000db4 <Tester_SecurityAccess_RequestService+0x1c0>)
 8000d42:	4618      	mov	r0, r3
 8000d44:	f002 fe2e 	bl	80039a4 <siprintf>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
 8000d4e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8000d52:	f107 0108 	add.w	r1, r7, #8
 8000d56:	23c8      	movs	r3, #200	; 0xc8
 8000d58:	4817      	ldr	r0, [pc, #92]	; (8000db8 <Tester_SecurityAccess_RequestService+0x1c4>)
 8000d5a:	f001 fe51 	bl	8002a00 <HAL_UART_Transmit>
//	printf("Security Access Success\r\n");
//	HAL_GPIO_TogglePin(LEDG_GPIO_Port, LEDG_Pin);
	RespSID = RespCheckKeysBuff[0];
 8000d5e:	793b      	ldrb	r3, [r7, #4]
 8000d60:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	RespSF = RespCheckKeysBuff[1];
 8000d64:	797b      	ldrb	r3, [r7, #5]
 8000d66:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	if (RespSID == Get_Positive_RespID(SecurityAccess_ReqSID)
 8000d6a:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8000d6e:	2b67      	cmp	r3, #103	; 0x67
 8000d70:	d10e      	bne.n	8000d90 <Tester_SecurityAccess_RequestService+0x19c>
			&& RespSF == SecurityAccess_SendKeyID) {
 8000d72:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d10a      	bne.n	8000d90 <Tester_SecurityAccess_RequestService+0x19c>
//		HAL_GPIO_TogglePin(LEDG_GPIO_Port, LEDG_Pin);
//		char PrintBuf[20] = "";
//		uint16_t printSize = 0;
//		printSize = sprintf(PrintBuf, "SAS\r\n");
//		HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
		printf("Security Access Success\r\n");
 8000d7a:	4810      	ldr	r0, [pc, #64]	; (8000dbc <Tester_SecurityAccess_RequestService+0x1c8>)
 8000d7c:	f002 fe0a 	bl	8003994 <puts>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8000d80:	2201      	movs	r2, #1
 8000d82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d86:	480a      	ldr	r0, [pc, #40]	; (8000db0 <Tester_SecurityAccess_RequestService+0x1bc>)
 8000d88:	f001 f9a8 	bl	80020dc <HAL_GPIO_WritePin>
		return HAL_OK;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	e008      	b.n	8000da2 <Tester_SecurityAccess_RequestService+0x1ae>
	}
	HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 8000d90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d94:	4806      	ldr	r0, [pc, #24]	; (8000db0 <Tester_SecurityAccess_RequestService+0x1bc>)
 8000d96:	f001 f9b9 	bl	800210c <HAL_GPIO_TogglePin>
	printf("Security Access Failed\r\n");
 8000d9a:	4809      	ldr	r0, [pc, #36]	; (8000dc0 <Tester_SecurityAccess_RequestService+0x1cc>)
 8000d9c:	f002 fdfa 	bl	8003994 <puts>
	return HAL_ERROR;
 8000da0:	2301      	movs	r3, #1
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3758      	adds	r7, #88	; 0x58
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bdb0      	pop	{r4, r5, r7, pc}
 8000daa:	bf00      	nop
 8000dac:	08004b24 	.word	0x08004b24
 8000db0:	40010c00 	.word	0x40010c00
 8000db4:	08004b4c 	.word	0x08004b4c
 8000db8:	200001b4 	.word	0x200001b4
 8000dbc:	08004b54 	.word	0x08004b54
 8000dc0:	08004b70 	.word	0x08004b70

08000dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc8:	4b08      	ldr	r3, [pc, #32]	; (8000dec <HAL_Init+0x28>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a07      	ldr	r2, [pc, #28]	; (8000dec <HAL_Init+0x28>)
 8000dce:	f043 0310 	orr.w	r3, r3, #16
 8000dd2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dd4:	2003      	movs	r0, #3
 8000dd6:	f000 ffbb 	bl	8001d50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dda:	200f      	movs	r0, #15
 8000ddc:	f000 f808 	bl	8000df0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000de0:	f7ff fc16 	bl	8000610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40022000 	.word	0x40022000

08000df0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000df8:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <HAL_InitTick+0x54>)
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <HAL_InitTick+0x58>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	4619      	mov	r1, r3
 8000e02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 ffd3 	bl	8001dba <HAL_SYSTICK_Config>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e00e      	b.n	8000e3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b0f      	cmp	r3, #15
 8000e22:	d80a      	bhi.n	8000e3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e24:	2200      	movs	r2, #0
 8000e26:	6879      	ldr	r1, [r7, #4]
 8000e28:	f04f 30ff 	mov.w	r0, #4294967295
 8000e2c:	f000 ff9b 	bl	8001d66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e30:	4a06      	ldr	r2, [pc, #24]	; (8000e4c <HAL_InitTick+0x5c>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e36:	2300      	movs	r3, #0
 8000e38:	e000      	b.n	8000e3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000000 	.word	0x20000000
 8000e48:	20000008 	.word	0x20000008
 8000e4c:	20000004 	.word	0x20000004

08000e50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <HAL_IncTick+0x1c>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <HAL_IncTick+0x20>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4413      	add	r3, r2
 8000e60:	4a03      	ldr	r2, [pc, #12]	; (8000e70 <HAL_IncTick+0x20>)
 8000e62:	6013      	str	r3, [r2, #0]
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	20000200 	.word	0x20000200

08000e74 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return uwTick;
 8000e78:	4b02      	ldr	r3, [pc, #8]	; (8000e84 <HAL_GetTick+0x10>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr
 8000e84:	20000200 	.word	0x20000200

08000e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e90:	f7ff fff0 	bl	8000e74 <HAL_GetTick>
 8000e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ea0:	d005      	beq.n	8000eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ea2:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <HAL_Delay+0x44>)
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	4413      	add	r3, r2
 8000eac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000eae:	bf00      	nop
 8000eb0:	f7ff ffe0 	bl	8000e74 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	68fa      	ldr	r2, [r7, #12]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d8f7      	bhi.n	8000eb0 <HAL_Delay+0x28>
  {
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	bf00      	nop
 8000ec4:	3710      	adds	r7, #16
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000008 	.word	0x20000008

08000ed0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e0ed      	b.n	80010be <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d102      	bne.n	8000ef4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff fbc0 	bl	8000674 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f042 0201 	orr.w	r2, r2, #1
 8000f02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f04:	f7ff ffb6 	bl	8000e74 <HAL_GetTick>
 8000f08:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f0a:	e012      	b.n	8000f32 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f0c:	f7ff ffb2 	bl	8000e74 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b0a      	cmp	r3, #10
 8000f18:	d90b      	bls.n	8000f32 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2205      	movs	r2, #5
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e0c5      	b.n	80010be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 0301 	and.w	r3, r3, #1
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d0e5      	beq.n	8000f0c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f022 0202 	bic.w	r2, r2, #2
 8000f4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f50:	f7ff ff90 	bl	8000e74 <HAL_GetTick>
 8000f54:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f56:	e012      	b.n	8000f7e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f58:	f7ff ff8c 	bl	8000e74 <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b0a      	cmp	r3, #10
 8000f64:	d90b      	bls.n	8000f7e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2205      	movs	r2, #5
 8000f76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e09f      	b.n	80010be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1e5      	bne.n	8000f58 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	7e1b      	ldrb	r3, [r3, #24]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d108      	bne.n	8000fa6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	e007      	b.n	8000fb6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	7e5b      	ldrb	r3, [r3, #25]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d108      	bne.n	8000fd0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	e007      	b.n	8000fe0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000fde:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7e9b      	ldrb	r3, [r3, #26]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d108      	bne.n	8000ffa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f042 0220 	orr.w	r2, r2, #32
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	e007      	b.n	800100a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f022 0220 	bic.w	r2, r2, #32
 8001008:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	7edb      	ldrb	r3, [r3, #27]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d108      	bne.n	8001024 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f022 0210 	bic.w	r2, r2, #16
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	e007      	b.n	8001034 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f042 0210 	orr.w	r2, r2, #16
 8001032:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7f1b      	ldrb	r3, [r3, #28]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d108      	bne.n	800104e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f042 0208 	orr.w	r2, r2, #8
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	e007      	b.n	800105e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f022 0208 	bic.w	r2, r2, #8
 800105c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	7f5b      	ldrb	r3, [r3, #29]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d108      	bne.n	8001078 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f042 0204 	orr.w	r2, r2, #4
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	e007      	b.n	8001088 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f022 0204 	bic.w	r2, r2, #4
 8001086:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689a      	ldr	r2, [r3, #8]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	431a      	orrs	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	691b      	ldr	r3, [r3, #16]
 8001096:	431a      	orrs	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	695b      	ldr	r3, [r3, #20]
 800109c:	ea42 0103 	orr.w	r1, r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	1e5a      	subs	r2, r3, #1
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	430a      	orrs	r2, r1
 80010ac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2201      	movs	r2, #1
 80010b8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b087      	sub	sp, #28
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
 80010ce:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010dc:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80010de:	7cfb      	ldrb	r3, [r7, #19]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d003      	beq.n	80010ec <HAL_CAN_ConfigFilter+0x26>
 80010e4:	7cfb      	ldrb	r3, [r7, #19]
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	f040 80aa 	bne.w	8001240 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80010f2:	f043 0201 	orr.w	r2, r3, #1
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	695b      	ldr	r3, [r3, #20]
 8001100:	f003 031f 	and.w	r3, r3, #31
 8001104:	2201      	movs	r2, #1
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	43db      	mvns	r3, r3
 8001116:	401a      	ands	r2, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d123      	bne.n	800116e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	43db      	mvns	r3, r3
 8001130:	401a      	ands	r2, r3
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001144:	683a      	ldr	r2, [r7, #0]
 8001146:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001148:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	3248      	adds	r2, #72	; 0x48
 800114e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001162:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001164:	6979      	ldr	r1, [r7, #20]
 8001166:	3348      	adds	r3, #72	; 0x48
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	440b      	add	r3, r1
 800116c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	69db      	ldr	r3, [r3, #28]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d122      	bne.n	80011bc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	431a      	orrs	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001192:	683a      	ldr	r2, [r7, #0]
 8001194:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001196:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	3248      	adds	r2, #72	; 0x48
 800119c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011b2:	6979      	ldr	r1, [r7, #20]
 80011b4:	3348      	adds	r3, #72	; 0x48
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	440b      	add	r3, r1
 80011ba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d109      	bne.n	80011d8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	43db      	mvns	r3, r3
 80011ce:	401a      	ands	r2, r3
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80011d6:	e007      	b.n	80011e8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	431a      	orrs	r2, r3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	691b      	ldr	r3, [r3, #16]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d109      	bne.n	8001204 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	401a      	ands	r2, r3
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001202:	e007      	b.n	8001214 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	431a      	orrs	r2, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d107      	bne.n	800122c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	431a      	orrs	r2, r3
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001232:	f023 0201 	bic.w	r2, r3, #1
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800123c:	2300      	movs	r3, #0
 800123e:	e006      	b.n	800124e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001244:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
  }
}
 800124e:	4618      	mov	r0, r3
 8001250:	371c      	adds	r7, #28
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr

08001258 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b01      	cmp	r3, #1
 800126a:	d12e      	bne.n	80012ca <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2202      	movs	r2, #2
 8001270:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f022 0201 	bic.w	r2, r2, #1
 8001282:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001284:	f7ff fdf6 	bl	8000e74 <HAL_GetTick>
 8001288:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800128a:	e012      	b.n	80012b2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800128c:	f7ff fdf2 	bl	8000e74 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b0a      	cmp	r3, #10
 8001298:	d90b      	bls.n	80012b2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800129e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2205      	movs	r2, #5
 80012aa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e012      	b.n	80012d8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1e5      	bne.n	800128c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80012c6:	2300      	movs	r3, #0
 80012c8:	e006      	b.n	80012d8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
  }
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b089      	sub	sp, #36	; 0x24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
 80012ec:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012f4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80012fe:	7ffb      	ldrb	r3, [r7, #31]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d003      	beq.n	800130c <HAL_CAN_AddTxMessage+0x2c>
 8001304:	7ffb      	ldrb	r3, [r7, #31]
 8001306:	2b02      	cmp	r3, #2
 8001308:	f040 80ad 	bne.w	8001466 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d10a      	bne.n	800132c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800131c:	2b00      	cmp	r3, #0
 800131e:	d105      	bne.n	800132c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 8095 	beq.w	8001456 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	0e1b      	lsrs	r3, r3, #24
 8001330:	f003 0303 	and.w	r3, r3, #3
 8001334:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001336:	2201      	movs	r2, #1
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	409a      	lsls	r2, r3
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d10d      	bne.n	8001364 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001352:	68f9      	ldr	r1, [r7, #12]
 8001354:	6809      	ldr	r1, [r1, #0]
 8001356:	431a      	orrs	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	3318      	adds	r3, #24
 800135c:	011b      	lsls	r3, r3, #4
 800135e:	440b      	add	r3, r1
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	e00f      	b.n	8001384 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800136e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001374:	68f9      	ldr	r1, [r7, #12]
 8001376:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001378:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	3318      	adds	r3, #24
 800137e:	011b      	lsls	r3, r3, #4
 8001380:	440b      	add	r3, r1
 8001382:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	6819      	ldr	r1, [r3, #0]
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	691a      	ldr	r2, [r3, #16]
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	3318      	adds	r3, #24
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	440b      	add	r3, r1
 8001394:	3304      	adds	r3, #4
 8001396:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	7d1b      	ldrb	r3, [r3, #20]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d111      	bne.n	80013c4 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	3318      	adds	r3, #24
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	4413      	add	r3, r2
 80013ac:	3304      	adds	r3, #4
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	6811      	ldr	r1, [r2, #0]
 80013b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	3318      	adds	r3, #24
 80013bc:	011b      	lsls	r3, r3, #4
 80013be:	440b      	add	r3, r1
 80013c0:	3304      	adds	r3, #4
 80013c2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3307      	adds	r3, #7
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	061a      	lsls	r2, r3, #24
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3306      	adds	r3, #6
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	041b      	lsls	r3, r3, #16
 80013d4:	431a      	orrs	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	3305      	adds	r3, #5
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	4313      	orrs	r3, r2
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	3204      	adds	r2, #4
 80013e4:	7812      	ldrb	r2, [r2, #0]
 80013e6:	4610      	mov	r0, r2
 80013e8:	68fa      	ldr	r2, [r7, #12]
 80013ea:	6811      	ldr	r1, [r2, #0]
 80013ec:	ea43 0200 	orr.w	r2, r3, r0
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	011b      	lsls	r3, r3, #4
 80013f4:	440b      	add	r3, r1
 80013f6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80013fa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3303      	adds	r3, #3
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	061a      	lsls	r2, r3, #24
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3302      	adds	r3, #2
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	041b      	lsls	r3, r3, #16
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	3301      	adds	r3, #1
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	021b      	lsls	r3, r3, #8
 8001416:	4313      	orrs	r3, r2
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	7812      	ldrb	r2, [r2, #0]
 800141c:	4610      	mov	r0, r2
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	6811      	ldr	r1, [r2, #0]
 8001422:	ea43 0200 	orr.w	r2, r3, r0
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	011b      	lsls	r3, r3, #4
 800142a:	440b      	add	r3, r1
 800142c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001430:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	3318      	adds	r3, #24
 800143a:	011b      	lsls	r3, r3, #4
 800143c:	4413      	add	r3, r2
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	6811      	ldr	r1, [r2, #0]
 8001444:	f043 0201 	orr.w	r2, r3, #1
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	3318      	adds	r3, #24
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	440b      	add	r3, r1
 8001450:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001452:	2300      	movs	r3, #0
 8001454:	e00e      	b.n	8001474 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e006      	b.n	8001474 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
  }
}
 8001474:	4618      	mov	r0, r3
 8001476:	3724      	adds	r7, #36	; 0x24
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr

0800147e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800147e:	b480      	push	{r7}
 8001480:	b085      	sub	sp, #20
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001490:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001492:	7afb      	ldrb	r3, [r7, #11]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d002      	beq.n	800149e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001498:	7afb      	ldrb	r3, [r7, #11]
 800149a:	2b02      	cmp	r3, #2
 800149c:	d11d      	bne.n	80014da <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d002      	beq.n	80014b2 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	3301      	adds	r3, #1
 80014b0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d002      	beq.n	80014c6 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	3301      	adds	r3, #1
 80014c4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d002      	beq.n	80014da <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	3301      	adds	r3, #1
 80014d8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr

080014e6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80014e6:	b480      	push	{r7}
 80014e8:	b087      	sub	sp, #28
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	60f8      	str	r0, [r7, #12]
 80014ee:	60b9      	str	r1, [r7, #8]
 80014f0:	607a      	str	r2, [r7, #4]
 80014f2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014fa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80014fc:	7dfb      	ldrb	r3, [r7, #23]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d003      	beq.n	800150a <HAL_CAN_GetRxMessage+0x24>
 8001502:	7dfb      	ldrb	r3, [r7, #23]
 8001504:	2b02      	cmp	r3, #2
 8001506:	f040 8103 	bne.w	8001710 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d10e      	bne.n	800152e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	f003 0303 	and.w	r3, r3, #3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d116      	bne.n	800154c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001522:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e0f7      	b.n	800171e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	2b00      	cmp	r3, #0
 800153a:	d107      	bne.n	800154c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001540:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e0e8      	b.n	800171e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	331b      	adds	r3, #27
 8001554:	011b      	lsls	r3, r3, #4
 8001556:	4413      	add	r3, r2
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0204 	and.w	r2, r3, #4
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d10c      	bne.n	8001584 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	331b      	adds	r3, #27
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	4413      	add	r3, r2
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	0d5b      	lsrs	r3, r3, #21
 800157a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	e00b      	b.n	800159c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	331b      	adds	r3, #27
 800158c:	011b      	lsls	r3, r3, #4
 800158e:	4413      	add	r3, r2
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	08db      	lsrs	r3, r3, #3
 8001594:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	331b      	adds	r3, #27
 80015a4:	011b      	lsls	r3, r3, #4
 80015a6:	4413      	add	r3, r2
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0202 	and.w	r2, r3, #2
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	331b      	adds	r3, #27
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	4413      	add	r3, r2
 80015be:	3304      	adds	r3, #4
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0308 	and.w	r3, r3, #8
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2208      	movs	r2, #8
 80015ce:	611a      	str	r2, [r3, #16]
 80015d0:	e00b      	b.n	80015ea <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	331b      	adds	r3, #27
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	4413      	add	r3, r2
 80015de:	3304      	adds	r3, #4
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 020f 	and.w	r2, r3, #15
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	331b      	adds	r3, #27
 80015f2:	011b      	lsls	r3, r3, #4
 80015f4:	4413      	add	r3, r2
 80015f6:	3304      	adds	r3, #4
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	0a1b      	lsrs	r3, r3, #8
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	331b      	adds	r3, #27
 800160a:	011b      	lsls	r3, r3, #4
 800160c:	4413      	add	r3, r2
 800160e:	3304      	adds	r3, #4
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	0c1b      	lsrs	r3, r3, #16
 8001614:	b29a      	uxth	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	011b      	lsls	r3, r3, #4
 8001622:	4413      	add	r3, r2
 8001624:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	b2da      	uxtb	r2, r3
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	4413      	add	r3, r2
 800163a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	0a1a      	lsrs	r2, r3, #8
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	3301      	adds	r3, #1
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	4413      	add	r3, r2
 8001654:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	0c1a      	lsrs	r2, r3, #16
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	3302      	adds	r3, #2
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	011b      	lsls	r3, r3, #4
 800166c:	4413      	add	r3, r2
 800166e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	0e1a      	lsrs	r2, r3, #24
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	3303      	adds	r3, #3
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	011b      	lsls	r3, r3, #4
 8001686:	4413      	add	r3, r2
 8001688:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	3304      	adds	r3, #4
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	4413      	add	r3, r2
 80016a0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	0a1a      	lsrs	r2, r3, #8
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	3305      	adds	r3, #5
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	011b      	lsls	r3, r3, #4
 80016b8:	4413      	add	r3, r2
 80016ba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	0c1a      	lsrs	r2, r3, #16
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	3306      	adds	r3, #6
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	4413      	add	r3, r2
 80016d4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	0e1a      	lsrs	r2, r3, #24
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	3307      	adds	r3, #7
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d108      	bne.n	80016fc <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	68da      	ldr	r2, [r3, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f042 0220 	orr.w	r2, r2, #32
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	e007      	b.n	800170c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	691a      	ldr	r2, [r3, #16]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f042 0220 	orr.w	r2, r2, #32
 800170a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800170c:	2300      	movs	r3, #0
 800170e:	e006      	b.n	800171e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001714:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
  }
}
 800171e:	4618      	mov	r0, r3
 8001720:	371c      	adds	r7, #28
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001738:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800173a:	7bfb      	ldrb	r3, [r7, #15]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d002      	beq.n	8001746 <HAL_CAN_ActivateNotification+0x1e>
 8001740:	7bfb      	ldrb	r3, [r7, #15]
 8001742:	2b02      	cmp	r3, #2
 8001744:	d109      	bne.n	800175a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6959      	ldr	r1, [r3, #20]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	430a      	orrs	r2, r1
 8001754:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	e006      	b.n	8001768 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
  }
}
 8001768:	4618      	mov	r0, r3
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr

08001772 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b08a      	sub	sp, #40	; 0x28
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800177a:	2300      	movs	r3, #0
 800177c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	695b      	ldr	r3, [r3, #20]
 8001784:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80017ae:	6a3b      	ldr	r3, [r7, #32]
 80017b0:	f003 0301 	and.w	r3, r3, #1
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d07c      	beq.n	80018b2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d023      	beq.n	800180a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2201      	movs	r2, #1
 80017c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f000 f983 	bl	8001ae0 <HAL_CAN_TxMailbox0CompleteCallback>
 80017da:	e016      	b.n	800180a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	f003 0304 	and.w	r3, r3, #4
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d004      	beq.n	80017f0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80017e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
 80017ee:	e00c      	b.n	800180a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d004      	beq.n	8001804 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80017fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
 8001802:	e002      	b.n	800180a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f986 	bl	8001b16 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001810:	2b00      	cmp	r3, #0
 8001812:	d024      	beq.n	800185e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f44f 7280 	mov.w	r2, #256	; 0x100
 800181c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001824:	2b00      	cmp	r3, #0
 8001826:	d003      	beq.n	8001830 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f000 f962 	bl	8001af2 <HAL_CAN_TxMailbox1CompleteCallback>
 800182e:	e016      	b.n	800185e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001836:	2b00      	cmp	r3, #0
 8001838:	d004      	beq.n	8001844 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800183a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
 8001842:	e00c      	b.n	800185e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800184a:	2b00      	cmp	r3, #0
 800184c:	d004      	beq.n	8001858 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800184e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001850:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
 8001856:	e002      	b.n	800185e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f000 f965 	bl	8001b28 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d024      	beq.n	80018b2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001870:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d003      	beq.n	8001884 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 f941 	bl	8001b04 <HAL_CAN_TxMailbox2CompleteCallback>
 8001882:	e016      	b.n	80018b2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d004      	beq.n	8001898 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
 8001896:	e00c      	b.n	80018b2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d004      	beq.n	80018ac <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80018a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
 80018aa:	e002      	b.n	80018b2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f000 f944 	bl	8001b3a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80018b2:	6a3b      	ldr	r3, [r7, #32]
 80018b4:	f003 0308 	and.w	r3, r3, #8
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00c      	beq.n	80018d6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f003 0310 	and.w	r3, r3, #16
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d007      	beq.n	80018d6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2210      	movs	r2, #16
 80018d4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80018d6:	6a3b      	ldr	r3, [r7, #32]
 80018d8:	f003 0304 	and.w	r3, r3, #4
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d00b      	beq.n	80018f8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	f003 0308 	and.w	r3, r3, #8
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d006      	beq.n	80018f8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2208      	movs	r2, #8
 80018f0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f000 f92a 	bl	8001b4c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80018f8:	6a3b      	ldr	r3, [r7, #32]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d009      	beq.n	8001916 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f003 0303 	and.w	r3, r3, #3
 800190c:	2b00      	cmp	r3, #0
 800190e:	d002      	beq.n	8001916 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7fe fe65 	bl	80005e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001916:	6a3b      	ldr	r3, [r7, #32]
 8001918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800191c:	2b00      	cmp	r3, #0
 800191e:	d00c      	beq.n	800193a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	f003 0310 	and.w	r3, r3, #16
 8001926:	2b00      	cmp	r3, #0
 8001928:	d007      	beq.n	800193a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800192a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001930:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2210      	movs	r2, #16
 8001938:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	f003 0320 	and.w	r3, r3, #32
 8001940:	2b00      	cmp	r3, #0
 8001942:	d00b      	beq.n	800195c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	f003 0308 	and.w	r3, r3, #8
 800194a:	2b00      	cmp	r3, #0
 800194c:	d006      	beq.n	800195c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2208      	movs	r2, #8
 8001954:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f90a 	bl	8001b70 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800195c:	6a3b      	ldr	r3, [r7, #32]
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	2b00      	cmp	r3, #0
 8001964:	d009      	beq.n	800197a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b00      	cmp	r3, #0
 8001972:	d002      	beq.n	800197a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 f8f2 	bl	8001b5e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800197a:	6a3b      	ldr	r3, [r7, #32]
 800197c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d00b      	beq.n	800199c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f003 0310 	and.w	r3, r3, #16
 800198a:	2b00      	cmp	r3, #0
 800198c:	d006      	beq.n	800199c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2210      	movs	r2, #16
 8001994:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 f8f3 	bl	8001b82 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800199c:	6a3b      	ldr	r3, [r7, #32]
 800199e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d00b      	beq.n	80019be <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	f003 0308 	and.w	r3, r3, #8
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d006      	beq.n	80019be <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2208      	movs	r2, #8
 80019b6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 f8eb 	bl	8001b94 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80019be:	6a3b      	ldr	r3, [r7, #32]
 80019c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d07b      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f003 0304 	and.w	r3, r3, #4
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d072      	beq.n	8001ab8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019d2:	6a3b      	ldr	r3, [r7, #32]
 80019d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d008      	beq.n	80019ee <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80019ee:	6a3b      	ldr	r3, [r7, #32]
 80019f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d008      	beq.n	8001a0a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a04:	f043 0302 	orr.w	r3, r3, #2
 8001a08:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a0a:	6a3b      	ldr	r3, [r7, #32]
 8001a0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d003      	beq.n	8001a26 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	f043 0304 	orr.w	r3, r3, #4
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d043      	beq.n	8001ab8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d03e      	beq.n	8001ab8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001a40:	2b60      	cmp	r3, #96	; 0x60
 8001a42:	d02b      	beq.n	8001a9c <HAL_CAN_IRQHandler+0x32a>
 8001a44:	2b60      	cmp	r3, #96	; 0x60
 8001a46:	d82e      	bhi.n	8001aa6 <HAL_CAN_IRQHandler+0x334>
 8001a48:	2b50      	cmp	r3, #80	; 0x50
 8001a4a:	d022      	beq.n	8001a92 <HAL_CAN_IRQHandler+0x320>
 8001a4c:	2b50      	cmp	r3, #80	; 0x50
 8001a4e:	d82a      	bhi.n	8001aa6 <HAL_CAN_IRQHandler+0x334>
 8001a50:	2b40      	cmp	r3, #64	; 0x40
 8001a52:	d019      	beq.n	8001a88 <HAL_CAN_IRQHandler+0x316>
 8001a54:	2b40      	cmp	r3, #64	; 0x40
 8001a56:	d826      	bhi.n	8001aa6 <HAL_CAN_IRQHandler+0x334>
 8001a58:	2b30      	cmp	r3, #48	; 0x30
 8001a5a:	d010      	beq.n	8001a7e <HAL_CAN_IRQHandler+0x30c>
 8001a5c:	2b30      	cmp	r3, #48	; 0x30
 8001a5e:	d822      	bhi.n	8001aa6 <HAL_CAN_IRQHandler+0x334>
 8001a60:	2b10      	cmp	r3, #16
 8001a62:	d002      	beq.n	8001a6a <HAL_CAN_IRQHandler+0x2f8>
 8001a64:	2b20      	cmp	r3, #32
 8001a66:	d005      	beq.n	8001a74 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001a68:	e01d      	b.n	8001aa6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	f043 0308 	orr.w	r3, r3, #8
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a72:	e019      	b.n	8001aa8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a76:	f043 0310 	orr.w	r3, r3, #16
 8001a7a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a7c:	e014      	b.n	8001aa8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a80:	f043 0320 	orr.w	r3, r3, #32
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a86:	e00f      	b.n	8001aa8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a90:	e00a      	b.n	8001aa8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a9a:	e005      	b.n	8001aa8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001aa4:	e000      	b.n	8001aa8 <HAL_CAN_IRQHandler+0x336>
            break;
 8001aa6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	699a      	ldr	r2, [r3, #24]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001ab6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2204      	movs	r2, #4
 8001abe:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d008      	beq.n	8001ad8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	431a      	orrs	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f867 	bl	8001ba6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001ad8:	bf00      	nop
 8001ada:	3728      	adds	r7, #40	; 0x28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr

08001b16 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001b1e:	bf00      	nop
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr

08001b28 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr

08001b3a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr

08001b4c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr

08001b5e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr

08001b82 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <__NVIC_SetPriorityGrouping+0x44>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bea:	4a04      	ldr	r2, [pc, #16]	; (8001bfc <__NVIC_SetPriorityGrouping+0x44>)
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	60d3      	str	r3, [r2, #12]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c04:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <__NVIC_GetPriorityGrouping+0x18>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	f003 0307 	and.w	r3, r3, #7
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	db0b      	blt.n	8001c46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	f003 021f 	and.w	r2, r3, #31
 8001c34:	4906      	ldr	r1, [pc, #24]	; (8001c50 <__NVIC_EnableIRQ+0x34>)
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	095b      	lsrs	r3, r3, #5
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr
 8001c50:	e000e100 	.word	0xe000e100

08001c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	6039      	str	r1, [r7, #0]
 8001c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	db0a      	blt.n	8001c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	490c      	ldr	r1, [pc, #48]	; (8001ca0 <__NVIC_SetPriority+0x4c>)
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	0112      	lsls	r2, r2, #4
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	440b      	add	r3, r1
 8001c78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c7c:	e00a      	b.n	8001c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	4908      	ldr	r1, [pc, #32]	; (8001ca4 <__NVIC_SetPriority+0x50>)
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	f003 030f 	and.w	r3, r3, #15
 8001c8a:	3b04      	subs	r3, #4
 8001c8c:	0112      	lsls	r2, r2, #4
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	440b      	add	r3, r1
 8001c92:	761a      	strb	r2, [r3, #24]
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000e100 	.word	0xe000e100
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b089      	sub	sp, #36	; 0x24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f1c3 0307 	rsb	r3, r3, #7
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	bf28      	it	cs
 8001cc6:	2304      	movcs	r3, #4
 8001cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3304      	adds	r3, #4
 8001cce:	2b06      	cmp	r3, #6
 8001cd0:	d902      	bls.n	8001cd8 <NVIC_EncodePriority+0x30>
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	3b03      	subs	r3, #3
 8001cd6:	e000      	b.n	8001cda <NVIC_EncodePriority+0x32>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	43da      	mvns	r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	401a      	ands	r2, r3
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfa:	43d9      	mvns	r1, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d00:	4313      	orrs	r3, r2
         );
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3724      	adds	r7, #36	; 0x24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr

08001d0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3b01      	subs	r3, #1
 8001d18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d1c:	d301      	bcc.n	8001d22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e00f      	b.n	8001d42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d22:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <SysTick_Config+0x40>)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d2a:	210f      	movs	r1, #15
 8001d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d30:	f7ff ff90 	bl	8001c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d34:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <SysTick_Config+0x40>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d3a:	4b04      	ldr	r3, [pc, #16]	; (8001d4c <SysTick_Config+0x40>)
 8001d3c:	2207      	movs	r2, #7
 8001d3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	e000e010 	.word	0xe000e010

08001d50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff ff2d 	bl	8001bb8 <__NVIC_SetPriorityGrouping>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b086      	sub	sp, #24
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	60b9      	str	r1, [r7, #8]
 8001d70:	607a      	str	r2, [r7, #4]
 8001d72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d78:	f7ff ff42 	bl	8001c00 <__NVIC_GetPriorityGrouping>
 8001d7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	6978      	ldr	r0, [r7, #20]
 8001d84:	f7ff ff90 	bl	8001ca8 <NVIC_EncodePriority>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d8e:	4611      	mov	r1, r2
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff5f 	bl	8001c54 <__NVIC_SetPriority>
}
 8001d96:	bf00      	nop
 8001d98:	3718      	adds	r7, #24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	4603      	mov	r3, r0
 8001da6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff35 	bl	8001c1c <__NVIC_EnableIRQ>
}
 8001db2:	bf00      	nop
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7ff ffa2 	bl	8001d0c <SysTick_Config>
 8001dc8:	4603      	mov	r3, r0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b08b      	sub	sp, #44	; 0x2c
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001de2:	2300      	movs	r3, #0
 8001de4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de6:	e169      	b.n	80020bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001de8:	2201      	movs	r2, #1
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	69fa      	ldr	r2, [r7, #28]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	f040 8158 	bne.w	80020b6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	4a9a      	ldr	r2, [pc, #616]	; (8002074 <HAL_GPIO_Init+0x2a0>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d05e      	beq.n	8001ece <HAL_GPIO_Init+0xfa>
 8001e10:	4a98      	ldr	r2, [pc, #608]	; (8002074 <HAL_GPIO_Init+0x2a0>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d875      	bhi.n	8001f02 <HAL_GPIO_Init+0x12e>
 8001e16:	4a98      	ldr	r2, [pc, #608]	; (8002078 <HAL_GPIO_Init+0x2a4>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d058      	beq.n	8001ece <HAL_GPIO_Init+0xfa>
 8001e1c:	4a96      	ldr	r2, [pc, #600]	; (8002078 <HAL_GPIO_Init+0x2a4>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d86f      	bhi.n	8001f02 <HAL_GPIO_Init+0x12e>
 8001e22:	4a96      	ldr	r2, [pc, #600]	; (800207c <HAL_GPIO_Init+0x2a8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d052      	beq.n	8001ece <HAL_GPIO_Init+0xfa>
 8001e28:	4a94      	ldr	r2, [pc, #592]	; (800207c <HAL_GPIO_Init+0x2a8>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d869      	bhi.n	8001f02 <HAL_GPIO_Init+0x12e>
 8001e2e:	4a94      	ldr	r2, [pc, #592]	; (8002080 <HAL_GPIO_Init+0x2ac>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d04c      	beq.n	8001ece <HAL_GPIO_Init+0xfa>
 8001e34:	4a92      	ldr	r2, [pc, #584]	; (8002080 <HAL_GPIO_Init+0x2ac>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d863      	bhi.n	8001f02 <HAL_GPIO_Init+0x12e>
 8001e3a:	4a92      	ldr	r2, [pc, #584]	; (8002084 <HAL_GPIO_Init+0x2b0>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d046      	beq.n	8001ece <HAL_GPIO_Init+0xfa>
 8001e40:	4a90      	ldr	r2, [pc, #576]	; (8002084 <HAL_GPIO_Init+0x2b0>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d85d      	bhi.n	8001f02 <HAL_GPIO_Init+0x12e>
 8001e46:	2b12      	cmp	r3, #18
 8001e48:	d82a      	bhi.n	8001ea0 <HAL_GPIO_Init+0xcc>
 8001e4a:	2b12      	cmp	r3, #18
 8001e4c:	d859      	bhi.n	8001f02 <HAL_GPIO_Init+0x12e>
 8001e4e:	a201      	add	r2, pc, #4	; (adr r2, 8001e54 <HAL_GPIO_Init+0x80>)
 8001e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e54:	08001ecf 	.word	0x08001ecf
 8001e58:	08001ea9 	.word	0x08001ea9
 8001e5c:	08001ebb 	.word	0x08001ebb
 8001e60:	08001efd 	.word	0x08001efd
 8001e64:	08001f03 	.word	0x08001f03
 8001e68:	08001f03 	.word	0x08001f03
 8001e6c:	08001f03 	.word	0x08001f03
 8001e70:	08001f03 	.word	0x08001f03
 8001e74:	08001f03 	.word	0x08001f03
 8001e78:	08001f03 	.word	0x08001f03
 8001e7c:	08001f03 	.word	0x08001f03
 8001e80:	08001f03 	.word	0x08001f03
 8001e84:	08001f03 	.word	0x08001f03
 8001e88:	08001f03 	.word	0x08001f03
 8001e8c:	08001f03 	.word	0x08001f03
 8001e90:	08001f03 	.word	0x08001f03
 8001e94:	08001f03 	.word	0x08001f03
 8001e98:	08001eb1 	.word	0x08001eb1
 8001e9c:	08001ec5 	.word	0x08001ec5
 8001ea0:	4a79      	ldr	r2, [pc, #484]	; (8002088 <HAL_GPIO_Init+0x2b4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d013      	beq.n	8001ece <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ea6:	e02c      	b.n	8001f02 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	623b      	str	r3, [r7, #32]
          break;
 8001eae:	e029      	b.n	8001f04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	623b      	str	r3, [r7, #32]
          break;
 8001eb8:	e024      	b.n	8001f04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	3308      	adds	r3, #8
 8001ec0:	623b      	str	r3, [r7, #32]
          break;
 8001ec2:	e01f      	b.n	8001f04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	330c      	adds	r3, #12
 8001eca:	623b      	str	r3, [r7, #32]
          break;
 8001ecc:	e01a      	b.n	8001f04 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d102      	bne.n	8001edc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	623b      	str	r3, [r7, #32]
          break;
 8001eda:	e013      	b.n	8001f04 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d105      	bne.n	8001ef0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee4:	2308      	movs	r3, #8
 8001ee6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69fa      	ldr	r2, [r7, #28]
 8001eec:	611a      	str	r2, [r3, #16]
          break;
 8001eee:	e009      	b.n	8001f04 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ef0:	2308      	movs	r3, #8
 8001ef2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	615a      	str	r2, [r3, #20]
          break;
 8001efa:	e003      	b.n	8001f04 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001efc:	2300      	movs	r3, #0
 8001efe:	623b      	str	r3, [r7, #32]
          break;
 8001f00:	e000      	b.n	8001f04 <HAL_GPIO_Init+0x130>
          break;
 8001f02:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	2bff      	cmp	r3, #255	; 0xff
 8001f08:	d801      	bhi.n	8001f0e <HAL_GPIO_Init+0x13a>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	e001      	b.n	8001f12 <HAL_GPIO_Init+0x13e>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3304      	adds	r3, #4
 8001f12:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	2bff      	cmp	r3, #255	; 0xff
 8001f18:	d802      	bhi.n	8001f20 <HAL_GPIO_Init+0x14c>
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	e002      	b.n	8001f26 <HAL_GPIO_Init+0x152>
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	3b08      	subs	r3, #8
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	210f      	movs	r1, #15
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	fa01 f303 	lsl.w	r3, r1, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	401a      	ands	r2, r3
 8001f38:	6a39      	ldr	r1, [r7, #32]
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f40:	431a      	orrs	r2, r3
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f000 80b1 	beq.w	80020b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f54:	4b4d      	ldr	r3, [pc, #308]	; (800208c <HAL_GPIO_Init+0x2b8>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	4a4c      	ldr	r2, [pc, #304]	; (800208c <HAL_GPIO_Init+0x2b8>)
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	6193      	str	r3, [r2, #24]
 8001f60:	4b4a      	ldr	r3, [pc, #296]	; (800208c <HAL_GPIO_Init+0x2b8>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f6c:	4a48      	ldr	r2, [pc, #288]	; (8002090 <HAL_GPIO_Init+0x2bc>)
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f70:	089b      	lsrs	r3, r3, #2
 8001f72:	3302      	adds	r3, #2
 8001f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f78:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7c:	f003 0303 	and.w	r3, r3, #3
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	220f      	movs	r2, #15
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a40      	ldr	r2, [pc, #256]	; (8002094 <HAL_GPIO_Init+0x2c0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d013      	beq.n	8001fc0 <HAL_GPIO_Init+0x1ec>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a3f      	ldr	r2, [pc, #252]	; (8002098 <HAL_GPIO_Init+0x2c4>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d00d      	beq.n	8001fbc <HAL_GPIO_Init+0x1e8>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a3e      	ldr	r2, [pc, #248]	; (800209c <HAL_GPIO_Init+0x2c8>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d007      	beq.n	8001fb8 <HAL_GPIO_Init+0x1e4>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a3d      	ldr	r2, [pc, #244]	; (80020a0 <HAL_GPIO_Init+0x2cc>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d101      	bne.n	8001fb4 <HAL_GPIO_Init+0x1e0>
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e006      	b.n	8001fc2 <HAL_GPIO_Init+0x1ee>
 8001fb4:	2304      	movs	r3, #4
 8001fb6:	e004      	b.n	8001fc2 <HAL_GPIO_Init+0x1ee>
 8001fb8:	2302      	movs	r3, #2
 8001fba:	e002      	b.n	8001fc2 <HAL_GPIO_Init+0x1ee>
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e000      	b.n	8001fc2 <HAL_GPIO_Init+0x1ee>
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fc4:	f002 0203 	and.w	r2, r2, #3
 8001fc8:	0092      	lsls	r2, r2, #2
 8001fca:	4093      	lsls	r3, r2
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fd2:	492f      	ldr	r1, [pc, #188]	; (8002090 <HAL_GPIO_Init+0x2bc>)
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd6:	089b      	lsrs	r3, r3, #2
 8001fd8:	3302      	adds	r3, #2
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d006      	beq.n	8001ffa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fec:	4b2d      	ldr	r3, [pc, #180]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	492c      	ldr	r1, [pc, #176]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	608b      	str	r3, [r1, #8]
 8001ff8:	e006      	b.n	8002008 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ffa:	4b2a      	ldr	r3, [pc, #168]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8001ffc:	689a      	ldr	r2, [r3, #8]
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	43db      	mvns	r3, r3
 8002002:	4928      	ldr	r1, [pc, #160]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8002004:	4013      	ands	r3, r2
 8002006:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d006      	beq.n	8002022 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002014:	4b23      	ldr	r3, [pc, #140]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8002016:	68da      	ldr	r2, [r3, #12]
 8002018:	4922      	ldr	r1, [pc, #136]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	4313      	orrs	r3, r2
 800201e:	60cb      	str	r3, [r1, #12]
 8002020:	e006      	b.n	8002030 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002022:	4b20      	ldr	r3, [pc, #128]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	43db      	mvns	r3, r3
 800202a:	491e      	ldr	r1, [pc, #120]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 800202c:	4013      	ands	r3, r2
 800202e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d006      	beq.n	800204a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800203c:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	4918      	ldr	r1, [pc, #96]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	4313      	orrs	r3, r2
 8002046:	604b      	str	r3, [r1, #4]
 8002048:	e006      	b.n	8002058 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800204a:	4b16      	ldr	r3, [pc, #88]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	43db      	mvns	r3, r3
 8002052:	4914      	ldr	r1, [pc, #80]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8002054:	4013      	ands	r3, r2
 8002056:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d021      	beq.n	80020a8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002064:	4b0f      	ldr	r3, [pc, #60]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	490e      	ldr	r1, [pc, #56]	; (80020a4 <HAL_GPIO_Init+0x2d0>)
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	4313      	orrs	r3, r2
 800206e:	600b      	str	r3, [r1, #0]
 8002070:	e021      	b.n	80020b6 <HAL_GPIO_Init+0x2e2>
 8002072:	bf00      	nop
 8002074:	10320000 	.word	0x10320000
 8002078:	10310000 	.word	0x10310000
 800207c:	10220000 	.word	0x10220000
 8002080:	10210000 	.word	0x10210000
 8002084:	10120000 	.word	0x10120000
 8002088:	10110000 	.word	0x10110000
 800208c:	40021000 	.word	0x40021000
 8002090:	40010000 	.word	0x40010000
 8002094:	40010800 	.word	0x40010800
 8002098:	40010c00 	.word	0x40010c00
 800209c:	40011000 	.word	0x40011000
 80020a0:	40011400 	.word	0x40011400
 80020a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020a8:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <HAL_GPIO_Init+0x304>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	43db      	mvns	r3, r3
 80020b0:	4909      	ldr	r1, [pc, #36]	; (80020d8 <HAL_GPIO_Init+0x304>)
 80020b2:	4013      	ands	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	3301      	adds	r3, #1
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c2:	fa22 f303 	lsr.w	r3, r2, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f47f ae8e 	bne.w	8001de8 <HAL_GPIO_Init+0x14>
  }
}
 80020cc:	bf00      	nop
 80020ce:	bf00      	nop
 80020d0:	372c      	adds	r7, #44	; 0x2c
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	40010400 	.word	0x40010400

080020dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	460b      	mov	r3, r1
 80020e6:	807b      	strh	r3, [r7, #2]
 80020e8:	4613      	mov	r3, r2
 80020ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020ec:	787b      	ldrb	r3, [r7, #1]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020f2:	887a      	ldrh	r2, [r7, #2]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020f8:	e003      	b.n	8002102 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020fa:	887b      	ldrh	r3, [r7, #2]
 80020fc:	041a      	lsls	r2, r3, #16
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	611a      	str	r2, [r3, #16]
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	460b      	mov	r3, r1
 8002116:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800211e:	887a      	ldrh	r2, [r7, #2]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4013      	ands	r3, r2
 8002124:	041a      	lsls	r2, r3, #16
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	43d9      	mvns	r1, r3
 800212a:	887b      	ldrh	r3, [r7, #2]
 800212c:	400b      	ands	r3, r1
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	611a      	str	r2, [r3, #16]
}
 8002134:	bf00      	nop
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
	...

08002140 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e272      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 8087 	beq.w	800226e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002160:	4b92      	ldr	r3, [pc, #584]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f003 030c 	and.w	r3, r3, #12
 8002168:	2b04      	cmp	r3, #4
 800216a:	d00c      	beq.n	8002186 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800216c:	4b8f      	ldr	r3, [pc, #572]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 030c 	and.w	r3, r3, #12
 8002174:	2b08      	cmp	r3, #8
 8002176:	d112      	bne.n	800219e <HAL_RCC_OscConfig+0x5e>
 8002178:	4b8c      	ldr	r3, [pc, #560]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002184:	d10b      	bne.n	800219e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002186:	4b89      	ldr	r3, [pc, #548]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d06c      	beq.n	800226c <HAL_RCC_OscConfig+0x12c>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d168      	bne.n	800226c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e24c      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021a6:	d106      	bne.n	80021b6 <HAL_RCC_OscConfig+0x76>
 80021a8:	4b80      	ldr	r3, [pc, #512]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a7f      	ldr	r2, [pc, #508]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b2:	6013      	str	r3, [r2, #0]
 80021b4:	e02e      	b.n	8002214 <HAL_RCC_OscConfig+0xd4>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d10c      	bne.n	80021d8 <HAL_RCC_OscConfig+0x98>
 80021be:	4b7b      	ldr	r3, [pc, #492]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a7a      	ldr	r2, [pc, #488]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	4b78      	ldr	r3, [pc, #480]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a77      	ldr	r2, [pc, #476]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e01d      	b.n	8002214 <HAL_RCC_OscConfig+0xd4>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021e0:	d10c      	bne.n	80021fc <HAL_RCC_OscConfig+0xbc>
 80021e2:	4b72      	ldr	r3, [pc, #456]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a71      	ldr	r2, [pc, #452]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	4b6f      	ldr	r3, [pc, #444]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a6e      	ldr	r2, [pc, #440]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f8:	6013      	str	r3, [r2, #0]
 80021fa:	e00b      	b.n	8002214 <HAL_RCC_OscConfig+0xd4>
 80021fc:	4b6b      	ldr	r3, [pc, #428]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a6a      	ldr	r2, [pc, #424]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002206:	6013      	str	r3, [r2, #0]
 8002208:	4b68      	ldr	r3, [pc, #416]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a67      	ldr	r2, [pc, #412]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 800220e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002212:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d013      	beq.n	8002244 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221c:	f7fe fe2a 	bl	8000e74 <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002224:	f7fe fe26 	bl	8000e74 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b64      	cmp	r3, #100	; 0x64
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e200      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002236:	4b5d      	ldr	r3, [pc, #372]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d0f0      	beq.n	8002224 <HAL_RCC_OscConfig+0xe4>
 8002242:	e014      	b.n	800226e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002244:	f7fe fe16 	bl	8000e74 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800224c:	f7fe fe12 	bl	8000e74 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b64      	cmp	r3, #100	; 0x64
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e1ec      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225e:	4b53      	ldr	r3, [pc, #332]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1f0      	bne.n	800224c <HAL_RCC_OscConfig+0x10c>
 800226a:	e000      	b.n	800226e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800226c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d063      	beq.n	8002342 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800227a:	4b4c      	ldr	r3, [pc, #304]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00b      	beq.n	800229e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002286:	4b49      	ldr	r3, [pc, #292]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 030c 	and.w	r3, r3, #12
 800228e:	2b08      	cmp	r3, #8
 8002290:	d11c      	bne.n	80022cc <HAL_RCC_OscConfig+0x18c>
 8002292:	4b46      	ldr	r3, [pc, #280]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d116      	bne.n	80022cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800229e:	4b43      	ldr	r3, [pc, #268]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d005      	beq.n	80022b6 <HAL_RCC_OscConfig+0x176>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d001      	beq.n	80022b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e1c0      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b6:	4b3d      	ldr	r3, [pc, #244]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	4939      	ldr	r1, [pc, #228]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ca:	e03a      	b.n	8002342 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d020      	beq.n	8002316 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022d4:	4b36      	ldr	r3, [pc, #216]	; (80023b0 <HAL_RCC_OscConfig+0x270>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022da:	f7fe fdcb 	bl	8000e74 <HAL_GetTick>
 80022de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e0:	e008      	b.n	80022f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e2:	f7fe fdc7 	bl	8000e74 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e1a1      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f4:	4b2d      	ldr	r3, [pc, #180]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0302 	and.w	r3, r3, #2
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d0f0      	beq.n	80022e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002300:	4b2a      	ldr	r3, [pc, #168]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4927      	ldr	r1, [pc, #156]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002310:	4313      	orrs	r3, r2
 8002312:	600b      	str	r3, [r1, #0]
 8002314:	e015      	b.n	8002342 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002316:	4b26      	ldr	r3, [pc, #152]	; (80023b0 <HAL_RCC_OscConfig+0x270>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231c:	f7fe fdaa 	bl	8000e74 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002324:	f7fe fda6 	bl	8000e74 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e180      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002336:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f0      	bne.n	8002324 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	2b00      	cmp	r3, #0
 800234c:	d03a      	beq.n	80023c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d019      	beq.n	800238a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002356:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <HAL_RCC_OscConfig+0x274>)
 8002358:	2201      	movs	r2, #1
 800235a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800235c:	f7fe fd8a 	bl	8000e74 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002364:	f7fe fd86 	bl	8000e74 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e160      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <HAL_RCC_OscConfig+0x26c>)
 8002378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0f0      	beq.n	8002364 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002382:	2001      	movs	r0, #1
 8002384:	f000 face 	bl	8002924 <RCC_Delay>
 8002388:	e01c      	b.n	80023c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800238a:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <HAL_RCC_OscConfig+0x274>)
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002390:	f7fe fd70 	bl	8000e74 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002396:	e00f      	b.n	80023b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002398:	f7fe fd6c 	bl	8000e74 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d908      	bls.n	80023b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e146      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
 80023aa:	bf00      	nop
 80023ac:	40021000 	.word	0x40021000
 80023b0:	42420000 	.word	0x42420000
 80023b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b8:	4b92      	ldr	r3, [pc, #584]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1e9      	bne.n	8002398 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f000 80a6 	beq.w	800251e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023d2:	2300      	movs	r3, #0
 80023d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023d6:	4b8b      	ldr	r3, [pc, #556]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10d      	bne.n	80023fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e2:	4b88      	ldr	r3, [pc, #544]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	4a87      	ldr	r2, [pc, #540]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80023e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ec:	61d3      	str	r3, [r2, #28]
 80023ee:	4b85      	ldr	r3, [pc, #532]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f6:	60bb      	str	r3, [r7, #8]
 80023f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023fa:	2301      	movs	r3, #1
 80023fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023fe:	4b82      	ldr	r3, [pc, #520]	; (8002608 <HAL_RCC_OscConfig+0x4c8>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002406:	2b00      	cmp	r3, #0
 8002408:	d118      	bne.n	800243c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800240a:	4b7f      	ldr	r3, [pc, #508]	; (8002608 <HAL_RCC_OscConfig+0x4c8>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a7e      	ldr	r2, [pc, #504]	; (8002608 <HAL_RCC_OscConfig+0x4c8>)
 8002410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002416:	f7fe fd2d 	bl	8000e74 <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800241e:	f7fe fd29 	bl	8000e74 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b64      	cmp	r3, #100	; 0x64
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e103      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002430:	4b75      	ldr	r3, [pc, #468]	; (8002608 <HAL_RCC_OscConfig+0x4c8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0f0      	beq.n	800241e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d106      	bne.n	8002452 <HAL_RCC_OscConfig+0x312>
 8002444:	4b6f      	ldr	r3, [pc, #444]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	4a6e      	ldr	r2, [pc, #440]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800244a:	f043 0301 	orr.w	r3, r3, #1
 800244e:	6213      	str	r3, [r2, #32]
 8002450:	e02d      	b.n	80024ae <HAL_RCC_OscConfig+0x36e>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10c      	bne.n	8002474 <HAL_RCC_OscConfig+0x334>
 800245a:	4b6a      	ldr	r3, [pc, #424]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	4a69      	ldr	r2, [pc, #420]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002460:	f023 0301 	bic.w	r3, r3, #1
 8002464:	6213      	str	r3, [r2, #32]
 8002466:	4b67      	ldr	r3, [pc, #412]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	4a66      	ldr	r2, [pc, #408]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	f023 0304 	bic.w	r3, r3, #4
 8002470:	6213      	str	r3, [r2, #32]
 8002472:	e01c      	b.n	80024ae <HAL_RCC_OscConfig+0x36e>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	2b05      	cmp	r3, #5
 800247a:	d10c      	bne.n	8002496 <HAL_RCC_OscConfig+0x356>
 800247c:	4b61      	ldr	r3, [pc, #388]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	4a60      	ldr	r2, [pc, #384]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002482:	f043 0304 	orr.w	r3, r3, #4
 8002486:	6213      	str	r3, [r2, #32]
 8002488:	4b5e      	ldr	r3, [pc, #376]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	4a5d      	ldr	r2, [pc, #372]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	6213      	str	r3, [r2, #32]
 8002494:	e00b      	b.n	80024ae <HAL_RCC_OscConfig+0x36e>
 8002496:	4b5b      	ldr	r3, [pc, #364]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	4a5a      	ldr	r2, [pc, #360]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800249c:	f023 0301 	bic.w	r3, r3, #1
 80024a0:	6213      	str	r3, [r2, #32]
 80024a2:	4b58      	ldr	r3, [pc, #352]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	4a57      	ldr	r2, [pc, #348]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80024a8:	f023 0304 	bic.w	r3, r3, #4
 80024ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d015      	beq.n	80024e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b6:	f7fe fcdd 	bl	8000e74 <HAL_GetTick>
 80024ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024bc:	e00a      	b.n	80024d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024be:	f7fe fcd9 	bl	8000e74 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e0b1      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d4:	4b4b      	ldr	r3, [pc, #300]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0ee      	beq.n	80024be <HAL_RCC_OscConfig+0x37e>
 80024e0:	e014      	b.n	800250c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e2:	f7fe fcc7 	bl	8000e74 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e8:	e00a      	b.n	8002500 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ea:	f7fe fcc3 	bl	8000e74 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e09b      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002500:	4b40      	ldr	r3, [pc, #256]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1ee      	bne.n	80024ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800250c:	7dfb      	ldrb	r3, [r7, #23]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d105      	bne.n	800251e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002512:	4b3c      	ldr	r3, [pc, #240]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	4a3b      	ldr	r2, [pc, #236]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800251c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 8087 	beq.w	8002636 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002528:	4b36      	ldr	r3, [pc, #216]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 030c 	and.w	r3, r3, #12
 8002530:	2b08      	cmp	r3, #8
 8002532:	d061      	beq.n	80025f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	2b02      	cmp	r3, #2
 800253a:	d146      	bne.n	80025ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800253c:	4b33      	ldr	r3, [pc, #204]	; (800260c <HAL_RCC_OscConfig+0x4cc>)
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002542:	f7fe fc97 	bl	8000e74 <HAL_GetTick>
 8002546:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800254a:	f7fe fc93 	bl	8000e74 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e06d      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800255c:	4b29      	ldr	r3, [pc, #164]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1f0      	bne.n	800254a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002570:	d108      	bne.n	8002584 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002572:	4b24      	ldr	r3, [pc, #144]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	4921      	ldr	r1, [pc, #132]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002580:	4313      	orrs	r3, r2
 8002582:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002584:	4b1f      	ldr	r3, [pc, #124]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a19      	ldr	r1, [r3, #32]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002594:	430b      	orrs	r3, r1
 8002596:	491b      	ldr	r1, [pc, #108]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 8002598:	4313      	orrs	r3, r2
 800259a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800259c:	4b1b      	ldr	r3, [pc, #108]	; (800260c <HAL_RCC_OscConfig+0x4cc>)
 800259e:	2201      	movs	r2, #1
 80025a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a2:	f7fe fc67 	bl	8000e74 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025aa:	f7fe fc63 	bl	8000e74 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e03d      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025bc:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d0f0      	beq.n	80025aa <HAL_RCC_OscConfig+0x46a>
 80025c8:	e035      	b.n	8002636 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ca:	4b10      	ldr	r3, [pc, #64]	; (800260c <HAL_RCC_OscConfig+0x4cc>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d0:	f7fe fc50 	bl	8000e74 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d8:	f7fe fc4c 	bl	8000e74 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e026      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ea:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_RCC_OscConfig+0x4c4>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x498>
 80025f6:	e01e      	b.n	8002636 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d107      	bne.n	8002610 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e019      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
 8002604:	40021000 	.word	0x40021000
 8002608:	40007000 	.word	0x40007000
 800260c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002610:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_RCC_OscConfig+0x500>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	429a      	cmp	r2, r3
 8002622:	d106      	bne.n	8002632 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800262e:	429a      	cmp	r2, r3
 8002630:	d001      	beq.n	8002636 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40021000 	.word	0x40021000

08002644 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e0d0      	b.n	80027fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002658:	4b6a      	ldr	r3, [pc, #424]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0307 	and.w	r3, r3, #7
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	429a      	cmp	r2, r3
 8002664:	d910      	bls.n	8002688 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002666:	4b67      	ldr	r3, [pc, #412]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f023 0207 	bic.w	r2, r3, #7
 800266e:	4965      	ldr	r1, [pc, #404]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	4313      	orrs	r3, r2
 8002674:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002676:	4b63      	ldr	r3, [pc, #396]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	429a      	cmp	r2, r3
 8002682:	d001      	beq.n	8002688 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0b8      	b.n	80027fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d020      	beq.n	80026d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026a0:	4b59      	ldr	r3, [pc, #356]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	4a58      	ldr	r2, [pc, #352]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80026a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0308 	and.w	r3, r3, #8
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d005      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026b8:	4b53      	ldr	r3, [pc, #332]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	4a52      	ldr	r2, [pc, #328]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80026be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026c4:	4b50      	ldr	r3, [pc, #320]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	494d      	ldr	r1, [pc, #308]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d040      	beq.n	8002764 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d107      	bne.n	80026fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ea:	4b47      	ldr	r3, [pc, #284]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d115      	bne.n	8002722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e07f      	b.n	80027fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d107      	bne.n	8002712 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002702:	4b41      	ldr	r3, [pc, #260]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d109      	bne.n	8002722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e073      	b.n	80027fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002712:	4b3d      	ldr	r3, [pc, #244]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e06b      	b.n	80027fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002722:	4b39      	ldr	r3, [pc, #228]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f023 0203 	bic.w	r2, r3, #3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4936      	ldr	r1, [pc, #216]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 8002730:	4313      	orrs	r3, r2
 8002732:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002734:	f7fe fb9e 	bl	8000e74 <HAL_GetTick>
 8002738:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800273a:	e00a      	b.n	8002752 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800273c:	f7fe fb9a 	bl	8000e74 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	f241 3288 	movw	r2, #5000	; 0x1388
 800274a:	4293      	cmp	r3, r2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e053      	b.n	80027fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002752:	4b2d      	ldr	r3, [pc, #180]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f003 020c 	and.w	r2, r3, #12
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	429a      	cmp	r2, r3
 8002762:	d1eb      	bne.n	800273c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002764:	4b27      	ldr	r3, [pc, #156]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	429a      	cmp	r2, r3
 8002770:	d210      	bcs.n	8002794 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002772:	4b24      	ldr	r3, [pc, #144]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 0207 	bic.w	r2, r3, #7
 800277a:	4922      	ldr	r1, [pc, #136]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	4b20      	ldr	r3, [pc, #128]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d001      	beq.n	8002794 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e032      	b.n	80027fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	d008      	beq.n	80027b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027a0:	4b19      	ldr	r3, [pc, #100]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	4916      	ldr	r1, [pc, #88]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d009      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027be:	4b12      	ldr	r3, [pc, #72]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	490e      	ldr	r1, [pc, #56]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027d2:	f000 f821 	bl	8002818 <HAL_RCC_GetSysClockFreq>
 80027d6:	4602      	mov	r2, r0
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	091b      	lsrs	r3, r3, #4
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	490a      	ldr	r1, [pc, #40]	; (800280c <HAL_RCC_ClockConfig+0x1c8>)
 80027e4:	5ccb      	ldrb	r3, [r1, r3]
 80027e6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ea:	4a09      	ldr	r2, [pc, #36]	; (8002810 <HAL_RCC_ClockConfig+0x1cc>)
 80027ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <HAL_RCC_ClockConfig+0x1d0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fe fafc 	bl	8000df0 <HAL_InitTick>

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40022000 	.word	0x40022000
 8002808:	40021000 	.word	0x40021000
 800280c:	08004bf8 	.word	0x08004bf8
 8002810:	20000000 	.word	0x20000000
 8002814:	20000004 	.word	0x20000004

08002818 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002818:	b480      	push	{r7}
 800281a:	b087      	sub	sp, #28
 800281c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800281e:	2300      	movs	r3, #0
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	2300      	movs	r3, #0
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	2300      	movs	r3, #0
 800282c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800282e:	2300      	movs	r3, #0
 8002830:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002832:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f003 030c 	and.w	r3, r3, #12
 800283e:	2b04      	cmp	r3, #4
 8002840:	d002      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x30>
 8002842:	2b08      	cmp	r3, #8
 8002844:	d003      	beq.n	800284e <HAL_RCC_GetSysClockFreq+0x36>
 8002846:	e027      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002848:	4b19      	ldr	r3, [pc, #100]	; (80028b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800284a:	613b      	str	r3, [r7, #16]
      break;
 800284c:	e027      	b.n	800289e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	0c9b      	lsrs	r3, r3, #18
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	4a17      	ldr	r2, [pc, #92]	; (80028b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002858:	5cd3      	ldrb	r3, [r2, r3]
 800285a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d010      	beq.n	8002888 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002866:	4b11      	ldr	r3, [pc, #68]	; (80028ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	0c5b      	lsrs	r3, r3, #17
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	4a11      	ldr	r2, [pc, #68]	; (80028b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002872:	5cd3      	ldrb	r3, [r2, r3]
 8002874:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a0d      	ldr	r2, [pc, #52]	; (80028b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800287a:	fb03 f202 	mul.w	r2, r3, r2
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	fbb2 f3f3 	udiv	r3, r2, r3
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	e004      	b.n	8002892 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a0c      	ldr	r2, [pc, #48]	; (80028bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800288c:	fb02 f303 	mul.w	r3, r2, r3
 8002890:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	613b      	str	r3, [r7, #16]
      break;
 8002896:	e002      	b.n	800289e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800289a:	613b      	str	r3, [r7, #16]
      break;
 800289c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800289e:	693b      	ldr	r3, [r7, #16]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	371c      	adds	r7, #28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40021000 	.word	0x40021000
 80028b0:	007a1200 	.word	0x007a1200
 80028b4:	08004c10 	.word	0x08004c10
 80028b8:	08004c20 	.word	0x08004c20
 80028bc:	003d0900 	.word	0x003d0900

080028c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028c4:	4b02      	ldr	r3, [pc, #8]	; (80028d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80028c6:	681b      	ldr	r3, [r3, #0]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr
 80028d0:	20000000 	.word	0x20000000

080028d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028d8:	f7ff fff2 	bl	80028c0 <HAL_RCC_GetHCLKFreq>
 80028dc:	4602      	mov	r2, r0
 80028de:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	0a1b      	lsrs	r3, r3, #8
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	4903      	ldr	r1, [pc, #12]	; (80028f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028ea:	5ccb      	ldrb	r3, [r1, r3]
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40021000 	.word	0x40021000
 80028f8:	08004c08 	.word	0x08004c08

080028fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002900:	f7ff ffde 	bl	80028c0 <HAL_RCC_GetHCLKFreq>
 8002904:	4602      	mov	r2, r0
 8002906:	4b05      	ldr	r3, [pc, #20]	; (800291c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	0adb      	lsrs	r3, r3, #11
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	4903      	ldr	r1, [pc, #12]	; (8002920 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002912:	5ccb      	ldrb	r3, [r1, r3]
 8002914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002918:	4618      	mov	r0, r3
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40021000 	.word	0x40021000
 8002920:	08004c08 	.word	0x08004c08

08002924 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800292c:	4b0a      	ldr	r3, [pc, #40]	; (8002958 <RCC_Delay+0x34>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a0a      	ldr	r2, [pc, #40]	; (800295c <RCC_Delay+0x38>)
 8002932:	fba2 2303 	umull	r2, r3, r2, r3
 8002936:	0a5b      	lsrs	r3, r3, #9
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	fb02 f303 	mul.w	r3, r2, r3
 800293e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002940:	bf00      	nop
  }
  while (Delay --);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	1e5a      	subs	r2, r3, #1
 8002946:	60fa      	str	r2, [r7, #12]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1f9      	bne.n	8002940 <RCC_Delay+0x1c>
}
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	20000000 	.word	0x20000000
 800295c:	10624dd3 	.word	0x10624dd3

08002960 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e042      	b.n	80029f8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d106      	bne.n	800298c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7fd fee0 	bl	800074c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2224      	movs	r2, #36	; 0x24
 8002990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f91d 	bl	8002be4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	691a      	ldr	r2, [r3, #16]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	695a      	ldr	r2, [r3, #20]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2220      	movs	r2, #32
 80029ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08a      	sub	sp, #40	; 0x28
 8002a04:	af02      	add	r7, sp, #8
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b20      	cmp	r3, #32
 8002a1e:	d16d      	bne.n	8002afc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d002      	beq.n	8002a2c <HAL_UART_Transmit+0x2c>
 8002a26:	88fb      	ldrh	r3, [r7, #6]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d101      	bne.n	8002a30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e066      	b.n	8002afe <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2221      	movs	r2, #33	; 0x21
 8002a3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a3e:	f7fe fa19 	bl	8000e74 <HAL_GetTick>
 8002a42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	88fa      	ldrh	r2, [r7, #6]
 8002a48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	88fa      	ldrh	r2, [r7, #6]
 8002a4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a58:	d108      	bne.n	8002a6c <HAL_UART_Transmit+0x6c>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d104      	bne.n	8002a6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	61bb      	str	r3, [r7, #24]
 8002a6a:	e003      	b.n	8002a74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a70:	2300      	movs	r3, #0
 8002a72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a74:	e02a      	b.n	8002acc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2180      	movs	r1, #128	; 0x80
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f000 f840 	bl	8002b06 <UART_WaitOnFlagUntilTimeout>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e036      	b.n	8002afe <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10b      	bne.n	8002aae <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	881b      	ldrh	r3, [r3, #0]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002aa4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	3302      	adds	r3, #2
 8002aaa:	61bb      	str	r3, [r7, #24]
 8002aac:	e007      	b.n	8002abe <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	781a      	ldrb	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	3301      	adds	r3, #1
 8002abc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1cf      	bne.n	8002a76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	2200      	movs	r2, #0
 8002ade:	2140      	movs	r1, #64	; 0x40
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 f810 	bl	8002b06 <UART_WaitOnFlagUntilTimeout>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e006      	b.n	8002afe <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e000      	b.n	8002afe <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002afc:	2302      	movs	r3, #2
  }
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3720      	adds	r7, #32
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b090      	sub	sp, #64	; 0x40
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	603b      	str	r3, [r7, #0]
 8002b12:	4613      	mov	r3, r2
 8002b14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b16:	e050      	b.n	8002bba <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1e:	d04c      	beq.n	8002bba <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d007      	beq.n	8002b36 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b26:	f7fe f9a5 	bl	8000e74 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d241      	bcs.n	8002bba <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	330c      	adds	r3, #12
 8002b3c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b40:	e853 3f00 	ldrex	r3, [r3]
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b48:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	330c      	adds	r3, #12
 8002b54:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b56:	637a      	str	r2, [r7, #52]	; 0x34
 8002b58:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b5e:	e841 2300 	strex	r3, r2, [r1]
 8002b62:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1e5      	bne.n	8002b36 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	3314      	adds	r3, #20
 8002b70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	e853 3f00 	ldrex	r3, [r3]
 8002b78:	613b      	str	r3, [r7, #16]
   return(result);
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	f023 0301 	bic.w	r3, r3, #1
 8002b80:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	3314      	adds	r3, #20
 8002b88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b8a:	623a      	str	r2, [r7, #32]
 8002b8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8e:	69f9      	ldr	r1, [r7, #28]
 8002b90:	6a3a      	ldr	r2, [r7, #32]
 8002b92:	e841 2300 	strex	r3, r2, [r1]
 8002b96:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1e5      	bne.n	8002b6a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e00f      	b.n	8002bda <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	bf0c      	ite	eq
 8002bca:	2301      	moveq	r3, #1
 8002bcc:	2300      	movne	r3, #0
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d09f      	beq.n	8002b18 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3740      	adds	r7, #64	; 0x40
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689a      	ldr	r2, [r3, #8]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002c1e:	f023 030c 	bic.w	r3, r3, #12
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	68b9      	ldr	r1, [r7, #8]
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	699a      	ldr	r2, [r3, #24]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a2c      	ldr	r2, [pc, #176]	; (8002cf8 <UART_SetConfig+0x114>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d103      	bne.n	8002c54 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c4c:	f7ff fe56 	bl	80028fc <HAL_RCC_GetPCLK2Freq>
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	e002      	b.n	8002c5a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c54:	f7ff fe3e 	bl	80028d4 <HAL_RCC_GetPCLK1Freq>
 8002c58:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	009a      	lsls	r2, r3, #2
 8002c64:	441a      	add	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c70:	4a22      	ldr	r2, [pc, #136]	; (8002cfc <UART_SetConfig+0x118>)
 8002c72:	fba2 2303 	umull	r2, r3, r2, r3
 8002c76:	095b      	lsrs	r3, r3, #5
 8002c78:	0119      	lsls	r1, r3, #4
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	009a      	lsls	r2, r3, #2
 8002c84:	441a      	add	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c90:	4b1a      	ldr	r3, [pc, #104]	; (8002cfc <UART_SetConfig+0x118>)
 8002c92:	fba3 0302 	umull	r0, r3, r3, r2
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	2064      	movs	r0, #100	; 0x64
 8002c9a:	fb00 f303 	mul.w	r3, r0, r3
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	3332      	adds	r3, #50	; 0x32
 8002ca4:	4a15      	ldr	r2, [pc, #84]	; (8002cfc <UART_SetConfig+0x118>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cb0:	4419      	add	r1, r3
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	009a      	lsls	r2, r3, #2
 8002cbc:	441a      	add	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <UART_SetConfig+0x118>)
 8002cca:	fba3 0302 	umull	r0, r3, r3, r2
 8002cce:	095b      	lsrs	r3, r3, #5
 8002cd0:	2064      	movs	r0, #100	; 0x64
 8002cd2:	fb00 f303 	mul.w	r3, r0, r3
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	011b      	lsls	r3, r3, #4
 8002cda:	3332      	adds	r3, #50	; 0x32
 8002cdc:	4a07      	ldr	r2, [pc, #28]	; (8002cfc <UART_SetConfig+0x118>)
 8002cde:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce2:	095b      	lsrs	r3, r3, #5
 8002ce4:	f003 020f 	and.w	r2, r3, #15
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	440a      	add	r2, r1
 8002cee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002cf0:	bf00      	nop
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40013800 	.word	0x40013800
 8002cfc:	51eb851f 	.word	0x51eb851f

08002d00 <isotp_user_send_can>:
///////////////////////////////////////////////////////
///                 STATIC FUNCTIONS                ///
///////////////////////////////////////////////////////

int isotp_user_send_can(const uint32_t arbitration_id, const uint8_t *data,
		const uint8_t size) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08e      	sub	sp, #56	; 0x38
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	71fb      	strb	r3, [r7, #7]
	CAN_TxHeaderTypeDef TxHeader = { 0 };
 8002d0e:	f107 0318 	add.w	r3, r7, #24
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	609a      	str	r2, [r3, #8]
 8002d1a:	60da      	str	r2, [r3, #12]
 8002d1c:	611a      	str	r2, [r3, #16]
 8002d1e:	615a      	str	r2, [r3, #20]
	TxHeader.DLC = size;
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	62bb      	str	r3, [r7, #40]	; 0x28
	TxHeader.RTR = CAN_RTR_DATA;
 8002d24:	2300      	movs	r3, #0
 8002d26:	627b      	str	r3, [r7, #36]	; 0x24
	TxHeader.IDE = CAN_ID_STD;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	623b      	str	r3, [r7, #32]
	TxHeader.StdId = arbitration_id;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	61bb      	str	r3, [r7, #24]
	uint32_t TxMailBox;
	uint32_t FreeLevel = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8002d30:	480d      	ldr	r0, [pc, #52]	; (8002d68 <isotp_user_send_can+0x68>)
 8002d32:	f7fe fba4 	bl	800147e <HAL_CAN_GetTxMailboxesFreeLevel>
 8002d36:	6378      	str	r0, [r7, #52]	; 0x34
	if (FreeLevel == 0) return ISOTP_RET_ERROR;
 8002d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d102      	bne.n	8002d44 <isotp_user_send_can+0x44>
 8002d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d42:	e00c      	b.n	8002d5e <isotp_user_send_can+0x5e>
	uint8_t ret = HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailBox);
 8002d44:	f107 0314 	add.w	r3, r7, #20
 8002d48:	f107 0118 	add.w	r1, r7, #24
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	4806      	ldr	r0, [pc, #24]	; (8002d68 <isotp_user_send_can+0x68>)
 8002d50:	f7fe fac6 	bl	80012e0 <HAL_CAN_AddTxMessage>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	return ret;
 8002d5a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3738      	adds	r7, #56	; 0x38
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	2000018c 	.word	0x2000018c

08002d6c <isotp_user_get_ms>:

uint32_t isotp_user_get_ms(void){
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002d70:	f7fe f880 	bl	8000e74 <HAL_GetTick>
 8002d74:	4603      	mov	r3, r0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <isotp_ms_to_st_min>:

/* st_min to microsecond */
static uint8_t isotp_ms_to_st_min(uint8_t ms) {
 8002d7a:	b480      	push	{r7}
 8002d7c:	b085      	sub	sp, #20
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	4603      	mov	r3, r0
 8002d82:	71fb      	strb	r3, [r7, #7]
    uint8_t st_min;

    st_min = ms;
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	73fb      	strb	r3, [r7, #15]
    if (st_min > 0x7F) {
 8002d88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	da01      	bge.n	8002d94 <isotp_ms_to_st_min+0x1a>
        st_min = 0x7F;
 8002d90:	237f      	movs	r3, #127	; 0x7f
 8002d92:	73fb      	strb	r3, [r7, #15]
    }

    return st_min;
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr

08002da0 <isotp_st_min_to_ms>:

/* st_min to msec  */
static uint8_t isotp_st_min_to_ms(uint8_t st_min) {
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]
    uint8_t ms;
    
    if (st_min >= 0xF1 && st_min <= 0xF9) {
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	2bf0      	cmp	r3, #240	; 0xf0
 8002dae:	d905      	bls.n	8002dbc <isotp_st_min_to_ms+0x1c>
 8002db0:	79fb      	ldrb	r3, [r7, #7]
 8002db2:	2bf9      	cmp	r3, #249	; 0xf9
 8002db4:	d802      	bhi.n	8002dbc <isotp_st_min_to_ms+0x1c>
        ms = 1;
 8002db6:	2301      	movs	r3, #1
 8002db8:	73fb      	strb	r3, [r7, #15]
 8002dba:	e008      	b.n	8002dce <isotp_st_min_to_ms+0x2e>
    } else if (st_min <= 0x7F) {
 8002dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	db02      	blt.n	8002dca <isotp_st_min_to_ms+0x2a>
        ms = st_min;
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	73fb      	strb	r3, [r7, #15]
 8002dc8:	e001      	b.n	8002dce <isotp_st_min_to_ms+0x2e>
    } else {
        ms = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	73fb      	strb	r3, [r7, #15]
    }

    return ms;
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr

08002dda <isotp_send_flow_control>:

static int isotp_send_flow_control(IsoTpLink* link, uint8_t flow_status, uint8_t block_size, uint8_t st_min_ms) {
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b086      	sub	sp, #24
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
 8002de2:	4608      	mov	r0, r1
 8002de4:	4611      	mov	r1, r2
 8002de6:	461a      	mov	r2, r3
 8002de8:	4603      	mov	r3, r0
 8002dea:	70fb      	strb	r3, [r7, #3]
 8002dec:	460b      	mov	r3, r1
 8002dee:	70bb      	strb	r3, [r7, #2]
 8002df0:	4613      	mov	r3, r2
 8002df2:	707b      	strb	r3, [r7, #1]

    IsoTpCanMessage message;
    int ret;

    /* setup message  */
    message.as.flow_control.type = ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME;
 8002df4:	7b3b      	ldrb	r3, [r7, #12]
 8002df6:	2203      	movs	r2, #3
 8002df8:	f362 1307 	bfi	r3, r2, #4, #4
 8002dfc:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.FS = flow_status;
 8002dfe:	78fb      	ldrb	r3, [r7, #3]
 8002e00:	f003 030f 	and.w	r3, r3, #15
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	7b3b      	ldrb	r3, [r7, #12]
 8002e08:	f362 0303 	bfi	r3, r2, #0, #4
 8002e0c:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.BS = block_size;
 8002e0e:	78bb      	ldrb	r3, [r7, #2]
 8002e10:	737b      	strb	r3, [r7, #13]
    message.as.flow_control.STmin = isotp_ms_to_st_min(st_min_ms);
 8002e12:	787b      	ldrb	r3, [r7, #1]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff ffb0 	bl	8002d7a <isotp_ms_to_st_min>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	73bb      	strb	r3, [r7, #14]

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.flow_control.reserve, 0x55, sizeof(message.as.flow_control.reserve));
 8002e1e:	f107 030c 	add.w	r3, r7, #12
 8002e22:	3303      	adds	r3, #3
 8002e24:	2205      	movs	r2, #5
 8002e26:	2155      	movs	r1, #85	; 0x55
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 feb3 	bl	8003b94 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f107 010c 	add.w	r1, r7, #12
 8002e36:	2208      	movs	r2, #8
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff ff61 	bl	8002d00 <isotp_user_send_can>
 8002e3e:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            3);
#endif

    return ret;
 8002e40:	697b      	ldr	r3, [r7, #20]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
	...

08002e4c <isotp_send_single_frame>:

static int isotp_send_single_frame(IsoTpLink* link, uint32_t id) {
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]

    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size <= 7);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	895b      	ldrh	r3, [r3, #10]
 8002e5a:	2b07      	cmp	r3, #7
 8002e5c:	d905      	bls.n	8002e6a <isotp_send_single_frame+0x1e>
 8002e5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ed4 <isotp_send_single_frame+0x88>)
 8002e60:	4a1d      	ldr	r2, [pc, #116]	; (8002ed8 <isotp_send_single_frame+0x8c>)
 8002e62:	2157      	movs	r1, #87	; 0x57
 8002e64:	481d      	ldr	r0, [pc, #116]	; (8002edc <isotp_send_single_frame+0x90>)
 8002e66:	f000 fc3d 	bl	80036e4 <__assert_func>

    /* setup message  */
    message.as.single_frame.type = ISOTP_PCI_TYPE_SINGLE;
 8002e6a:	7b3b      	ldrb	r3, [r7, #12]
 8002e6c:	f36f 1307 	bfc	r3, #4, #4
 8002e70:	733b      	strb	r3, [r7, #12]
    message.as.single_frame.SF_DL = (uint8_t) link->send_size;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	895b      	ldrh	r3, [r3, #10]
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	7b3b      	ldrb	r3, [r7, #12]
 8002e7e:	f362 0303 	bfi	r3, r2, #0, #4
 8002e82:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.single_frame.data, link->send_buffer, link->send_size);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6859      	ldr	r1, [r3, #4]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	895b      	ldrh	r3, [r3, #10]
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	f107 030c 	add.w	r3, r7, #12
 8002e92:	3301      	adds	r3, #1
 8002e94:	4618      	mov	r0, r3
 8002e96:	f000 fef8 	bl	8003c8a <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.single_frame.data + link->send_size, 0x55, sizeof(message.as.single_frame.data) - link->send_size);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	895b      	ldrh	r3, [r3, #10]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	f107 030c 	add.w	r3, r7, #12
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	1898      	adds	r0, r3, r2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	895b      	ldrh	r3, [r3, #10]
 8002eac:	f1c3 0307 	rsb	r3, r3, #7
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	2155      	movs	r1, #85	; 0x55
 8002eb4:	f000 fe6e 	bl	8003b94 <memset>
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 8002eb8:	f107 030c 	add.w	r3, r7, #12
 8002ebc:	2208      	movs	r2, #8
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	6838      	ldr	r0, [r7, #0]
 8002ec2:	f7ff ff1d 	bl	8002d00 <isotp_user_send_can>
 8002ec6:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(id,
            message.as.data_array.ptr,
            link->send_size + 1);
#endif

    return ret;
 8002ec8:	697b      	ldr	r3, [r7, #20]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3718      	adds	r7, #24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	08004b88 	.word	0x08004b88
 8002ed8:	08004c24 	.word	0x08004c24
 8002edc:	08004ba0 	.word	0x08004ba0

08002ee0 <isotp_send_first_frame>:

static int isotp_send_first_frame(IsoTpLink* link, uint32_t id) {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
    
    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	895b      	ldrh	r3, [r3, #10]
 8002eee:	2b07      	cmp	r3, #7
 8002ef0:	d805      	bhi.n	8002efe <isotp_send_first_frame+0x1e>
 8002ef2:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <isotp_send_first_frame+0x88>)
 8002ef4:	4a1d      	ldr	r2, [pc, #116]	; (8002f6c <isotp_send_first_frame+0x8c>)
 8002ef6:	2171      	movs	r1, #113	; 0x71
 8002ef8:	481d      	ldr	r0, [pc, #116]	; (8002f70 <isotp_send_first_frame+0x90>)
 8002efa:	f000 fbf3 	bl	80036e4 <__assert_func>

    /* setup message  */
    message.as.first_frame.type = ISOTP_PCI_TYPE_FIRST_FRAME;
 8002efe:	7b3b      	ldrb	r3, [r7, #12]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f362 1307 	bfi	r3, r2, #4, #4
 8002f06:	733b      	strb	r3, [r7, #12]
    message.as.first_frame.FF_DL_low = (uint8_t) link->send_size;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	895b      	ldrh	r3, [r3, #10]
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	737b      	strb	r3, [r7, #13]
    message.as.first_frame.FF_DL_high = (uint8_t) (0x0F & (link->send_size >> 8));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	895b      	ldrh	r3, [r3, #10]
 8002f14:	0a1b      	lsrs	r3, r3, #8
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	f003 030f 	and.w	r3, r3, #15
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	7b3b      	ldrb	r3, [r7, #12]
 8002f20:	f362 0303 	bfi	r3, r2, #0, #4
 8002f24:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.first_frame.data, link->send_buffer, sizeof(message.as.first_frame.data));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	f107 030e 	add.w	r3, r7, #14
 8002f2e:	6811      	ldr	r1, [r2, #0]
 8002f30:	6019      	str	r1, [r3, #0]
 8002f32:	8892      	ldrh	r2, [r2, #4]
 8002f34:	809a      	strh	r2, [r3, #4]

    /* send message */
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 8002f36:	f107 030c 	add.w	r3, r7, #12
 8002f3a:	2208      	movs	r2, #8
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	6838      	ldr	r0, [r7, #0]
 8002f40:	f7ff fede 	bl	8002d00 <isotp_user_send_can>
 8002f44:	6178      	str	r0, [r7, #20]
    if (ISOTP_RET_OK == ret) {
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d108      	bne.n	8002f5e <isotp_send_first_frame+0x7e>
        link->send_offset += sizeof(message.as.first_frame.data);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	899b      	ldrh	r3, [r3, #12]
 8002f50:	3306      	adds	r3, #6
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	819a      	strh	r2, [r3, #12]
        link->send_sn = 1;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	739a      	strb	r2, [r3, #14]
    }

    return ret;
 8002f5e:	697b      	ldr	r3, [r7, #20]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	08004bb4 	.word	0x08004bb4
 8002f6c:	08004c3c 	.word	0x08004c3c
 8002f70:	08004ba0 	.word	0x08004ba0

08002f74 <isotp_send_consecutive_frame>:

static int isotp_send_consecutive_frame(IsoTpLink* link) {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
    IsoTpCanMessage message;
    uint16_t data_length;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	895b      	ldrh	r3, [r3, #10]
 8002f80:	2b07      	cmp	r3, #7
 8002f82:	d805      	bhi.n	8002f90 <isotp_send_consecutive_frame+0x1c>
 8002f84:	4b2d      	ldr	r3, [pc, #180]	; (800303c <isotp_send_consecutive_frame+0xc8>)
 8002f86:	4a2e      	ldr	r2, [pc, #184]	; (8003040 <isotp_send_consecutive_frame+0xcc>)
 8002f88:	218a      	movs	r1, #138	; 0x8a
 8002f8a:	482e      	ldr	r0, [pc, #184]	; (8003044 <isotp_send_consecutive_frame+0xd0>)
 8002f8c:	f000 fbaa 	bl	80036e4 <__assert_func>

    /* setup message  */
    message.as.consecutive_frame.type = TSOTP_PCI_TYPE_CONSECUTIVE_FRAME;
 8002f90:	7a3b      	ldrb	r3, [r7, #8]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f362 1307 	bfi	r3, r2, #4, #4
 8002f98:	723b      	strb	r3, [r7, #8]
    message.as.consecutive_frame.SN = link->send_sn;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	7b9b      	ldrb	r3, [r3, #14]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	7a3b      	ldrb	r3, [r7, #8]
 8002fa6:	f362 0303 	bfi	r3, r2, #0, #4
 8002faa:	723b      	strb	r3, [r7, #8]
    data_length = link->send_size - link->send_offset;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	895a      	ldrh	r2, [r3, #10]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	899b      	ldrh	r3, [r3, #12]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	82fb      	strh	r3, [r7, #22]
    if (data_length > sizeof(message.as.consecutive_frame.data)) {
 8002fb8:	8afb      	ldrh	r3, [r7, #22]
 8002fba:	2b07      	cmp	r3, #7
 8002fbc:	d901      	bls.n	8002fc2 <isotp_send_consecutive_frame+0x4e>
        data_length = sizeof(message.as.consecutive_frame.data);
 8002fbe:	2307      	movs	r3, #7
 8002fc0:	82fb      	strh	r3, [r7, #22]
    }
    (void) memcpy(message.as.consecutive_frame.data, link->send_buffer + link->send_offset, data_length);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	8992      	ldrh	r2, [r2, #12]
 8002fca:	1899      	adds	r1, r3, r2
 8002fcc:	8afa      	ldrh	r2, [r7, #22]
 8002fce:	f107 0308 	add.w	r3, r7, #8
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f000 fe58 	bl	8003c8a <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.consecutive_frame.data + data_length, 0x55, sizeof(message.as.consecutive_frame.data) - data_length);
 8002fda:	8afb      	ldrh	r3, [r7, #22]
 8002fdc:	f107 0208 	add.w	r2, r7, #8
 8002fe0:	3201      	adds	r2, #1
 8002fe2:	18d0      	adds	r0, r2, r3
 8002fe4:	8afb      	ldrh	r3, [r7, #22]
 8002fe6:	f1c3 0307 	rsb	r3, r3, #7
 8002fea:	461a      	mov	r2, r3
 8002fec:	2155      	movs	r1, #85	; 0x55
 8002fee:	f000 fdd1 	bl	8003b94 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f107 0108 	add.w	r1, r7, #8
 8002ffa:	2208      	movs	r2, #8
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fe7f 	bl	8002d00 <isotp_user_send_can>
 8003002:	6138      	str	r0, [r7, #16]
#else
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            data_length + 1);
#endif
    if (ISOTP_RET_OK == ret) {
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d113      	bne.n	8003032 <isotp_send_consecutive_frame+0xbe>
        link->send_offset += data_length;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	899a      	ldrh	r2, [r3, #12]
 800300e:	8afb      	ldrh	r3, [r7, #22]
 8003010:	4413      	add	r3, r2
 8003012:	b29a      	uxth	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	819a      	strh	r2, [r3, #12]
        if (++(link->send_sn) > 0x0F) {
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	7b9b      	ldrb	r3, [r3, #14]
 800301c:	3301      	adds	r3, #1
 800301e:	b2da      	uxtb	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	739a      	strb	r2, [r3, #14]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7b9b      	ldrb	r3, [r3, #14]
 8003028:	2b0f      	cmp	r3, #15
 800302a:	d902      	bls.n	8003032 <isotp_send_consecutive_frame+0xbe>
            link->send_sn = 0;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	739a      	strb	r2, [r3, #14]
        }
    }
    
    return ret;
 8003032:	693b      	ldr	r3, [r7, #16]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	08004bb4 	.word	0x08004bb4
 8003040:	08004c54 	.word	0x08004c54
 8003044:	08004ba0 	.word	0x08004ba0

08003048 <isotp_receive_single_frame>:

static int isotp_receive_single_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	4613      	mov	r3, r2
 8003054:	71fb      	strb	r3, [r7, #7]
    /* check data length */
    if ((0 == message->as.single_frame.SF_DL) || (message->as.single_frame.SF_DL > (len - 1))) {
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d008      	beq.n	8003076 <isotp_receive_single_frame+0x2e>
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800306c:	b2db      	uxtb	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	4293      	cmp	r3, r2
 8003074:	d802      	bhi.n	800307c <isotp_receive_single_frame+0x34>
        // isotp_user_debug("Single-frame length too small.");
        return ISOTP_RET_LENGTH;
 8003076:	f06f 0306 	mvn.w	r3, #6
 800307a:	e014      	b.n	80030a6 <isotp_receive_single_frame+0x5e>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.single_frame.data, message->as.single_frame.SF_DL);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	1c59      	adds	r1, r3, #1
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800308c:	b2db      	uxtb	r3, r3
 800308e:	461a      	mov	r2, r3
 8003090:	f000 fdfb 	bl	8003c8a <memcpy>
    link->receive_size = message->as.single_frame.SF_DL;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800309c:	b2db      	uxtb	r3, r3
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    return ISOTP_RET_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <isotp_receive_first_frame>:

static int isotp_receive_first_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b086      	sub	sp, #24
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	60f8      	str	r0, [r7, #12]
 80030b6:	60b9      	str	r1, [r7, #8]
 80030b8:	4613      	mov	r3, r2
 80030ba:	71fb      	strb	r3, [r7, #7]
    uint16_t payload_length;

    if (8 != len) {
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d002      	beq.n	80030c8 <isotp_receive_first_frame+0x1a>
        // isotp_user_debug("First frame should be 8 bytes in length.");
        return ISOTP_RET_LENGTH;
 80030c2:	f06f 0306 	mvn.w	r3, #6
 80030c6:	e02e      	b.n	8003126 <isotp_receive_first_frame+0x78>
    }

    /* check data length */
    payload_length = message->as.first_frame.FF_DL_high;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	82fb      	strh	r3, [r7, #22]
    payload_length = (payload_length << 8) + message->as.first_frame.FF_DL_low;
 80030d4:	8afb      	ldrh	r3, [r7, #22]
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	785b      	ldrb	r3, [r3, #1]
 80030de:	b29b      	uxth	r3, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	82fb      	strh	r3, [r7, #22]

    /* should not use multiple frame transmition */
    if (payload_length <= 7) {
 80030e4:	8afb      	ldrh	r3, [r7, #22]
 80030e6:	2b07      	cmp	r3, #7
 80030e8:	d802      	bhi.n	80030f0 <isotp_receive_first_frame+0x42>
        // isotp_user_debug("Should not use multiple frame transmission.");
        return ISOTP_RET_LENGTH;
 80030ea:	f06f 0306 	mvn.w	r3, #6
 80030ee:	e01a      	b.n	8003126 <isotp_receive_first_frame+0x78>
    }
    
    if (payload_length > link->receive_buf_size) {
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80030f4:	8afa      	ldrh	r2, [r7, #22]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d902      	bls.n	8003100 <isotp_receive_first_frame+0x52>
        // isotp_user_debug("Multi-frame response too large for receiving buffer.");
        return ISOTP_RET_OVERFLOW;
 80030fa:	f06f 0302 	mvn.w	r3, #2
 80030fe:	e012      	b.n	8003126 <isotp_receive_first_frame+0x78>
    }
    
    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.first_frame.data, sizeof(message->as.first_frame.data));
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	3302      	adds	r3, #2
 8003108:	2206      	movs	r2, #6
 800310a:	4619      	mov	r1, r3
 800310c:	f000 fdbd 	bl	8003c8a <memcpy>
    link->receive_size = payload_length;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8afa      	ldrh	r2, [r7, #22]
 8003114:	85da      	strh	r2, [r3, #46]	; 0x2e
    link->receive_offset = sizeof(message->as.first_frame.data);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2206      	movs	r2, #6
 800311a:	861a      	strh	r2, [r3, #48]	; 0x30
    link->receive_sn = 1;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

    return ISOTP_RET_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <isotp_receive_consecutive_frame>:

static int isotp_receive_consecutive_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 800312e:	b580      	push	{r7, lr}
 8003130:	b086      	sub	sp, #24
 8003132:	af00      	add	r7, sp, #0
 8003134:	60f8      	str	r0, [r7, #12]
 8003136:	60b9      	str	r1, [r7, #8]
 8003138:	4613      	mov	r3, r2
 800313a:	71fb      	strb	r3, [r7, #7]
    uint16_t remaining_bytes;
    
    /* check sn */
    if (link->receive_sn != message->as.consecutive_frame.SN) {
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	7812      	ldrb	r2, [r2, #0]
 8003146:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800314a:	b2d2      	uxtb	r2, r2
 800314c:	4293      	cmp	r3, r2
 800314e:	d002      	beq.n	8003156 <isotp_receive_consecutive_frame+0x28>
        return ISOTP_RET_WRONG_SN;
 8003150:	f06f 0303 	mvn.w	r3, #3
 8003154:	e035      	b.n	80031c2 <isotp_receive_consecutive_frame+0x94>
    }

    /* check data length */
    remaining_bytes = link->receive_size - link->receive_offset;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	82fb      	strh	r3, [r7, #22]
    if (remaining_bytes > sizeof(message->as.consecutive_frame.data)) {
 8003162:	8afb      	ldrh	r3, [r7, #22]
 8003164:	2b07      	cmp	r3, #7
 8003166:	d901      	bls.n	800316c <isotp_receive_consecutive_frame+0x3e>
        remaining_bytes = sizeof(message->as.consecutive_frame.data);
 8003168:	2307      	movs	r3, #7
 800316a:	82fb      	strh	r3, [r7, #22]
    }
    if (remaining_bytes > len - 1) {
 800316c:	79fa      	ldrb	r2, [r7, #7]
 800316e:	8afb      	ldrh	r3, [r7, #22]
 8003170:	429a      	cmp	r2, r3
 8003172:	dc02      	bgt.n	800317a <isotp_receive_consecutive_frame+0x4c>
        // isotp_user_debug("Consecutive frame too short.");
        return ISOTP_RET_LENGTH;
 8003174:	f06f 0306 	mvn.w	r3, #6
 8003178:	e023      	b.n	80031c2 <isotp_receive_consecutive_frame+0x94>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer + link->receive_offset, message->as.consecutive_frame.data, remaining_bytes);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8003182:	1898      	adds	r0, r3, r2
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	3301      	adds	r3, #1
 8003188:	8afa      	ldrh	r2, [r7, #22]
 800318a:	4619      	mov	r1, r3
 800318c:	f000 fd7d 	bl	8003c8a <memcpy>

    link->receive_offset += remaining_bytes;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8003194:	8afb      	ldrh	r3, [r7, #22]
 8003196:	4413      	add	r3, r2
 8003198:	b29a      	uxth	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	861a      	strh	r2, [r3, #48]	; 0x30
    if (++(link->receive_sn) > 0x0F) {
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80031a4:	3301      	adds	r3, #1
 80031a6:	b2da      	uxtb	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80031b4:	2b0f      	cmp	r3, #15
 80031b6:	d903      	bls.n	80031c0 <isotp_receive_consecutive_frame+0x92>
        link->receive_sn = 0;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }

    return ISOTP_RET_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3718      	adds	r7, #24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <isotp_receive_flow_control_frame>:

static int isotp_receive_flow_control_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 80031ca:	b480      	push	{r7}
 80031cc:	b085      	sub	sp, #20
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	60f8      	str	r0, [r7, #12]
 80031d2:	60b9      	str	r1, [r7, #8]
 80031d4:	4613      	mov	r3, r2
 80031d6:	71fb      	strb	r3, [r7, #7]
    /* check message length */
    if (len < 3) {
 80031d8:	79fb      	ldrb	r3, [r7, #7]
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d802      	bhi.n	80031e4 <isotp_receive_flow_control_frame+0x1a>
        // isotp_user_debug("Flow control frame too short.");
        return ISOTP_RET_LENGTH;
 80031de:	f06f 0306 	mvn.w	r3, #6
 80031e2:	e000      	b.n	80031e6 <isotp_receive_flow_control_frame+0x1c>
    }

    return ISOTP_RET_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr

080031f0 <isotp_send>:

///////////////////////////////////////////////////////
///                 PUBLIC FUNCTIONS                ///
///////////////////////////////////////////////////////

int isotp_send(IsoTpLink *link, const uint8_t payload[], uint16_t size) {
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	4613      	mov	r3, r2
 80031fc:	80fb      	strh	r3, [r7, #6]
    return isotp_send_with_id(link, link->send_arbitration_id, payload, size);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6819      	ldr	r1, [r3, #0]
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 f806 	bl	8003218 <isotp_send_with_id>
 800320c:	4603      	mov	r3, r0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <isotp_send_with_id>:

int isotp_send_with_id(IsoTpLink *link, uint32_t id, const uint8_t payload[], uint16_t size) {
 8003218:	b580      	push	{r7, lr}
 800321a:	b0a6      	sub	sp, #152	; 0x98
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
 8003224:	807b      	strh	r3, [r7, #2]
    int ret;

    if (link == 0x0) {
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d102      	bne.n	8003232 <isotp_send_with_id+0x1a>
        // isotp_user_debug("Link is null!");
        return ISOTP_RET_ERROR;
 800322c:	f04f 33ff 	mov.w	r3, #4294967295
 8003230:	e057      	b.n	80032e2 <isotp_send_with_id+0xca>
    }

    if (size > link->send_buf_size) {
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	891b      	ldrh	r3, [r3, #8]
 8003236:	887a      	ldrh	r2, [r7, #2]
 8003238:	429a      	cmp	r2, r3
 800323a:	d90a      	bls.n	8003252 <isotp_send_with_id+0x3a>
        // isotp_user_debug("Message size too large. Increase ISO_TP_MAX_MESSAGE_SIZE to set a larger buffer\n");
        char message[128];
        sprintf(&message[0], "Attempted to send %d bytes; max size is %d!\n", size, link->send_buf_size);
 800323c:	887a      	ldrh	r2, [r7, #2]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	891b      	ldrh	r3, [r3, #8]
 8003242:	f107 0014 	add.w	r0, r7, #20
 8003246:	4929      	ldr	r1, [pc, #164]	; (80032ec <isotp_send_with_id+0xd4>)
 8003248:	f000 fbac 	bl	80039a4 <siprintf>
        return ISOTP_RET_OVERFLOW;
 800324c:	f06f 0302 	mvn.w	r3, #2
 8003250:	e047      	b.n	80032e2 <isotp_send_with_id+0xca>
    }

    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d102      	bne.n	8003262 <isotp_send_with_id+0x4a>
        // isotp_user_debug("Abort previous message, transmission in progress.\n");
        return ISOTP_RET_INPROGRESS;
 800325c:	f06f 0301 	mvn.w	r3, #1
 8003260:	e03f      	b.n	80032e2 <isotp_send_with_id+0xca>
    }

    /* copy into local buffer */
    link->send_size = size;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	887a      	ldrh	r2, [r7, #2]
 8003266:	815a      	strh	r2, [r3, #10]
    link->send_offset = 0;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	819a      	strh	r2, [r3, #12]
    (void) memcpy(link->send_buffer, payload, size);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	887a      	ldrh	r2, [r7, #2]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4618      	mov	r0, r3
 8003278:	f000 fd07 	bl	8003c8a <memcpy>

    if (link->send_size < 8) {
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	895b      	ldrh	r3, [r3, #10]
 8003280:	2b07      	cmp	r3, #7
 8003282:	d806      	bhi.n	8003292 <isotp_send_with_id+0x7a>
        /* send single frame */
        ret = isotp_send_single_frame(link, id);
 8003284:	68b9      	ldr	r1, [r7, #8]
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f7ff fde0 	bl	8002e4c <isotp_send_single_frame>
 800328c:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
 8003290:	e025      	b.n	80032de <isotp_send_with_id+0xc6>
    } else {
        /* send multi-frame */
        ret = isotp_send_first_frame(link, id);
 8003292:	68b9      	ldr	r1, [r7, #8]
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f7ff fe23 	bl	8002ee0 <isotp_send_first_frame>
 800329a:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94

        /* init multi-frame control flags */
        if (ISOTP_RET_OK == ret) {
 800329e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d11b      	bne.n	80032de <isotp_send_with_id+0xc6>
            link->send_bs_remain = 0;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	821a      	strh	r2, [r3, #16]
            link->send_st_min = 0;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	749a      	strb	r2, [r3, #18]
            link->send_wtf_count = 0;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	74da      	strb	r2, [r3, #19]
            link->send_timer_st = isotp_user_get_ms();
 80032b8:	f7ff fd58 	bl	8002d6c <isotp_user_get_ms>
 80032bc:	4602      	mov	r2, r0
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	615a      	str	r2, [r3, #20]
            link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80032c2:	f7ff fd53 	bl	8002d6c <isotp_user_get_ms>
 80032c6:	4603      	mov	r3, r0
 80032c8:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	619a      	str	r2, [r3, #24]
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_INPROGRESS;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    return ret;
 80032de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3798      	adds	r7, #152	; 0x98
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	08004bc8 	.word	0x08004bc8

080032f0 <isotp_on_can_message>:

void isotp_on_can_message(IsoTpLink *link, uint8_t *data, uint8_t len) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b088      	sub	sp, #32
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	4613      	mov	r3, r2
 80032fc:	71fb      	strb	r3, [r7, #7]
    IsoTpCanMessage message;
    int ret;
    
    if (len < 2 || len > 8) {
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	2b01      	cmp	r3, #1
 8003302:	f240 8143 	bls.w	800358c <isotp_on_can_message+0x29c>
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	2b08      	cmp	r3, #8
 800330a:	f200 813f 	bhi.w	800358c <isotp_on_can_message+0x29c>
        return;
    }

    memcpy(message.as.data_array.ptr, data, len);
 800330e:	79fa      	ldrb	r2, [r7, #7]
 8003310:	f107 0314 	add.w	r3, r7, #20
 8003314:	68b9      	ldr	r1, [r7, #8]
 8003316:	4618      	mov	r0, r3
 8003318:	f000 fcb7 	bl	8003c8a <memcpy>
    memset(message.as.data_array.ptr + len, 0, sizeof(message.as.data_array.ptr) - len);
 800331c:	79fb      	ldrb	r3, [r7, #7]
 800331e:	f107 0214 	add.w	r2, r7, #20
 8003322:	18d0      	adds	r0, r2, r3
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	f1c3 0308 	rsb	r3, r3, #8
 800332a:	461a      	mov	r2, r3
 800332c:	2100      	movs	r1, #0
 800332e:	f000 fc31 	bl	8003b94 <memset>

    switch (message.as.common.type) {
 8003332:	7d3b      	ldrb	r3, [r7, #20]
 8003334:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b03      	cmp	r3, #3
 800333c:	f200 811a 	bhi.w	8003574 <isotp_on_can_message+0x284>
 8003340:	a201      	add	r2, pc, #4	; (adr r2, 8003348 <isotp_on_can_message+0x58>)
 8003342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003346:	bf00      	nop
 8003348:	08003359 	.word	0x08003359
 800334c:	08003395 	.word	0x08003395
 8003350:	0800341d 	.word	0x0800341d
 8003354:	080034bb 	.word	0x080034bb
        case ISOTP_PCI_TYPE_SINGLE: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800335e:	2b01      	cmp	r3, #1
 8003360:	d104      	bne.n	800336c <isotp_on_can_message+0x7c>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f06f 0205 	mvn.w	r2, #5
 8003368:	639a      	str	r2, [r3, #56]	; 0x38
 800336a:	e002      	b.n	8003372 <isotp_on_can_message+0x82>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	639a      	str	r2, [r3, #56]	; 0x38
            }

            /* handle message */
            ret = isotp_receive_single_frame(link, &message, len);
 8003372:	79fa      	ldrb	r2, [r7, #7]
 8003374:	f107 0314 	add.w	r3, r7, #20
 8003378:	4619      	mov	r1, r3
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f7ff fe64 	bl	8003048 <isotp_receive_single_frame>
 8003380:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	2b00      	cmp	r3, #0
 8003386:	f040 80f7 	bne.w	8003578 <isotp_on_can_message+0x288>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2202      	movs	r2, #2
 800338e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
 8003392:	e0f1      	b.n	8003578 <isotp_on_can_message+0x288>
        }
        case ISOTP_PCI_TYPE_FIRST_FRAME: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800339a:	2b01      	cmp	r3, #1
 800339c:	d104      	bne.n	80033a8 <isotp_on_can_message+0xb8>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f06f 0205 	mvn.w	r2, #5
 80033a4:	639a      	str	r2, [r3, #56]	; 0x38
 80033a6:	e002      	b.n	80033ae <isotp_on_can_message+0xbe>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	639a      	str	r2, [r3, #56]	; 0x38
            }

            /* handle message */
            ret = isotp_receive_first_frame(link, &message, len);
 80033ae:	79fa      	ldrb	r2, [r7, #7]
 80033b0:	f107 0314 	add.w	r3, r7, #20
 80033b4:	4619      	mov	r1, r3
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f7ff fe79 	bl	80030ae <isotp_receive_first_frame>
 80033bc:	61f8      	str	r0, [r7, #28]

            /* if overflow happened */
            if (ISOTP_RET_OVERFLOW == ret) {
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	f113 0f03 	cmn.w	r3, #3
 80033c4:	d10e      	bne.n	80033e4 <isotp_on_can_message+0xf4>
                /* update protocol result */
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f06f 0207 	mvn.w	r2, #7
 80033cc:	639a      	str	r2, [r3, #56]	; 0x38
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                /* send error message */
                isotp_send_flow_control(link, PCI_FLOW_STATUS_OVERFLOW, 0, 0);
 80033d6:	2300      	movs	r3, #0
 80033d8:	2200      	movs	r2, #0
 80033da:	2102      	movs	r1, #2
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f7ff fcfc 	bl	8002dda <isotp_send_flow_control>
                break;
 80033e2:	e0d2      	b.n	800358a <isotp_on_can_message+0x29a>
            }

            /* if receive successful */
            if (ISOTP_RET_OK == ret) {
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f040 80c8 	bne.w	800357c <isotp_on_can_message+0x28c>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_INPROGRESS;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                /* send fc frame */
                link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2208      	movs	r2, #8
 80033f8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
                isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 8003402:	2319      	movs	r3, #25
 8003404:	2100      	movs	r1, #0
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f7ff fce7 	bl	8002dda <isotp_send_flow_control>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 800340c:	f7ff fcae 	bl	8002d6c <isotp_user_get_ms>
 8003410:	4603      	mov	r3, r0
 8003412:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	635a      	str	r2, [r3, #52]	; 0x34
            }
            
            break;
 800341a:	e0af      	b.n	800357c <isotp_on_can_message+0x28c>
        }
        case TSOTP_PCI_TYPE_CONSECUTIVE_FRAME: {
            /* check if in receiving status */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS != link->receive_status) {
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003422:	2b01      	cmp	r3, #1
 8003424:	d004      	beq.n	8003430 <isotp_on_can_message+0x140>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f06f 0205 	mvn.w	r2, #5
 800342c:	639a      	str	r2, [r3, #56]	; 0x38
                break;
 800342e:	e0ac      	b.n	800358a <isotp_on_can_message+0x29a>
            }

            /* handle message */
            ret = isotp_receive_consecutive_frame(link, &message, len);
 8003430:	79fa      	ldrb	r2, [r7, #7]
 8003432:	f107 0314 	add.w	r3, r7, #20
 8003436:	4619      	mov	r1, r3
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f7ff fe78 	bl	800312e <isotp_receive_consecutive_frame>
 800343e:	61f8      	str	r0, [r7, #28]

            /* if wrong sn */
            if (ISOTP_RET_WRONG_SN == ret) {
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f113 0f04 	cmn.w	r3, #4
 8003446:	d108      	bne.n	800345a <isotp_on_can_message+0x16a>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_WRONG_SN;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f06f 0203 	mvn.w	r2, #3
 800344e:	639a      	str	r2, [r3, #56]	; 0x38
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                break;
 8003458:	e097      	b.n	800358a <isotp_on_can_message+0x29a>
            }

            /* if success */
            if (ISOTP_RET_OK == ret) {
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	2b00      	cmp	r3, #0
 800345e:	f040 808f 	bne.w	8003580 <isotp_on_can_message+0x290>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8003462:	f7ff fc83 	bl	8002d6c <isotp_user_get_ms>
 8003466:	4603      	mov	r3, r0
 8003468:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	635a      	str	r2, [r3, #52]	; 0x34
                
                /* receive finished */
                if (link->receive_offset >= link->receive_size) {
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003478:	429a      	cmp	r2, r3
 800347a:	d304      	bcc.n	8003486 <isotp_on_can_message+0x196>
                    link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
                    }
                }
            }
            
            break;
 8003484:	e07c      	b.n	8003580 <isotp_on_can_message+0x290>
                    if (0 == --link->receive_bs_count) {
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800348c:	3b01      	subs	r3, #1
 800348e:	b2da      	uxtb	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800349c:	2b00      	cmp	r3, #0
 800349e:	d16f      	bne.n	8003580 <isotp_on_can_message+0x290>
                        link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2208      	movs	r2, #8
 80034a4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 80034ae:	2319      	movs	r3, #25
 80034b0:	2100      	movs	r1, #0
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f7ff fc91 	bl	8002dda <isotp_send_flow_control>
            break;
 80034b8:	e062      	b.n	8003580 <isotp_on_can_message+0x290>
        }
        case ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME:
            /* handle fc frame only when sending in progress  */
            if (ISOTP_SEND_STATUS_INPROGRESS != link->send_status) {
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d15f      	bne.n	8003584 <isotp_on_can_message+0x294>
                break;
            }

            /* handle message */
            ret = isotp_receive_flow_control_frame(link, &message, len);
 80034c4:	79fa      	ldrb	r2, [r7, #7]
 80034c6:	f107 0314 	add.w	r3, r7, #20
 80034ca:	4619      	mov	r1, r3
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f7ff fe7c 	bl	80031ca <isotp_receive_flow_control_frame>
 80034d2:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d156      	bne.n	8003588 <isotp_on_can_message+0x298>
                /* refresh bs timer */
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80034da:	f7ff fc47 	bl	8002d6c <isotp_user_get_ms>
 80034de:	4603      	mov	r3, r0
 80034e0:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	619a      	str	r2, [r3, #24]

                /* overflow */
                if (PCI_FLOW_STATUS_OVERFLOW == message.as.flow_control.FS) {
 80034e8:	7d3b      	ldrb	r3, [r7, #20]
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d108      	bne.n	8003506 <isotp_on_can_message+0x216>
                    link->send_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f06f 0207 	mvn.w	r2, #7
 80034fa:	61da      	str	r2, [r3, #28]
                    link->send_status = ISOTP_SEND_STATUS_ERROR;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2202      	movs	r2, #2
 8003500:	f883 2020 	strb.w	r2, [r3, #32]
                    }
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
                    link->send_wtf_count = 0;
                }
            }
            break;
 8003504:	e040      	b.n	8003588 <isotp_on_can_message+0x298>
                else if (PCI_FLOW_STATUS_WAIT == message.as.flow_control.FS) {
 8003506:	7d3b      	ldrb	r3, [r7, #20]
 8003508:	f003 030f 	and.w	r3, r3, #15
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b01      	cmp	r3, #1
 8003510:	d112      	bne.n	8003538 <isotp_on_can_message+0x248>
                    link->send_wtf_count += 1;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	7cdb      	ldrb	r3, [r3, #19]
 8003516:	3301      	adds	r3, #1
 8003518:	b2da      	uxtb	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	74da      	strb	r2, [r3, #19]
                    if (link->send_wtf_count > ISO_TP_MAX_WFT_NUMBER) {
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	7cdb      	ldrb	r3, [r3, #19]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d930      	bls.n	8003588 <isotp_on_can_message+0x298>
                        link->send_protocol_result = ISOTP_PROTOCOL_RESULT_WFT_OVRN;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	f06f 0206 	mvn.w	r2, #6
 800352c:	61da      	str	r2, [r3, #28]
                        link->send_status = ISOTP_SEND_STATUS_ERROR;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2202      	movs	r2, #2
 8003532:	f883 2020 	strb.w	r2, [r3, #32]
            break;
 8003536:	e027      	b.n	8003588 <isotp_on_can_message+0x298>
                else if (PCI_FLOW_STATUS_CONTINUE == message.as.flow_control.FS) {
 8003538:	7d3b      	ldrb	r3, [r7, #20]
 800353a:	f003 030f 	and.w	r3, r3, #15
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	d121      	bne.n	8003588 <isotp_on_can_message+0x298>
                    if (0 == message.as.flow_control.BS) {
 8003544:	7d7b      	ldrb	r3, [r7, #21]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d104      	bne.n	8003554 <isotp_on_can_message+0x264>
                        link->send_bs_remain = ISOTP_INVALID_BS;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003550:	821a      	strh	r2, [r3, #16]
 8003552:	e003      	b.n	800355c <isotp_on_can_message+0x26c>
                        link->send_bs_remain = message.as.flow_control.BS;
 8003554:	7d7b      	ldrb	r3, [r7, #21]
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	821a      	strh	r2, [r3, #16]
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
 800355c:	7dbb      	ldrb	r3, [r7, #22]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff fc1e 	bl	8002da0 <isotp_st_min_to_ms>
 8003564:	4603      	mov	r3, r0
 8003566:	461a      	mov	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	749a      	strb	r2, [r3, #18]
                    link->send_wtf_count = 0;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	74da      	strb	r2, [r3, #19]
            break;
 8003572:	e009      	b.n	8003588 <isotp_on_can_message+0x298>
        default:
            break;
 8003574:	bf00      	nop
 8003576:	e00a      	b.n	800358e <isotp_on_can_message+0x29e>
            break;
 8003578:	bf00      	nop
 800357a:	e008      	b.n	800358e <isotp_on_can_message+0x29e>
            break;
 800357c:	bf00      	nop
 800357e:	e006      	b.n	800358e <isotp_on_can_message+0x29e>
            break;
 8003580:	bf00      	nop
 8003582:	e004      	b.n	800358e <isotp_on_can_message+0x29e>
                break;
 8003584:	bf00      	nop
 8003586:	e002      	b.n	800358e <isotp_on_can_message+0x29e>
            break;
 8003588:	bf00      	nop
    };
    
    return;
 800358a:	e000      	b.n	800358e <isotp_on_can_message+0x29e>
        return;
 800358c:	bf00      	nop
}
 800358e:	3720      	adds	r7, #32
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <isotp_init_link>:
    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;

    return ISOTP_RET_OK;
}

void isotp_init_link(IsoTpLink *link, uint32_t sendid, uint8_t *sendbuf, uint16_t sendbufsize, uint8_t *recvbuf, uint16_t recvbufsize) {
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
 80035a0:	807b      	strh	r3, [r7, #2]
    memset(link, 0, sizeof(*link));
 80035a2:	2240      	movs	r2, #64	; 0x40
 80035a4:	2100      	movs	r1, #0
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 faf4 	bl	8003b94 <memset>
    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    link->send_status = ISOTP_SEND_STATUS_IDLE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2020 	strb.w	r2, [r3, #32]
    link->send_arbitration_id = sendid;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	68ba      	ldr	r2, [r7, #8]
 80035c0:	601a      	str	r2, [r3, #0]
    link->send_buffer = sendbuf;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	605a      	str	r2, [r3, #4]
    link->send_buf_size = sendbufsize;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	887a      	ldrh	r2, [r7, #2]
 80035cc:	811a      	strh	r2, [r3, #8]
    link->receive_buffer = recvbuf;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	629a      	str	r2, [r3, #40]	; 0x28
    link->receive_buf_size = recvbufsize;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8bba      	ldrh	r2, [r7, #28]
 80035d8:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    return;
 80035da:	bf00      	nop
}
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <isotp_poll>:

void isotp_poll(IsoTpLink *link) {
 80035e2:	b590      	push	{r4, r7, lr}
 80035e4:	b085      	sub	sp, #20
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
    int ret;

    /* only polling when operation in progress */
    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d15c      	bne.n	80036ae <isotp_poll+0xcc>

        /* continue send data */
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	8a1b      	ldrh	r3, [r3, #16]
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
 80035f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d003      	beq.n	8003608 <isotp_poll+0x26>
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	8a1b      	ldrh	r3, [r3, #16]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d041      	beq.n	800368c <isotp_poll+0xaa>
        /* and if st_min is zero or go beyond interval time */
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	7c9b      	ldrb	r3, [r3, #18]
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00c      	beq.n	800362a <isotp_poll+0x48>
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	7c9b      	ldrb	r3, [r3, #18]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d039      	beq.n	800368c <isotp_poll+0xaa>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	461c      	mov	r4, r3
 800361e:	f7ff fba5 	bl	8002d6c <isotp_user_get_ms>
 8003622:	4603      	mov	r3, r0
 8003624:	1ae3      	subs	r3, r4, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	da30      	bge.n	800368c <isotp_poll+0xaa>
            
            ret = isotp_send_consecutive_frame(link);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff fca2 	bl	8002f74 <isotp_send_consecutive_frame>
 8003630:	60f8      	str	r0, [r7, #12]
            if (ISOTP_RET_OK == ret) {
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d125      	bne.n	8003684 <isotp_poll+0xa2>
                if (ISOTP_INVALID_BS != link->send_bs_remain) {
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	8a1b      	ldrh	r3, [r3, #16]
 800363c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003640:	4293      	cmp	r3, r2
 8003642:	d005      	beq.n	8003650 <isotp_poll+0x6e>
                    link->send_bs_remain -= 1;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	8a1b      	ldrh	r3, [r3, #16]
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	821a      	strh	r2, [r3, #16]
                }
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8003650:	f7ff fb8c 	bl	8002d6c <isotp_user_get_ms>
 8003654:	4603      	mov	r3, r0
 8003656:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	619a      	str	r2, [r3, #24]
                link->send_timer_st = isotp_user_get_ms() + link->send_st_min;
 800365e:	f7ff fb85 	bl	8002d6c <isotp_user_get_ms>
 8003662:	4602      	mov	r2, r0
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	7c9b      	ldrb	r3, [r3, #18]
 8003668:	441a      	add	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	615a      	str	r2, [r3, #20]

                /* check if send finish */
                if (link->send_offset >= link->send_size) {
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	899a      	ldrh	r2, [r3, #12]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	895b      	ldrh	r3, [r3, #10]
 8003676:	429a      	cmp	r2, r3
 8003678:	d308      	bcc.n	800368c <isotp_poll+0xaa>
                    link->send_status = ISOTP_SEND_STATUS_IDLE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2020 	strb.w	r2, [r3, #32]
 8003682:	e003      	b.n	800368c <isotp_poll+0xaa>
                }
            } else {
                link->send_status = ISOTP_SEND_STATUS_ERROR;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2202      	movs	r2, #2
 8003688:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }

        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_bs)) {
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	461c      	mov	r4, r3
 8003692:	f7ff fb6b 	bl	8002d6c <isotp_user_get_ms>
 8003696:	4603      	mov	r3, r0
 8003698:	1ae3      	subs	r3, r4, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	da07      	bge.n	80036ae <isotp_poll+0xcc>
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_BS;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f06f 0201 	mvn.w	r2, #1
 80036a4:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_ERROR;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2202      	movs	r2, #2
 80036aa:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    /* only polling when operation in progress */
    if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d111      	bne.n	80036dc <isotp_poll+0xfa>
        
        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->receive_timer_cr)) {
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036bc:	461c      	mov	r4, r3
 80036be:	f7ff fb55 	bl	8002d6c <isotp_user_get_ms>
 80036c2:	4603      	mov	r3, r0
 80036c4:	1ae3      	subs	r3, r4, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	da08      	bge.n	80036dc <isotp_poll+0xfa>
            link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_CR;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f06f 0202 	mvn.w	r2, #2
 80036d0:	639a      	str	r2, [r3, #56]	; 0x38
            link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        }
    }

    return;
 80036da:	bf00      	nop
 80036dc:	bf00      	nop
}
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd90      	pop	{r4, r7, pc}

080036e4 <__assert_func>:
 80036e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80036e6:	4614      	mov	r4, r2
 80036e8:	461a      	mov	r2, r3
 80036ea:	4b09      	ldr	r3, [pc, #36]	; (8003710 <__assert_func+0x2c>)
 80036ec:	4605      	mov	r5, r0
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68d8      	ldr	r0, [r3, #12]
 80036f2:	b14c      	cbz	r4, 8003708 <__assert_func+0x24>
 80036f4:	4b07      	ldr	r3, [pc, #28]	; (8003714 <__assert_func+0x30>)
 80036f6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80036fa:	9100      	str	r1, [sp, #0]
 80036fc:	462b      	mov	r3, r5
 80036fe:	4906      	ldr	r1, [pc, #24]	; (8003718 <__assert_func+0x34>)
 8003700:	f000 f8b2 	bl	8003868 <fiprintf>
 8003704:	f000 facf 	bl	8003ca6 <abort>
 8003708:	4b04      	ldr	r3, [pc, #16]	; (800371c <__assert_func+0x38>)
 800370a:	461c      	mov	r4, r3
 800370c:	e7f3      	b.n	80036f6 <__assert_func+0x12>
 800370e:	bf00      	nop
 8003710:	20000064 	.word	0x20000064
 8003714:	08004c71 	.word	0x08004c71
 8003718:	08004c7e 	.word	0x08004c7e
 800371c:	08004cac 	.word	0x08004cac

08003720 <std>:
 8003720:	2300      	movs	r3, #0
 8003722:	b510      	push	{r4, lr}
 8003724:	4604      	mov	r4, r0
 8003726:	e9c0 3300 	strd	r3, r3, [r0]
 800372a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800372e:	6083      	str	r3, [r0, #8]
 8003730:	8181      	strh	r1, [r0, #12]
 8003732:	6643      	str	r3, [r0, #100]	; 0x64
 8003734:	81c2      	strh	r2, [r0, #14]
 8003736:	6183      	str	r3, [r0, #24]
 8003738:	4619      	mov	r1, r3
 800373a:	2208      	movs	r2, #8
 800373c:	305c      	adds	r0, #92	; 0x5c
 800373e:	f000 fa29 	bl	8003b94 <memset>
 8003742:	4b0d      	ldr	r3, [pc, #52]	; (8003778 <std+0x58>)
 8003744:	6224      	str	r4, [r4, #32]
 8003746:	6263      	str	r3, [r4, #36]	; 0x24
 8003748:	4b0c      	ldr	r3, [pc, #48]	; (800377c <std+0x5c>)
 800374a:	62a3      	str	r3, [r4, #40]	; 0x28
 800374c:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <std+0x60>)
 800374e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003750:	4b0c      	ldr	r3, [pc, #48]	; (8003784 <std+0x64>)
 8003752:	6323      	str	r3, [r4, #48]	; 0x30
 8003754:	4b0c      	ldr	r3, [pc, #48]	; (8003788 <std+0x68>)
 8003756:	429c      	cmp	r4, r3
 8003758:	d006      	beq.n	8003768 <std+0x48>
 800375a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800375e:	4294      	cmp	r4, r2
 8003760:	d002      	beq.n	8003768 <std+0x48>
 8003762:	33d0      	adds	r3, #208	; 0xd0
 8003764:	429c      	cmp	r4, r3
 8003766:	d105      	bne.n	8003774 <std+0x54>
 8003768:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800376c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003770:	f000 ba88 	b.w	8003c84 <__retarget_lock_init_recursive>
 8003774:	bd10      	pop	{r4, pc}
 8003776:	bf00      	nop
 8003778:	080039e5 	.word	0x080039e5
 800377c:	08003a07 	.word	0x08003a07
 8003780:	08003a3f 	.word	0x08003a3f
 8003784:	08003a63 	.word	0x08003a63
 8003788:	20000204 	.word	0x20000204

0800378c <stdio_exit_handler>:
 800378c:	4a02      	ldr	r2, [pc, #8]	; (8003798 <stdio_exit_handler+0xc>)
 800378e:	4903      	ldr	r1, [pc, #12]	; (800379c <stdio_exit_handler+0x10>)
 8003790:	4803      	ldr	r0, [pc, #12]	; (80037a0 <stdio_exit_handler+0x14>)
 8003792:	f000 b87b 	b.w	800388c <_fwalk_sglue>
 8003796:	bf00      	nop
 8003798:	2000000c 	.word	0x2000000c
 800379c:	080047fd 	.word	0x080047fd
 80037a0:	20000018 	.word	0x20000018

080037a4 <cleanup_stdio>:
 80037a4:	6841      	ldr	r1, [r0, #4]
 80037a6:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <cleanup_stdio+0x34>)
 80037a8:	b510      	push	{r4, lr}
 80037aa:	4299      	cmp	r1, r3
 80037ac:	4604      	mov	r4, r0
 80037ae:	d001      	beq.n	80037b4 <cleanup_stdio+0x10>
 80037b0:	f001 f824 	bl	80047fc <_fflush_r>
 80037b4:	68a1      	ldr	r1, [r4, #8]
 80037b6:	4b09      	ldr	r3, [pc, #36]	; (80037dc <cleanup_stdio+0x38>)
 80037b8:	4299      	cmp	r1, r3
 80037ba:	d002      	beq.n	80037c2 <cleanup_stdio+0x1e>
 80037bc:	4620      	mov	r0, r4
 80037be:	f001 f81d 	bl	80047fc <_fflush_r>
 80037c2:	68e1      	ldr	r1, [r4, #12]
 80037c4:	4b06      	ldr	r3, [pc, #24]	; (80037e0 <cleanup_stdio+0x3c>)
 80037c6:	4299      	cmp	r1, r3
 80037c8:	d004      	beq.n	80037d4 <cleanup_stdio+0x30>
 80037ca:	4620      	mov	r0, r4
 80037cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037d0:	f001 b814 	b.w	80047fc <_fflush_r>
 80037d4:	bd10      	pop	{r4, pc}
 80037d6:	bf00      	nop
 80037d8:	20000204 	.word	0x20000204
 80037dc:	2000026c 	.word	0x2000026c
 80037e0:	200002d4 	.word	0x200002d4

080037e4 <global_stdio_init.part.0>:
 80037e4:	b510      	push	{r4, lr}
 80037e6:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <global_stdio_init.part.0+0x30>)
 80037e8:	4c0b      	ldr	r4, [pc, #44]	; (8003818 <global_stdio_init.part.0+0x34>)
 80037ea:	4a0c      	ldr	r2, [pc, #48]	; (800381c <global_stdio_init.part.0+0x38>)
 80037ec:	4620      	mov	r0, r4
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	2104      	movs	r1, #4
 80037f2:	2200      	movs	r2, #0
 80037f4:	f7ff ff94 	bl	8003720 <std>
 80037f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80037fc:	2201      	movs	r2, #1
 80037fe:	2109      	movs	r1, #9
 8003800:	f7ff ff8e 	bl	8003720 <std>
 8003804:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003808:	2202      	movs	r2, #2
 800380a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800380e:	2112      	movs	r1, #18
 8003810:	f7ff bf86 	b.w	8003720 <std>
 8003814:	2000033c 	.word	0x2000033c
 8003818:	20000204 	.word	0x20000204
 800381c:	0800378d 	.word	0x0800378d

08003820 <__sfp_lock_acquire>:
 8003820:	4801      	ldr	r0, [pc, #4]	; (8003828 <__sfp_lock_acquire+0x8>)
 8003822:	f000 ba30 	b.w	8003c86 <__retarget_lock_acquire_recursive>
 8003826:	bf00      	nop
 8003828:	20000345 	.word	0x20000345

0800382c <__sfp_lock_release>:
 800382c:	4801      	ldr	r0, [pc, #4]	; (8003834 <__sfp_lock_release+0x8>)
 800382e:	f000 ba2b 	b.w	8003c88 <__retarget_lock_release_recursive>
 8003832:	bf00      	nop
 8003834:	20000345 	.word	0x20000345

08003838 <__sinit>:
 8003838:	b510      	push	{r4, lr}
 800383a:	4604      	mov	r4, r0
 800383c:	f7ff fff0 	bl	8003820 <__sfp_lock_acquire>
 8003840:	6a23      	ldr	r3, [r4, #32]
 8003842:	b11b      	cbz	r3, 800384c <__sinit+0x14>
 8003844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003848:	f7ff bff0 	b.w	800382c <__sfp_lock_release>
 800384c:	4b04      	ldr	r3, [pc, #16]	; (8003860 <__sinit+0x28>)
 800384e:	6223      	str	r3, [r4, #32]
 8003850:	4b04      	ldr	r3, [pc, #16]	; (8003864 <__sinit+0x2c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f5      	bne.n	8003844 <__sinit+0xc>
 8003858:	f7ff ffc4 	bl	80037e4 <global_stdio_init.part.0>
 800385c:	e7f2      	b.n	8003844 <__sinit+0xc>
 800385e:	bf00      	nop
 8003860:	080037a5 	.word	0x080037a5
 8003864:	2000033c 	.word	0x2000033c

08003868 <fiprintf>:
 8003868:	b40e      	push	{r1, r2, r3}
 800386a:	b503      	push	{r0, r1, lr}
 800386c:	4601      	mov	r1, r0
 800386e:	ab03      	add	r3, sp, #12
 8003870:	4805      	ldr	r0, [pc, #20]	; (8003888 <fiprintf+0x20>)
 8003872:	f853 2b04 	ldr.w	r2, [r3], #4
 8003876:	6800      	ldr	r0, [r0, #0]
 8003878:	9301      	str	r3, [sp, #4]
 800387a:	f000 fc8f 	bl	800419c <_vfiprintf_r>
 800387e:	b002      	add	sp, #8
 8003880:	f85d eb04 	ldr.w	lr, [sp], #4
 8003884:	b003      	add	sp, #12
 8003886:	4770      	bx	lr
 8003888:	20000064 	.word	0x20000064

0800388c <_fwalk_sglue>:
 800388c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003890:	4607      	mov	r7, r0
 8003892:	4688      	mov	r8, r1
 8003894:	4614      	mov	r4, r2
 8003896:	2600      	movs	r6, #0
 8003898:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800389c:	f1b9 0901 	subs.w	r9, r9, #1
 80038a0:	d505      	bpl.n	80038ae <_fwalk_sglue+0x22>
 80038a2:	6824      	ldr	r4, [r4, #0]
 80038a4:	2c00      	cmp	r4, #0
 80038a6:	d1f7      	bne.n	8003898 <_fwalk_sglue+0xc>
 80038a8:	4630      	mov	r0, r6
 80038aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038ae:	89ab      	ldrh	r3, [r5, #12]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d907      	bls.n	80038c4 <_fwalk_sglue+0x38>
 80038b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038b8:	3301      	adds	r3, #1
 80038ba:	d003      	beq.n	80038c4 <_fwalk_sglue+0x38>
 80038bc:	4629      	mov	r1, r5
 80038be:	4638      	mov	r0, r7
 80038c0:	47c0      	blx	r8
 80038c2:	4306      	orrs	r6, r0
 80038c4:	3568      	adds	r5, #104	; 0x68
 80038c6:	e7e9      	b.n	800389c <_fwalk_sglue+0x10>

080038c8 <iprintf>:
 80038c8:	b40f      	push	{r0, r1, r2, r3}
 80038ca:	b507      	push	{r0, r1, r2, lr}
 80038cc:	4906      	ldr	r1, [pc, #24]	; (80038e8 <iprintf+0x20>)
 80038ce:	ab04      	add	r3, sp, #16
 80038d0:	6808      	ldr	r0, [r1, #0]
 80038d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80038d6:	6881      	ldr	r1, [r0, #8]
 80038d8:	9301      	str	r3, [sp, #4]
 80038da:	f000 fc5f 	bl	800419c <_vfiprintf_r>
 80038de:	b003      	add	sp, #12
 80038e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80038e4:	b004      	add	sp, #16
 80038e6:	4770      	bx	lr
 80038e8:	20000064 	.word	0x20000064

080038ec <_puts_r>:
 80038ec:	6a03      	ldr	r3, [r0, #32]
 80038ee:	b570      	push	{r4, r5, r6, lr}
 80038f0:	4605      	mov	r5, r0
 80038f2:	460e      	mov	r6, r1
 80038f4:	6884      	ldr	r4, [r0, #8]
 80038f6:	b90b      	cbnz	r3, 80038fc <_puts_r+0x10>
 80038f8:	f7ff ff9e 	bl	8003838 <__sinit>
 80038fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038fe:	07db      	lsls	r3, r3, #31
 8003900:	d405      	bmi.n	800390e <_puts_r+0x22>
 8003902:	89a3      	ldrh	r3, [r4, #12]
 8003904:	0598      	lsls	r0, r3, #22
 8003906:	d402      	bmi.n	800390e <_puts_r+0x22>
 8003908:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800390a:	f000 f9bc 	bl	8003c86 <__retarget_lock_acquire_recursive>
 800390e:	89a3      	ldrh	r3, [r4, #12]
 8003910:	0719      	lsls	r1, r3, #28
 8003912:	d513      	bpl.n	800393c <_puts_r+0x50>
 8003914:	6923      	ldr	r3, [r4, #16]
 8003916:	b18b      	cbz	r3, 800393c <_puts_r+0x50>
 8003918:	3e01      	subs	r6, #1
 800391a:	68a3      	ldr	r3, [r4, #8]
 800391c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003920:	3b01      	subs	r3, #1
 8003922:	60a3      	str	r3, [r4, #8]
 8003924:	b9e9      	cbnz	r1, 8003962 <_puts_r+0x76>
 8003926:	2b00      	cmp	r3, #0
 8003928:	da2e      	bge.n	8003988 <_puts_r+0x9c>
 800392a:	4622      	mov	r2, r4
 800392c:	210a      	movs	r1, #10
 800392e:	4628      	mov	r0, r5
 8003930:	f000 f89b 	bl	8003a6a <__swbuf_r>
 8003934:	3001      	adds	r0, #1
 8003936:	d007      	beq.n	8003948 <_puts_r+0x5c>
 8003938:	250a      	movs	r5, #10
 800393a:	e007      	b.n	800394c <_puts_r+0x60>
 800393c:	4621      	mov	r1, r4
 800393e:	4628      	mov	r0, r5
 8003940:	f000 f8d0 	bl	8003ae4 <__swsetup_r>
 8003944:	2800      	cmp	r0, #0
 8003946:	d0e7      	beq.n	8003918 <_puts_r+0x2c>
 8003948:	f04f 35ff 	mov.w	r5, #4294967295
 800394c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800394e:	07da      	lsls	r2, r3, #31
 8003950:	d405      	bmi.n	800395e <_puts_r+0x72>
 8003952:	89a3      	ldrh	r3, [r4, #12]
 8003954:	059b      	lsls	r3, r3, #22
 8003956:	d402      	bmi.n	800395e <_puts_r+0x72>
 8003958:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800395a:	f000 f995 	bl	8003c88 <__retarget_lock_release_recursive>
 800395e:	4628      	mov	r0, r5
 8003960:	bd70      	pop	{r4, r5, r6, pc}
 8003962:	2b00      	cmp	r3, #0
 8003964:	da04      	bge.n	8003970 <_puts_r+0x84>
 8003966:	69a2      	ldr	r2, [r4, #24]
 8003968:	429a      	cmp	r2, r3
 800396a:	dc06      	bgt.n	800397a <_puts_r+0x8e>
 800396c:	290a      	cmp	r1, #10
 800396e:	d004      	beq.n	800397a <_puts_r+0x8e>
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	6022      	str	r2, [r4, #0]
 8003976:	7019      	strb	r1, [r3, #0]
 8003978:	e7cf      	b.n	800391a <_puts_r+0x2e>
 800397a:	4622      	mov	r2, r4
 800397c:	4628      	mov	r0, r5
 800397e:	f000 f874 	bl	8003a6a <__swbuf_r>
 8003982:	3001      	adds	r0, #1
 8003984:	d1c9      	bne.n	800391a <_puts_r+0x2e>
 8003986:	e7df      	b.n	8003948 <_puts_r+0x5c>
 8003988:	250a      	movs	r5, #10
 800398a:	6823      	ldr	r3, [r4, #0]
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	6022      	str	r2, [r4, #0]
 8003990:	701d      	strb	r5, [r3, #0]
 8003992:	e7db      	b.n	800394c <_puts_r+0x60>

08003994 <puts>:
 8003994:	4b02      	ldr	r3, [pc, #8]	; (80039a0 <puts+0xc>)
 8003996:	4601      	mov	r1, r0
 8003998:	6818      	ldr	r0, [r3, #0]
 800399a:	f7ff bfa7 	b.w	80038ec <_puts_r>
 800399e:	bf00      	nop
 80039a0:	20000064 	.word	0x20000064

080039a4 <siprintf>:
 80039a4:	b40e      	push	{r1, r2, r3}
 80039a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80039aa:	b500      	push	{lr}
 80039ac:	b09c      	sub	sp, #112	; 0x70
 80039ae:	ab1d      	add	r3, sp, #116	; 0x74
 80039b0:	9002      	str	r0, [sp, #8]
 80039b2:	9006      	str	r0, [sp, #24]
 80039b4:	9107      	str	r1, [sp, #28]
 80039b6:	9104      	str	r1, [sp, #16]
 80039b8:	4808      	ldr	r0, [pc, #32]	; (80039dc <siprintf+0x38>)
 80039ba:	4909      	ldr	r1, [pc, #36]	; (80039e0 <siprintf+0x3c>)
 80039bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80039c0:	9105      	str	r1, [sp, #20]
 80039c2:	6800      	ldr	r0, [r0, #0]
 80039c4:	a902      	add	r1, sp, #8
 80039c6:	9301      	str	r3, [sp, #4]
 80039c8:	f000 fac2 	bl	8003f50 <_svfiprintf_r>
 80039cc:	2200      	movs	r2, #0
 80039ce:	9b02      	ldr	r3, [sp, #8]
 80039d0:	701a      	strb	r2, [r3, #0]
 80039d2:	b01c      	add	sp, #112	; 0x70
 80039d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80039d8:	b003      	add	sp, #12
 80039da:	4770      	bx	lr
 80039dc:	20000064 	.word	0x20000064
 80039e0:	ffff0208 	.word	0xffff0208

080039e4 <__sread>:
 80039e4:	b510      	push	{r4, lr}
 80039e6:	460c      	mov	r4, r1
 80039e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039ec:	f000 f8fc 	bl	8003be8 <_read_r>
 80039f0:	2800      	cmp	r0, #0
 80039f2:	bfab      	itete	ge
 80039f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80039f6:	89a3      	ldrhlt	r3, [r4, #12]
 80039f8:	181b      	addge	r3, r3, r0
 80039fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80039fe:	bfac      	ite	ge
 8003a00:	6563      	strge	r3, [r4, #84]	; 0x54
 8003a02:	81a3      	strhlt	r3, [r4, #12]
 8003a04:	bd10      	pop	{r4, pc}

08003a06 <__swrite>:
 8003a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a0a:	461f      	mov	r7, r3
 8003a0c:	898b      	ldrh	r3, [r1, #12]
 8003a0e:	4605      	mov	r5, r0
 8003a10:	05db      	lsls	r3, r3, #23
 8003a12:	460c      	mov	r4, r1
 8003a14:	4616      	mov	r6, r2
 8003a16:	d505      	bpl.n	8003a24 <__swrite+0x1e>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a20:	f000 f8d0 	bl	8003bc4 <_lseek_r>
 8003a24:	89a3      	ldrh	r3, [r4, #12]
 8003a26:	4632      	mov	r2, r6
 8003a28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a2c:	81a3      	strh	r3, [r4, #12]
 8003a2e:	4628      	mov	r0, r5
 8003a30:	463b      	mov	r3, r7
 8003a32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a3a:	f000 b8e7 	b.w	8003c0c <_write_r>

08003a3e <__sseek>:
 8003a3e:	b510      	push	{r4, lr}
 8003a40:	460c      	mov	r4, r1
 8003a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a46:	f000 f8bd 	bl	8003bc4 <_lseek_r>
 8003a4a:	1c43      	adds	r3, r0, #1
 8003a4c:	89a3      	ldrh	r3, [r4, #12]
 8003a4e:	bf15      	itete	ne
 8003a50:	6560      	strne	r0, [r4, #84]	; 0x54
 8003a52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003a5a:	81a3      	strheq	r3, [r4, #12]
 8003a5c:	bf18      	it	ne
 8003a5e:	81a3      	strhne	r3, [r4, #12]
 8003a60:	bd10      	pop	{r4, pc}

08003a62 <__sclose>:
 8003a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a66:	f000 b89d 	b.w	8003ba4 <_close_r>

08003a6a <__swbuf_r>:
 8003a6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a6c:	460e      	mov	r6, r1
 8003a6e:	4614      	mov	r4, r2
 8003a70:	4605      	mov	r5, r0
 8003a72:	b118      	cbz	r0, 8003a7c <__swbuf_r+0x12>
 8003a74:	6a03      	ldr	r3, [r0, #32]
 8003a76:	b90b      	cbnz	r3, 8003a7c <__swbuf_r+0x12>
 8003a78:	f7ff fede 	bl	8003838 <__sinit>
 8003a7c:	69a3      	ldr	r3, [r4, #24]
 8003a7e:	60a3      	str	r3, [r4, #8]
 8003a80:	89a3      	ldrh	r3, [r4, #12]
 8003a82:	071a      	lsls	r2, r3, #28
 8003a84:	d525      	bpl.n	8003ad2 <__swbuf_r+0x68>
 8003a86:	6923      	ldr	r3, [r4, #16]
 8003a88:	b31b      	cbz	r3, 8003ad2 <__swbuf_r+0x68>
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	6922      	ldr	r2, [r4, #16]
 8003a8e:	b2f6      	uxtb	r6, r6
 8003a90:	1a98      	subs	r0, r3, r2
 8003a92:	6963      	ldr	r3, [r4, #20]
 8003a94:	4637      	mov	r7, r6
 8003a96:	4283      	cmp	r3, r0
 8003a98:	dc04      	bgt.n	8003aa4 <__swbuf_r+0x3a>
 8003a9a:	4621      	mov	r1, r4
 8003a9c:	4628      	mov	r0, r5
 8003a9e:	f000 fead 	bl	80047fc <_fflush_r>
 8003aa2:	b9e0      	cbnz	r0, 8003ade <__swbuf_r+0x74>
 8003aa4:	68a3      	ldr	r3, [r4, #8]
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	60a3      	str	r3, [r4, #8]
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	1c5a      	adds	r2, r3, #1
 8003aae:	6022      	str	r2, [r4, #0]
 8003ab0:	701e      	strb	r6, [r3, #0]
 8003ab2:	6962      	ldr	r2, [r4, #20]
 8003ab4:	1c43      	adds	r3, r0, #1
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d004      	beq.n	8003ac4 <__swbuf_r+0x5a>
 8003aba:	89a3      	ldrh	r3, [r4, #12]
 8003abc:	07db      	lsls	r3, r3, #31
 8003abe:	d506      	bpl.n	8003ace <__swbuf_r+0x64>
 8003ac0:	2e0a      	cmp	r6, #10
 8003ac2:	d104      	bne.n	8003ace <__swbuf_r+0x64>
 8003ac4:	4621      	mov	r1, r4
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	f000 fe98 	bl	80047fc <_fflush_r>
 8003acc:	b938      	cbnz	r0, 8003ade <__swbuf_r+0x74>
 8003ace:	4638      	mov	r0, r7
 8003ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ad2:	4621      	mov	r1, r4
 8003ad4:	4628      	mov	r0, r5
 8003ad6:	f000 f805 	bl	8003ae4 <__swsetup_r>
 8003ada:	2800      	cmp	r0, #0
 8003adc:	d0d5      	beq.n	8003a8a <__swbuf_r+0x20>
 8003ade:	f04f 37ff 	mov.w	r7, #4294967295
 8003ae2:	e7f4      	b.n	8003ace <__swbuf_r+0x64>

08003ae4 <__swsetup_r>:
 8003ae4:	b538      	push	{r3, r4, r5, lr}
 8003ae6:	4b2a      	ldr	r3, [pc, #168]	; (8003b90 <__swsetup_r+0xac>)
 8003ae8:	4605      	mov	r5, r0
 8003aea:	6818      	ldr	r0, [r3, #0]
 8003aec:	460c      	mov	r4, r1
 8003aee:	b118      	cbz	r0, 8003af8 <__swsetup_r+0x14>
 8003af0:	6a03      	ldr	r3, [r0, #32]
 8003af2:	b90b      	cbnz	r3, 8003af8 <__swsetup_r+0x14>
 8003af4:	f7ff fea0 	bl	8003838 <__sinit>
 8003af8:	89a3      	ldrh	r3, [r4, #12]
 8003afa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003afe:	0718      	lsls	r0, r3, #28
 8003b00:	d422      	bmi.n	8003b48 <__swsetup_r+0x64>
 8003b02:	06d9      	lsls	r1, r3, #27
 8003b04:	d407      	bmi.n	8003b16 <__swsetup_r+0x32>
 8003b06:	2309      	movs	r3, #9
 8003b08:	602b      	str	r3, [r5, #0]
 8003b0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b12:	81a3      	strh	r3, [r4, #12]
 8003b14:	e034      	b.n	8003b80 <__swsetup_r+0x9c>
 8003b16:	0758      	lsls	r0, r3, #29
 8003b18:	d512      	bpl.n	8003b40 <__swsetup_r+0x5c>
 8003b1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b1c:	b141      	cbz	r1, 8003b30 <__swsetup_r+0x4c>
 8003b1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b22:	4299      	cmp	r1, r3
 8003b24:	d002      	beq.n	8003b2c <__swsetup_r+0x48>
 8003b26:	4628      	mov	r0, r5
 8003b28:	f000 f8c4 	bl	8003cb4 <_free_r>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	6363      	str	r3, [r4, #52]	; 0x34
 8003b30:	89a3      	ldrh	r3, [r4, #12]
 8003b32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003b36:	81a3      	strh	r3, [r4, #12]
 8003b38:	2300      	movs	r3, #0
 8003b3a:	6063      	str	r3, [r4, #4]
 8003b3c:	6923      	ldr	r3, [r4, #16]
 8003b3e:	6023      	str	r3, [r4, #0]
 8003b40:	89a3      	ldrh	r3, [r4, #12]
 8003b42:	f043 0308 	orr.w	r3, r3, #8
 8003b46:	81a3      	strh	r3, [r4, #12]
 8003b48:	6923      	ldr	r3, [r4, #16]
 8003b4a:	b94b      	cbnz	r3, 8003b60 <__swsetup_r+0x7c>
 8003b4c:	89a3      	ldrh	r3, [r4, #12]
 8003b4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b56:	d003      	beq.n	8003b60 <__swsetup_r+0x7c>
 8003b58:	4621      	mov	r1, r4
 8003b5a:	4628      	mov	r0, r5
 8003b5c:	f000 fe9b 	bl	8004896 <__smakebuf_r>
 8003b60:	89a0      	ldrh	r0, [r4, #12]
 8003b62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003b66:	f010 0301 	ands.w	r3, r0, #1
 8003b6a:	d00a      	beq.n	8003b82 <__swsetup_r+0x9e>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	60a3      	str	r3, [r4, #8]
 8003b70:	6963      	ldr	r3, [r4, #20]
 8003b72:	425b      	negs	r3, r3
 8003b74:	61a3      	str	r3, [r4, #24]
 8003b76:	6923      	ldr	r3, [r4, #16]
 8003b78:	b943      	cbnz	r3, 8003b8c <__swsetup_r+0xa8>
 8003b7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003b7e:	d1c4      	bne.n	8003b0a <__swsetup_r+0x26>
 8003b80:	bd38      	pop	{r3, r4, r5, pc}
 8003b82:	0781      	lsls	r1, r0, #30
 8003b84:	bf58      	it	pl
 8003b86:	6963      	ldrpl	r3, [r4, #20]
 8003b88:	60a3      	str	r3, [r4, #8]
 8003b8a:	e7f4      	b.n	8003b76 <__swsetup_r+0x92>
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	e7f7      	b.n	8003b80 <__swsetup_r+0x9c>
 8003b90:	20000064 	.word	0x20000064

08003b94 <memset>:
 8003b94:	4603      	mov	r3, r0
 8003b96:	4402      	add	r2, r0
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d100      	bne.n	8003b9e <memset+0xa>
 8003b9c:	4770      	bx	lr
 8003b9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003ba2:	e7f9      	b.n	8003b98 <memset+0x4>

08003ba4 <_close_r>:
 8003ba4:	b538      	push	{r3, r4, r5, lr}
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	4d05      	ldr	r5, [pc, #20]	; (8003bc0 <_close_r+0x1c>)
 8003baa:	4604      	mov	r4, r0
 8003bac:	4608      	mov	r0, r1
 8003bae:	602b      	str	r3, [r5, #0]
 8003bb0:	f7fc fec2 	bl	8000938 <_close>
 8003bb4:	1c43      	adds	r3, r0, #1
 8003bb6:	d102      	bne.n	8003bbe <_close_r+0x1a>
 8003bb8:	682b      	ldr	r3, [r5, #0]
 8003bba:	b103      	cbz	r3, 8003bbe <_close_r+0x1a>
 8003bbc:	6023      	str	r3, [r4, #0]
 8003bbe:	bd38      	pop	{r3, r4, r5, pc}
 8003bc0:	20000340 	.word	0x20000340

08003bc4 <_lseek_r>:
 8003bc4:	b538      	push	{r3, r4, r5, lr}
 8003bc6:	4604      	mov	r4, r0
 8003bc8:	4608      	mov	r0, r1
 8003bca:	4611      	mov	r1, r2
 8003bcc:	2200      	movs	r2, #0
 8003bce:	4d05      	ldr	r5, [pc, #20]	; (8003be4 <_lseek_r+0x20>)
 8003bd0:	602a      	str	r2, [r5, #0]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	f7fc fed4 	bl	8000980 <_lseek>
 8003bd8:	1c43      	adds	r3, r0, #1
 8003bda:	d102      	bne.n	8003be2 <_lseek_r+0x1e>
 8003bdc:	682b      	ldr	r3, [r5, #0]
 8003bde:	b103      	cbz	r3, 8003be2 <_lseek_r+0x1e>
 8003be0:	6023      	str	r3, [r4, #0]
 8003be2:	bd38      	pop	{r3, r4, r5, pc}
 8003be4:	20000340 	.word	0x20000340

08003be8 <_read_r>:
 8003be8:	b538      	push	{r3, r4, r5, lr}
 8003bea:	4604      	mov	r4, r0
 8003bec:	4608      	mov	r0, r1
 8003bee:	4611      	mov	r1, r2
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	4d05      	ldr	r5, [pc, #20]	; (8003c08 <_read_r+0x20>)
 8003bf4:	602a      	str	r2, [r5, #0]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	f7fc fe65 	bl	80008c6 <_read>
 8003bfc:	1c43      	adds	r3, r0, #1
 8003bfe:	d102      	bne.n	8003c06 <_read_r+0x1e>
 8003c00:	682b      	ldr	r3, [r5, #0]
 8003c02:	b103      	cbz	r3, 8003c06 <_read_r+0x1e>
 8003c04:	6023      	str	r3, [r4, #0]
 8003c06:	bd38      	pop	{r3, r4, r5, pc}
 8003c08:	20000340 	.word	0x20000340

08003c0c <_write_r>:
 8003c0c:	b538      	push	{r3, r4, r5, lr}
 8003c0e:	4604      	mov	r4, r0
 8003c10:	4608      	mov	r0, r1
 8003c12:	4611      	mov	r1, r2
 8003c14:	2200      	movs	r2, #0
 8003c16:	4d05      	ldr	r5, [pc, #20]	; (8003c2c <_write_r+0x20>)
 8003c18:	602a      	str	r2, [r5, #0]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f7fc fe70 	bl	8000900 <_write>
 8003c20:	1c43      	adds	r3, r0, #1
 8003c22:	d102      	bne.n	8003c2a <_write_r+0x1e>
 8003c24:	682b      	ldr	r3, [r5, #0]
 8003c26:	b103      	cbz	r3, 8003c2a <_write_r+0x1e>
 8003c28:	6023      	str	r3, [r4, #0]
 8003c2a:	bd38      	pop	{r3, r4, r5, pc}
 8003c2c:	20000340 	.word	0x20000340

08003c30 <__errno>:
 8003c30:	4b01      	ldr	r3, [pc, #4]	; (8003c38 <__errno+0x8>)
 8003c32:	6818      	ldr	r0, [r3, #0]
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	20000064 	.word	0x20000064

08003c3c <__libc_init_array>:
 8003c3c:	b570      	push	{r4, r5, r6, lr}
 8003c3e:	2600      	movs	r6, #0
 8003c40:	4d0c      	ldr	r5, [pc, #48]	; (8003c74 <__libc_init_array+0x38>)
 8003c42:	4c0d      	ldr	r4, [pc, #52]	; (8003c78 <__libc_init_array+0x3c>)
 8003c44:	1b64      	subs	r4, r4, r5
 8003c46:	10a4      	asrs	r4, r4, #2
 8003c48:	42a6      	cmp	r6, r4
 8003c4a:	d109      	bne.n	8003c60 <__libc_init_array+0x24>
 8003c4c:	f000 ff36 	bl	8004abc <_init>
 8003c50:	2600      	movs	r6, #0
 8003c52:	4d0a      	ldr	r5, [pc, #40]	; (8003c7c <__libc_init_array+0x40>)
 8003c54:	4c0a      	ldr	r4, [pc, #40]	; (8003c80 <__libc_init_array+0x44>)
 8003c56:	1b64      	subs	r4, r4, r5
 8003c58:	10a4      	asrs	r4, r4, #2
 8003c5a:	42a6      	cmp	r6, r4
 8003c5c:	d105      	bne.n	8003c6a <__libc_init_array+0x2e>
 8003c5e:	bd70      	pop	{r4, r5, r6, pc}
 8003c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c64:	4798      	blx	r3
 8003c66:	3601      	adds	r6, #1
 8003c68:	e7ee      	b.n	8003c48 <__libc_init_array+0xc>
 8003c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c6e:	4798      	blx	r3
 8003c70:	3601      	adds	r6, #1
 8003c72:	e7f2      	b.n	8003c5a <__libc_init_array+0x1e>
 8003c74:	08004ce0 	.word	0x08004ce0
 8003c78:	08004ce0 	.word	0x08004ce0
 8003c7c:	08004ce0 	.word	0x08004ce0
 8003c80:	08004ce4 	.word	0x08004ce4

08003c84 <__retarget_lock_init_recursive>:
 8003c84:	4770      	bx	lr

08003c86 <__retarget_lock_acquire_recursive>:
 8003c86:	4770      	bx	lr

08003c88 <__retarget_lock_release_recursive>:
 8003c88:	4770      	bx	lr

08003c8a <memcpy>:
 8003c8a:	440a      	add	r2, r1
 8003c8c:	4291      	cmp	r1, r2
 8003c8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c92:	d100      	bne.n	8003c96 <memcpy+0xc>
 8003c94:	4770      	bx	lr
 8003c96:	b510      	push	{r4, lr}
 8003c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c9c:	4291      	cmp	r1, r2
 8003c9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ca2:	d1f9      	bne.n	8003c98 <memcpy+0xe>
 8003ca4:	bd10      	pop	{r4, pc}

08003ca6 <abort>:
 8003ca6:	2006      	movs	r0, #6
 8003ca8:	b508      	push	{r3, lr}
 8003caa:	f000 fe73 	bl	8004994 <raise>
 8003cae:	2001      	movs	r0, #1
 8003cb0:	f7fc fdff 	bl	80008b2 <_exit>

08003cb4 <_free_r>:
 8003cb4:	b538      	push	{r3, r4, r5, lr}
 8003cb6:	4605      	mov	r5, r0
 8003cb8:	2900      	cmp	r1, #0
 8003cba:	d040      	beq.n	8003d3e <_free_r+0x8a>
 8003cbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cc0:	1f0c      	subs	r4, r1, #4
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bfb8      	it	lt
 8003cc6:	18e4      	addlt	r4, r4, r3
 8003cc8:	f000 f8dc 	bl	8003e84 <__malloc_lock>
 8003ccc:	4a1c      	ldr	r2, [pc, #112]	; (8003d40 <_free_r+0x8c>)
 8003cce:	6813      	ldr	r3, [r2, #0]
 8003cd0:	b933      	cbnz	r3, 8003ce0 <_free_r+0x2c>
 8003cd2:	6063      	str	r3, [r4, #4]
 8003cd4:	6014      	str	r4, [r2, #0]
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cdc:	f000 b8d8 	b.w	8003e90 <__malloc_unlock>
 8003ce0:	42a3      	cmp	r3, r4
 8003ce2:	d908      	bls.n	8003cf6 <_free_r+0x42>
 8003ce4:	6820      	ldr	r0, [r4, #0]
 8003ce6:	1821      	adds	r1, r4, r0
 8003ce8:	428b      	cmp	r3, r1
 8003cea:	bf01      	itttt	eq
 8003cec:	6819      	ldreq	r1, [r3, #0]
 8003cee:	685b      	ldreq	r3, [r3, #4]
 8003cf0:	1809      	addeq	r1, r1, r0
 8003cf2:	6021      	streq	r1, [r4, #0]
 8003cf4:	e7ed      	b.n	8003cd2 <_free_r+0x1e>
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	b10b      	cbz	r3, 8003d00 <_free_r+0x4c>
 8003cfc:	42a3      	cmp	r3, r4
 8003cfe:	d9fa      	bls.n	8003cf6 <_free_r+0x42>
 8003d00:	6811      	ldr	r1, [r2, #0]
 8003d02:	1850      	adds	r0, r2, r1
 8003d04:	42a0      	cmp	r0, r4
 8003d06:	d10b      	bne.n	8003d20 <_free_r+0x6c>
 8003d08:	6820      	ldr	r0, [r4, #0]
 8003d0a:	4401      	add	r1, r0
 8003d0c:	1850      	adds	r0, r2, r1
 8003d0e:	4283      	cmp	r3, r0
 8003d10:	6011      	str	r1, [r2, #0]
 8003d12:	d1e0      	bne.n	8003cd6 <_free_r+0x22>
 8003d14:	6818      	ldr	r0, [r3, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	4408      	add	r0, r1
 8003d1a:	6010      	str	r0, [r2, #0]
 8003d1c:	6053      	str	r3, [r2, #4]
 8003d1e:	e7da      	b.n	8003cd6 <_free_r+0x22>
 8003d20:	d902      	bls.n	8003d28 <_free_r+0x74>
 8003d22:	230c      	movs	r3, #12
 8003d24:	602b      	str	r3, [r5, #0]
 8003d26:	e7d6      	b.n	8003cd6 <_free_r+0x22>
 8003d28:	6820      	ldr	r0, [r4, #0]
 8003d2a:	1821      	adds	r1, r4, r0
 8003d2c:	428b      	cmp	r3, r1
 8003d2e:	bf01      	itttt	eq
 8003d30:	6819      	ldreq	r1, [r3, #0]
 8003d32:	685b      	ldreq	r3, [r3, #4]
 8003d34:	1809      	addeq	r1, r1, r0
 8003d36:	6021      	streq	r1, [r4, #0]
 8003d38:	6063      	str	r3, [r4, #4]
 8003d3a:	6054      	str	r4, [r2, #4]
 8003d3c:	e7cb      	b.n	8003cd6 <_free_r+0x22>
 8003d3e:	bd38      	pop	{r3, r4, r5, pc}
 8003d40:	20000348 	.word	0x20000348

08003d44 <sbrk_aligned>:
 8003d44:	b570      	push	{r4, r5, r6, lr}
 8003d46:	4e0e      	ldr	r6, [pc, #56]	; (8003d80 <sbrk_aligned+0x3c>)
 8003d48:	460c      	mov	r4, r1
 8003d4a:	6831      	ldr	r1, [r6, #0]
 8003d4c:	4605      	mov	r5, r0
 8003d4e:	b911      	cbnz	r1, 8003d56 <sbrk_aligned+0x12>
 8003d50:	f000 fe5e 	bl	8004a10 <_sbrk_r>
 8003d54:	6030      	str	r0, [r6, #0]
 8003d56:	4621      	mov	r1, r4
 8003d58:	4628      	mov	r0, r5
 8003d5a:	f000 fe59 	bl	8004a10 <_sbrk_r>
 8003d5e:	1c43      	adds	r3, r0, #1
 8003d60:	d00a      	beq.n	8003d78 <sbrk_aligned+0x34>
 8003d62:	1cc4      	adds	r4, r0, #3
 8003d64:	f024 0403 	bic.w	r4, r4, #3
 8003d68:	42a0      	cmp	r0, r4
 8003d6a:	d007      	beq.n	8003d7c <sbrk_aligned+0x38>
 8003d6c:	1a21      	subs	r1, r4, r0
 8003d6e:	4628      	mov	r0, r5
 8003d70:	f000 fe4e 	bl	8004a10 <_sbrk_r>
 8003d74:	3001      	adds	r0, #1
 8003d76:	d101      	bne.n	8003d7c <sbrk_aligned+0x38>
 8003d78:	f04f 34ff 	mov.w	r4, #4294967295
 8003d7c:	4620      	mov	r0, r4
 8003d7e:	bd70      	pop	{r4, r5, r6, pc}
 8003d80:	2000034c 	.word	0x2000034c

08003d84 <_malloc_r>:
 8003d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d88:	1ccd      	adds	r5, r1, #3
 8003d8a:	f025 0503 	bic.w	r5, r5, #3
 8003d8e:	3508      	adds	r5, #8
 8003d90:	2d0c      	cmp	r5, #12
 8003d92:	bf38      	it	cc
 8003d94:	250c      	movcc	r5, #12
 8003d96:	2d00      	cmp	r5, #0
 8003d98:	4607      	mov	r7, r0
 8003d9a:	db01      	blt.n	8003da0 <_malloc_r+0x1c>
 8003d9c:	42a9      	cmp	r1, r5
 8003d9e:	d905      	bls.n	8003dac <_malloc_r+0x28>
 8003da0:	230c      	movs	r3, #12
 8003da2:	2600      	movs	r6, #0
 8003da4:	603b      	str	r3, [r7, #0]
 8003da6:	4630      	mov	r0, r6
 8003da8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003dac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003e80 <_malloc_r+0xfc>
 8003db0:	f000 f868 	bl	8003e84 <__malloc_lock>
 8003db4:	f8d8 3000 	ldr.w	r3, [r8]
 8003db8:	461c      	mov	r4, r3
 8003dba:	bb5c      	cbnz	r4, 8003e14 <_malloc_r+0x90>
 8003dbc:	4629      	mov	r1, r5
 8003dbe:	4638      	mov	r0, r7
 8003dc0:	f7ff ffc0 	bl	8003d44 <sbrk_aligned>
 8003dc4:	1c43      	adds	r3, r0, #1
 8003dc6:	4604      	mov	r4, r0
 8003dc8:	d155      	bne.n	8003e76 <_malloc_r+0xf2>
 8003dca:	f8d8 4000 	ldr.w	r4, [r8]
 8003dce:	4626      	mov	r6, r4
 8003dd0:	2e00      	cmp	r6, #0
 8003dd2:	d145      	bne.n	8003e60 <_malloc_r+0xdc>
 8003dd4:	2c00      	cmp	r4, #0
 8003dd6:	d048      	beq.n	8003e6a <_malloc_r+0xe6>
 8003dd8:	6823      	ldr	r3, [r4, #0]
 8003dda:	4631      	mov	r1, r6
 8003ddc:	4638      	mov	r0, r7
 8003dde:	eb04 0903 	add.w	r9, r4, r3
 8003de2:	f000 fe15 	bl	8004a10 <_sbrk_r>
 8003de6:	4581      	cmp	r9, r0
 8003de8:	d13f      	bne.n	8003e6a <_malloc_r+0xe6>
 8003dea:	6821      	ldr	r1, [r4, #0]
 8003dec:	4638      	mov	r0, r7
 8003dee:	1a6d      	subs	r5, r5, r1
 8003df0:	4629      	mov	r1, r5
 8003df2:	f7ff ffa7 	bl	8003d44 <sbrk_aligned>
 8003df6:	3001      	adds	r0, #1
 8003df8:	d037      	beq.n	8003e6a <_malloc_r+0xe6>
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	442b      	add	r3, r5
 8003dfe:	6023      	str	r3, [r4, #0]
 8003e00:	f8d8 3000 	ldr.w	r3, [r8]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d038      	beq.n	8003e7a <_malloc_r+0xf6>
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	42a2      	cmp	r2, r4
 8003e0c:	d12b      	bne.n	8003e66 <_malloc_r+0xe2>
 8003e0e:	2200      	movs	r2, #0
 8003e10:	605a      	str	r2, [r3, #4]
 8003e12:	e00f      	b.n	8003e34 <_malloc_r+0xb0>
 8003e14:	6822      	ldr	r2, [r4, #0]
 8003e16:	1b52      	subs	r2, r2, r5
 8003e18:	d41f      	bmi.n	8003e5a <_malloc_r+0xd6>
 8003e1a:	2a0b      	cmp	r2, #11
 8003e1c:	d917      	bls.n	8003e4e <_malloc_r+0xca>
 8003e1e:	1961      	adds	r1, r4, r5
 8003e20:	42a3      	cmp	r3, r4
 8003e22:	6025      	str	r5, [r4, #0]
 8003e24:	bf18      	it	ne
 8003e26:	6059      	strne	r1, [r3, #4]
 8003e28:	6863      	ldr	r3, [r4, #4]
 8003e2a:	bf08      	it	eq
 8003e2c:	f8c8 1000 	streq.w	r1, [r8]
 8003e30:	5162      	str	r2, [r4, r5]
 8003e32:	604b      	str	r3, [r1, #4]
 8003e34:	4638      	mov	r0, r7
 8003e36:	f104 060b 	add.w	r6, r4, #11
 8003e3a:	f000 f829 	bl	8003e90 <__malloc_unlock>
 8003e3e:	f026 0607 	bic.w	r6, r6, #7
 8003e42:	1d23      	adds	r3, r4, #4
 8003e44:	1af2      	subs	r2, r6, r3
 8003e46:	d0ae      	beq.n	8003da6 <_malloc_r+0x22>
 8003e48:	1b9b      	subs	r3, r3, r6
 8003e4a:	50a3      	str	r3, [r4, r2]
 8003e4c:	e7ab      	b.n	8003da6 <_malloc_r+0x22>
 8003e4e:	42a3      	cmp	r3, r4
 8003e50:	6862      	ldr	r2, [r4, #4]
 8003e52:	d1dd      	bne.n	8003e10 <_malloc_r+0x8c>
 8003e54:	f8c8 2000 	str.w	r2, [r8]
 8003e58:	e7ec      	b.n	8003e34 <_malloc_r+0xb0>
 8003e5a:	4623      	mov	r3, r4
 8003e5c:	6864      	ldr	r4, [r4, #4]
 8003e5e:	e7ac      	b.n	8003dba <_malloc_r+0x36>
 8003e60:	4634      	mov	r4, r6
 8003e62:	6876      	ldr	r6, [r6, #4]
 8003e64:	e7b4      	b.n	8003dd0 <_malloc_r+0x4c>
 8003e66:	4613      	mov	r3, r2
 8003e68:	e7cc      	b.n	8003e04 <_malloc_r+0x80>
 8003e6a:	230c      	movs	r3, #12
 8003e6c:	4638      	mov	r0, r7
 8003e6e:	603b      	str	r3, [r7, #0]
 8003e70:	f000 f80e 	bl	8003e90 <__malloc_unlock>
 8003e74:	e797      	b.n	8003da6 <_malloc_r+0x22>
 8003e76:	6025      	str	r5, [r4, #0]
 8003e78:	e7dc      	b.n	8003e34 <_malloc_r+0xb0>
 8003e7a:	605b      	str	r3, [r3, #4]
 8003e7c:	deff      	udf	#255	; 0xff
 8003e7e:	bf00      	nop
 8003e80:	20000348 	.word	0x20000348

08003e84 <__malloc_lock>:
 8003e84:	4801      	ldr	r0, [pc, #4]	; (8003e8c <__malloc_lock+0x8>)
 8003e86:	f7ff befe 	b.w	8003c86 <__retarget_lock_acquire_recursive>
 8003e8a:	bf00      	nop
 8003e8c:	20000344 	.word	0x20000344

08003e90 <__malloc_unlock>:
 8003e90:	4801      	ldr	r0, [pc, #4]	; (8003e98 <__malloc_unlock+0x8>)
 8003e92:	f7ff bef9 	b.w	8003c88 <__retarget_lock_release_recursive>
 8003e96:	bf00      	nop
 8003e98:	20000344 	.word	0x20000344

08003e9c <__ssputs_r>:
 8003e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ea0:	461f      	mov	r7, r3
 8003ea2:	688e      	ldr	r6, [r1, #8]
 8003ea4:	4682      	mov	sl, r0
 8003ea6:	42be      	cmp	r6, r7
 8003ea8:	460c      	mov	r4, r1
 8003eaa:	4690      	mov	r8, r2
 8003eac:	680b      	ldr	r3, [r1, #0]
 8003eae:	d82c      	bhi.n	8003f0a <__ssputs_r+0x6e>
 8003eb0:	898a      	ldrh	r2, [r1, #12]
 8003eb2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003eb6:	d026      	beq.n	8003f06 <__ssputs_r+0x6a>
 8003eb8:	6965      	ldr	r5, [r4, #20]
 8003eba:	6909      	ldr	r1, [r1, #16]
 8003ebc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ec0:	eba3 0901 	sub.w	r9, r3, r1
 8003ec4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ec8:	1c7b      	adds	r3, r7, #1
 8003eca:	444b      	add	r3, r9
 8003ecc:	106d      	asrs	r5, r5, #1
 8003ece:	429d      	cmp	r5, r3
 8003ed0:	bf38      	it	cc
 8003ed2:	461d      	movcc	r5, r3
 8003ed4:	0553      	lsls	r3, r2, #21
 8003ed6:	d527      	bpl.n	8003f28 <__ssputs_r+0x8c>
 8003ed8:	4629      	mov	r1, r5
 8003eda:	f7ff ff53 	bl	8003d84 <_malloc_r>
 8003ede:	4606      	mov	r6, r0
 8003ee0:	b360      	cbz	r0, 8003f3c <__ssputs_r+0xa0>
 8003ee2:	464a      	mov	r2, r9
 8003ee4:	6921      	ldr	r1, [r4, #16]
 8003ee6:	f7ff fed0 	bl	8003c8a <memcpy>
 8003eea:	89a3      	ldrh	r3, [r4, #12]
 8003eec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ef4:	81a3      	strh	r3, [r4, #12]
 8003ef6:	6126      	str	r6, [r4, #16]
 8003ef8:	444e      	add	r6, r9
 8003efa:	6026      	str	r6, [r4, #0]
 8003efc:	463e      	mov	r6, r7
 8003efe:	6165      	str	r5, [r4, #20]
 8003f00:	eba5 0509 	sub.w	r5, r5, r9
 8003f04:	60a5      	str	r5, [r4, #8]
 8003f06:	42be      	cmp	r6, r7
 8003f08:	d900      	bls.n	8003f0c <__ssputs_r+0x70>
 8003f0a:	463e      	mov	r6, r7
 8003f0c:	4632      	mov	r2, r6
 8003f0e:	4641      	mov	r1, r8
 8003f10:	6820      	ldr	r0, [r4, #0]
 8003f12:	f000 fcfc 	bl	800490e <memmove>
 8003f16:	2000      	movs	r0, #0
 8003f18:	68a3      	ldr	r3, [r4, #8]
 8003f1a:	1b9b      	subs	r3, r3, r6
 8003f1c:	60a3      	str	r3, [r4, #8]
 8003f1e:	6823      	ldr	r3, [r4, #0]
 8003f20:	4433      	add	r3, r6
 8003f22:	6023      	str	r3, [r4, #0]
 8003f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f28:	462a      	mov	r2, r5
 8003f2a:	f000 fd8f 	bl	8004a4c <_realloc_r>
 8003f2e:	4606      	mov	r6, r0
 8003f30:	2800      	cmp	r0, #0
 8003f32:	d1e0      	bne.n	8003ef6 <__ssputs_r+0x5a>
 8003f34:	4650      	mov	r0, sl
 8003f36:	6921      	ldr	r1, [r4, #16]
 8003f38:	f7ff febc 	bl	8003cb4 <_free_r>
 8003f3c:	230c      	movs	r3, #12
 8003f3e:	f8ca 3000 	str.w	r3, [sl]
 8003f42:	89a3      	ldrh	r3, [r4, #12]
 8003f44:	f04f 30ff 	mov.w	r0, #4294967295
 8003f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f4c:	81a3      	strh	r3, [r4, #12]
 8003f4e:	e7e9      	b.n	8003f24 <__ssputs_r+0x88>

08003f50 <_svfiprintf_r>:
 8003f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f54:	4698      	mov	r8, r3
 8003f56:	898b      	ldrh	r3, [r1, #12]
 8003f58:	4607      	mov	r7, r0
 8003f5a:	061b      	lsls	r3, r3, #24
 8003f5c:	460d      	mov	r5, r1
 8003f5e:	4614      	mov	r4, r2
 8003f60:	b09d      	sub	sp, #116	; 0x74
 8003f62:	d50e      	bpl.n	8003f82 <_svfiprintf_r+0x32>
 8003f64:	690b      	ldr	r3, [r1, #16]
 8003f66:	b963      	cbnz	r3, 8003f82 <_svfiprintf_r+0x32>
 8003f68:	2140      	movs	r1, #64	; 0x40
 8003f6a:	f7ff ff0b 	bl	8003d84 <_malloc_r>
 8003f6e:	6028      	str	r0, [r5, #0]
 8003f70:	6128      	str	r0, [r5, #16]
 8003f72:	b920      	cbnz	r0, 8003f7e <_svfiprintf_r+0x2e>
 8003f74:	230c      	movs	r3, #12
 8003f76:	603b      	str	r3, [r7, #0]
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	e0d0      	b.n	8004120 <_svfiprintf_r+0x1d0>
 8003f7e:	2340      	movs	r3, #64	; 0x40
 8003f80:	616b      	str	r3, [r5, #20]
 8003f82:	2300      	movs	r3, #0
 8003f84:	9309      	str	r3, [sp, #36]	; 0x24
 8003f86:	2320      	movs	r3, #32
 8003f88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f8c:	2330      	movs	r3, #48	; 0x30
 8003f8e:	f04f 0901 	mov.w	r9, #1
 8003f92:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f96:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8004138 <_svfiprintf_r+0x1e8>
 8003f9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f9e:	4623      	mov	r3, r4
 8003fa0:	469a      	mov	sl, r3
 8003fa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fa6:	b10a      	cbz	r2, 8003fac <_svfiprintf_r+0x5c>
 8003fa8:	2a25      	cmp	r2, #37	; 0x25
 8003faa:	d1f9      	bne.n	8003fa0 <_svfiprintf_r+0x50>
 8003fac:	ebba 0b04 	subs.w	fp, sl, r4
 8003fb0:	d00b      	beq.n	8003fca <_svfiprintf_r+0x7a>
 8003fb2:	465b      	mov	r3, fp
 8003fb4:	4622      	mov	r2, r4
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	4638      	mov	r0, r7
 8003fba:	f7ff ff6f 	bl	8003e9c <__ssputs_r>
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	f000 80a9 	beq.w	8004116 <_svfiprintf_r+0x1c6>
 8003fc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fc6:	445a      	add	r2, fp
 8003fc8:	9209      	str	r2, [sp, #36]	; 0x24
 8003fca:	f89a 3000 	ldrb.w	r3, [sl]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f000 80a1 	beq.w	8004116 <_svfiprintf_r+0x1c6>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8003fda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fde:	f10a 0a01 	add.w	sl, sl, #1
 8003fe2:	9304      	str	r3, [sp, #16]
 8003fe4:	9307      	str	r3, [sp, #28]
 8003fe6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fea:	931a      	str	r3, [sp, #104]	; 0x68
 8003fec:	4654      	mov	r4, sl
 8003fee:	2205      	movs	r2, #5
 8003ff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff4:	4850      	ldr	r0, [pc, #320]	; (8004138 <_svfiprintf_r+0x1e8>)
 8003ff6:	f000 fd1b 	bl	8004a30 <memchr>
 8003ffa:	9a04      	ldr	r2, [sp, #16]
 8003ffc:	b9d8      	cbnz	r0, 8004036 <_svfiprintf_r+0xe6>
 8003ffe:	06d0      	lsls	r0, r2, #27
 8004000:	bf44      	itt	mi
 8004002:	2320      	movmi	r3, #32
 8004004:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004008:	0711      	lsls	r1, r2, #28
 800400a:	bf44      	itt	mi
 800400c:	232b      	movmi	r3, #43	; 0x2b
 800400e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004012:	f89a 3000 	ldrb.w	r3, [sl]
 8004016:	2b2a      	cmp	r3, #42	; 0x2a
 8004018:	d015      	beq.n	8004046 <_svfiprintf_r+0xf6>
 800401a:	4654      	mov	r4, sl
 800401c:	2000      	movs	r0, #0
 800401e:	f04f 0c0a 	mov.w	ip, #10
 8004022:	9a07      	ldr	r2, [sp, #28]
 8004024:	4621      	mov	r1, r4
 8004026:	f811 3b01 	ldrb.w	r3, [r1], #1
 800402a:	3b30      	subs	r3, #48	; 0x30
 800402c:	2b09      	cmp	r3, #9
 800402e:	d94d      	bls.n	80040cc <_svfiprintf_r+0x17c>
 8004030:	b1b0      	cbz	r0, 8004060 <_svfiprintf_r+0x110>
 8004032:	9207      	str	r2, [sp, #28]
 8004034:	e014      	b.n	8004060 <_svfiprintf_r+0x110>
 8004036:	eba0 0308 	sub.w	r3, r0, r8
 800403a:	fa09 f303 	lsl.w	r3, r9, r3
 800403e:	4313      	orrs	r3, r2
 8004040:	46a2      	mov	sl, r4
 8004042:	9304      	str	r3, [sp, #16]
 8004044:	e7d2      	b.n	8003fec <_svfiprintf_r+0x9c>
 8004046:	9b03      	ldr	r3, [sp, #12]
 8004048:	1d19      	adds	r1, r3, #4
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	9103      	str	r1, [sp, #12]
 800404e:	2b00      	cmp	r3, #0
 8004050:	bfbb      	ittet	lt
 8004052:	425b      	neglt	r3, r3
 8004054:	f042 0202 	orrlt.w	r2, r2, #2
 8004058:	9307      	strge	r3, [sp, #28]
 800405a:	9307      	strlt	r3, [sp, #28]
 800405c:	bfb8      	it	lt
 800405e:	9204      	strlt	r2, [sp, #16]
 8004060:	7823      	ldrb	r3, [r4, #0]
 8004062:	2b2e      	cmp	r3, #46	; 0x2e
 8004064:	d10c      	bne.n	8004080 <_svfiprintf_r+0x130>
 8004066:	7863      	ldrb	r3, [r4, #1]
 8004068:	2b2a      	cmp	r3, #42	; 0x2a
 800406a:	d134      	bne.n	80040d6 <_svfiprintf_r+0x186>
 800406c:	9b03      	ldr	r3, [sp, #12]
 800406e:	3402      	adds	r4, #2
 8004070:	1d1a      	adds	r2, r3, #4
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	9203      	str	r2, [sp, #12]
 8004076:	2b00      	cmp	r3, #0
 8004078:	bfb8      	it	lt
 800407a:	f04f 33ff 	movlt.w	r3, #4294967295
 800407e:	9305      	str	r3, [sp, #20]
 8004080:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800413c <_svfiprintf_r+0x1ec>
 8004084:	2203      	movs	r2, #3
 8004086:	4650      	mov	r0, sl
 8004088:	7821      	ldrb	r1, [r4, #0]
 800408a:	f000 fcd1 	bl	8004a30 <memchr>
 800408e:	b138      	cbz	r0, 80040a0 <_svfiprintf_r+0x150>
 8004090:	2240      	movs	r2, #64	; 0x40
 8004092:	9b04      	ldr	r3, [sp, #16]
 8004094:	eba0 000a 	sub.w	r0, r0, sl
 8004098:	4082      	lsls	r2, r0
 800409a:	4313      	orrs	r3, r2
 800409c:	3401      	adds	r4, #1
 800409e:	9304      	str	r3, [sp, #16]
 80040a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a4:	2206      	movs	r2, #6
 80040a6:	4826      	ldr	r0, [pc, #152]	; (8004140 <_svfiprintf_r+0x1f0>)
 80040a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80040ac:	f000 fcc0 	bl	8004a30 <memchr>
 80040b0:	2800      	cmp	r0, #0
 80040b2:	d038      	beq.n	8004126 <_svfiprintf_r+0x1d6>
 80040b4:	4b23      	ldr	r3, [pc, #140]	; (8004144 <_svfiprintf_r+0x1f4>)
 80040b6:	bb1b      	cbnz	r3, 8004100 <_svfiprintf_r+0x1b0>
 80040b8:	9b03      	ldr	r3, [sp, #12]
 80040ba:	3307      	adds	r3, #7
 80040bc:	f023 0307 	bic.w	r3, r3, #7
 80040c0:	3308      	adds	r3, #8
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040c6:	4433      	add	r3, r6
 80040c8:	9309      	str	r3, [sp, #36]	; 0x24
 80040ca:	e768      	b.n	8003f9e <_svfiprintf_r+0x4e>
 80040cc:	460c      	mov	r4, r1
 80040ce:	2001      	movs	r0, #1
 80040d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80040d4:	e7a6      	b.n	8004024 <_svfiprintf_r+0xd4>
 80040d6:	2300      	movs	r3, #0
 80040d8:	f04f 0c0a 	mov.w	ip, #10
 80040dc:	4619      	mov	r1, r3
 80040de:	3401      	adds	r4, #1
 80040e0:	9305      	str	r3, [sp, #20]
 80040e2:	4620      	mov	r0, r4
 80040e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040e8:	3a30      	subs	r2, #48	; 0x30
 80040ea:	2a09      	cmp	r2, #9
 80040ec:	d903      	bls.n	80040f6 <_svfiprintf_r+0x1a6>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0c6      	beq.n	8004080 <_svfiprintf_r+0x130>
 80040f2:	9105      	str	r1, [sp, #20]
 80040f4:	e7c4      	b.n	8004080 <_svfiprintf_r+0x130>
 80040f6:	4604      	mov	r4, r0
 80040f8:	2301      	movs	r3, #1
 80040fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80040fe:	e7f0      	b.n	80040e2 <_svfiprintf_r+0x192>
 8004100:	ab03      	add	r3, sp, #12
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	462a      	mov	r2, r5
 8004106:	4638      	mov	r0, r7
 8004108:	4b0f      	ldr	r3, [pc, #60]	; (8004148 <_svfiprintf_r+0x1f8>)
 800410a:	a904      	add	r1, sp, #16
 800410c:	f3af 8000 	nop.w
 8004110:	1c42      	adds	r2, r0, #1
 8004112:	4606      	mov	r6, r0
 8004114:	d1d6      	bne.n	80040c4 <_svfiprintf_r+0x174>
 8004116:	89ab      	ldrh	r3, [r5, #12]
 8004118:	065b      	lsls	r3, r3, #25
 800411a:	f53f af2d 	bmi.w	8003f78 <_svfiprintf_r+0x28>
 800411e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004120:	b01d      	add	sp, #116	; 0x74
 8004122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004126:	ab03      	add	r3, sp, #12
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	462a      	mov	r2, r5
 800412c:	4638      	mov	r0, r7
 800412e:	4b06      	ldr	r3, [pc, #24]	; (8004148 <_svfiprintf_r+0x1f8>)
 8004130:	a904      	add	r1, sp, #16
 8004132:	f000 f9bf 	bl	80044b4 <_printf_i>
 8004136:	e7eb      	b.n	8004110 <_svfiprintf_r+0x1c0>
 8004138:	08004cad 	.word	0x08004cad
 800413c:	08004cb3 	.word	0x08004cb3
 8004140:	08004cb7 	.word	0x08004cb7
 8004144:	00000000 	.word	0x00000000
 8004148:	08003e9d 	.word	0x08003e9d

0800414c <__sfputc_r>:
 800414c:	6893      	ldr	r3, [r2, #8]
 800414e:	b410      	push	{r4}
 8004150:	3b01      	subs	r3, #1
 8004152:	2b00      	cmp	r3, #0
 8004154:	6093      	str	r3, [r2, #8]
 8004156:	da07      	bge.n	8004168 <__sfputc_r+0x1c>
 8004158:	6994      	ldr	r4, [r2, #24]
 800415a:	42a3      	cmp	r3, r4
 800415c:	db01      	blt.n	8004162 <__sfputc_r+0x16>
 800415e:	290a      	cmp	r1, #10
 8004160:	d102      	bne.n	8004168 <__sfputc_r+0x1c>
 8004162:	bc10      	pop	{r4}
 8004164:	f7ff bc81 	b.w	8003a6a <__swbuf_r>
 8004168:	6813      	ldr	r3, [r2, #0]
 800416a:	1c58      	adds	r0, r3, #1
 800416c:	6010      	str	r0, [r2, #0]
 800416e:	7019      	strb	r1, [r3, #0]
 8004170:	4608      	mov	r0, r1
 8004172:	bc10      	pop	{r4}
 8004174:	4770      	bx	lr

08004176 <__sfputs_r>:
 8004176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004178:	4606      	mov	r6, r0
 800417a:	460f      	mov	r7, r1
 800417c:	4614      	mov	r4, r2
 800417e:	18d5      	adds	r5, r2, r3
 8004180:	42ac      	cmp	r4, r5
 8004182:	d101      	bne.n	8004188 <__sfputs_r+0x12>
 8004184:	2000      	movs	r0, #0
 8004186:	e007      	b.n	8004198 <__sfputs_r+0x22>
 8004188:	463a      	mov	r2, r7
 800418a:	4630      	mov	r0, r6
 800418c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004190:	f7ff ffdc 	bl	800414c <__sfputc_r>
 8004194:	1c43      	adds	r3, r0, #1
 8004196:	d1f3      	bne.n	8004180 <__sfputs_r+0xa>
 8004198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800419c <_vfiprintf_r>:
 800419c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a0:	460d      	mov	r5, r1
 80041a2:	4614      	mov	r4, r2
 80041a4:	4698      	mov	r8, r3
 80041a6:	4606      	mov	r6, r0
 80041a8:	b09d      	sub	sp, #116	; 0x74
 80041aa:	b118      	cbz	r0, 80041b4 <_vfiprintf_r+0x18>
 80041ac:	6a03      	ldr	r3, [r0, #32]
 80041ae:	b90b      	cbnz	r3, 80041b4 <_vfiprintf_r+0x18>
 80041b0:	f7ff fb42 	bl	8003838 <__sinit>
 80041b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041b6:	07d9      	lsls	r1, r3, #31
 80041b8:	d405      	bmi.n	80041c6 <_vfiprintf_r+0x2a>
 80041ba:	89ab      	ldrh	r3, [r5, #12]
 80041bc:	059a      	lsls	r2, r3, #22
 80041be:	d402      	bmi.n	80041c6 <_vfiprintf_r+0x2a>
 80041c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041c2:	f7ff fd60 	bl	8003c86 <__retarget_lock_acquire_recursive>
 80041c6:	89ab      	ldrh	r3, [r5, #12]
 80041c8:	071b      	lsls	r3, r3, #28
 80041ca:	d501      	bpl.n	80041d0 <_vfiprintf_r+0x34>
 80041cc:	692b      	ldr	r3, [r5, #16]
 80041ce:	b99b      	cbnz	r3, 80041f8 <_vfiprintf_r+0x5c>
 80041d0:	4629      	mov	r1, r5
 80041d2:	4630      	mov	r0, r6
 80041d4:	f7ff fc86 	bl	8003ae4 <__swsetup_r>
 80041d8:	b170      	cbz	r0, 80041f8 <_vfiprintf_r+0x5c>
 80041da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041dc:	07dc      	lsls	r4, r3, #31
 80041de:	d504      	bpl.n	80041ea <_vfiprintf_r+0x4e>
 80041e0:	f04f 30ff 	mov.w	r0, #4294967295
 80041e4:	b01d      	add	sp, #116	; 0x74
 80041e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041ea:	89ab      	ldrh	r3, [r5, #12]
 80041ec:	0598      	lsls	r0, r3, #22
 80041ee:	d4f7      	bmi.n	80041e0 <_vfiprintf_r+0x44>
 80041f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041f2:	f7ff fd49 	bl	8003c88 <__retarget_lock_release_recursive>
 80041f6:	e7f3      	b.n	80041e0 <_vfiprintf_r+0x44>
 80041f8:	2300      	movs	r3, #0
 80041fa:	9309      	str	r3, [sp, #36]	; 0x24
 80041fc:	2320      	movs	r3, #32
 80041fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004202:	2330      	movs	r3, #48	; 0x30
 8004204:	f04f 0901 	mov.w	r9, #1
 8004208:	f8cd 800c 	str.w	r8, [sp, #12]
 800420c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80043bc <_vfiprintf_r+0x220>
 8004210:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004214:	4623      	mov	r3, r4
 8004216:	469a      	mov	sl, r3
 8004218:	f813 2b01 	ldrb.w	r2, [r3], #1
 800421c:	b10a      	cbz	r2, 8004222 <_vfiprintf_r+0x86>
 800421e:	2a25      	cmp	r2, #37	; 0x25
 8004220:	d1f9      	bne.n	8004216 <_vfiprintf_r+0x7a>
 8004222:	ebba 0b04 	subs.w	fp, sl, r4
 8004226:	d00b      	beq.n	8004240 <_vfiprintf_r+0xa4>
 8004228:	465b      	mov	r3, fp
 800422a:	4622      	mov	r2, r4
 800422c:	4629      	mov	r1, r5
 800422e:	4630      	mov	r0, r6
 8004230:	f7ff ffa1 	bl	8004176 <__sfputs_r>
 8004234:	3001      	adds	r0, #1
 8004236:	f000 80a9 	beq.w	800438c <_vfiprintf_r+0x1f0>
 800423a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800423c:	445a      	add	r2, fp
 800423e:	9209      	str	r2, [sp, #36]	; 0x24
 8004240:	f89a 3000 	ldrb.w	r3, [sl]
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 80a1 	beq.w	800438c <_vfiprintf_r+0x1f0>
 800424a:	2300      	movs	r3, #0
 800424c:	f04f 32ff 	mov.w	r2, #4294967295
 8004250:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004254:	f10a 0a01 	add.w	sl, sl, #1
 8004258:	9304      	str	r3, [sp, #16]
 800425a:	9307      	str	r3, [sp, #28]
 800425c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004260:	931a      	str	r3, [sp, #104]	; 0x68
 8004262:	4654      	mov	r4, sl
 8004264:	2205      	movs	r2, #5
 8004266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800426a:	4854      	ldr	r0, [pc, #336]	; (80043bc <_vfiprintf_r+0x220>)
 800426c:	f000 fbe0 	bl	8004a30 <memchr>
 8004270:	9a04      	ldr	r2, [sp, #16]
 8004272:	b9d8      	cbnz	r0, 80042ac <_vfiprintf_r+0x110>
 8004274:	06d1      	lsls	r1, r2, #27
 8004276:	bf44      	itt	mi
 8004278:	2320      	movmi	r3, #32
 800427a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800427e:	0713      	lsls	r3, r2, #28
 8004280:	bf44      	itt	mi
 8004282:	232b      	movmi	r3, #43	; 0x2b
 8004284:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004288:	f89a 3000 	ldrb.w	r3, [sl]
 800428c:	2b2a      	cmp	r3, #42	; 0x2a
 800428e:	d015      	beq.n	80042bc <_vfiprintf_r+0x120>
 8004290:	4654      	mov	r4, sl
 8004292:	2000      	movs	r0, #0
 8004294:	f04f 0c0a 	mov.w	ip, #10
 8004298:	9a07      	ldr	r2, [sp, #28]
 800429a:	4621      	mov	r1, r4
 800429c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042a0:	3b30      	subs	r3, #48	; 0x30
 80042a2:	2b09      	cmp	r3, #9
 80042a4:	d94d      	bls.n	8004342 <_vfiprintf_r+0x1a6>
 80042a6:	b1b0      	cbz	r0, 80042d6 <_vfiprintf_r+0x13a>
 80042a8:	9207      	str	r2, [sp, #28]
 80042aa:	e014      	b.n	80042d6 <_vfiprintf_r+0x13a>
 80042ac:	eba0 0308 	sub.w	r3, r0, r8
 80042b0:	fa09 f303 	lsl.w	r3, r9, r3
 80042b4:	4313      	orrs	r3, r2
 80042b6:	46a2      	mov	sl, r4
 80042b8:	9304      	str	r3, [sp, #16]
 80042ba:	e7d2      	b.n	8004262 <_vfiprintf_r+0xc6>
 80042bc:	9b03      	ldr	r3, [sp, #12]
 80042be:	1d19      	adds	r1, r3, #4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	9103      	str	r1, [sp, #12]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	bfbb      	ittet	lt
 80042c8:	425b      	neglt	r3, r3
 80042ca:	f042 0202 	orrlt.w	r2, r2, #2
 80042ce:	9307      	strge	r3, [sp, #28]
 80042d0:	9307      	strlt	r3, [sp, #28]
 80042d2:	bfb8      	it	lt
 80042d4:	9204      	strlt	r2, [sp, #16]
 80042d6:	7823      	ldrb	r3, [r4, #0]
 80042d8:	2b2e      	cmp	r3, #46	; 0x2e
 80042da:	d10c      	bne.n	80042f6 <_vfiprintf_r+0x15a>
 80042dc:	7863      	ldrb	r3, [r4, #1]
 80042de:	2b2a      	cmp	r3, #42	; 0x2a
 80042e0:	d134      	bne.n	800434c <_vfiprintf_r+0x1b0>
 80042e2:	9b03      	ldr	r3, [sp, #12]
 80042e4:	3402      	adds	r4, #2
 80042e6:	1d1a      	adds	r2, r3, #4
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	9203      	str	r2, [sp, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	bfb8      	it	lt
 80042f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80042f4:	9305      	str	r3, [sp, #20]
 80042f6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80043c0 <_vfiprintf_r+0x224>
 80042fa:	2203      	movs	r2, #3
 80042fc:	4650      	mov	r0, sl
 80042fe:	7821      	ldrb	r1, [r4, #0]
 8004300:	f000 fb96 	bl	8004a30 <memchr>
 8004304:	b138      	cbz	r0, 8004316 <_vfiprintf_r+0x17a>
 8004306:	2240      	movs	r2, #64	; 0x40
 8004308:	9b04      	ldr	r3, [sp, #16]
 800430a:	eba0 000a 	sub.w	r0, r0, sl
 800430e:	4082      	lsls	r2, r0
 8004310:	4313      	orrs	r3, r2
 8004312:	3401      	adds	r4, #1
 8004314:	9304      	str	r3, [sp, #16]
 8004316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800431a:	2206      	movs	r2, #6
 800431c:	4829      	ldr	r0, [pc, #164]	; (80043c4 <_vfiprintf_r+0x228>)
 800431e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004322:	f000 fb85 	bl	8004a30 <memchr>
 8004326:	2800      	cmp	r0, #0
 8004328:	d03f      	beq.n	80043aa <_vfiprintf_r+0x20e>
 800432a:	4b27      	ldr	r3, [pc, #156]	; (80043c8 <_vfiprintf_r+0x22c>)
 800432c:	bb1b      	cbnz	r3, 8004376 <_vfiprintf_r+0x1da>
 800432e:	9b03      	ldr	r3, [sp, #12]
 8004330:	3307      	adds	r3, #7
 8004332:	f023 0307 	bic.w	r3, r3, #7
 8004336:	3308      	adds	r3, #8
 8004338:	9303      	str	r3, [sp, #12]
 800433a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800433c:	443b      	add	r3, r7
 800433e:	9309      	str	r3, [sp, #36]	; 0x24
 8004340:	e768      	b.n	8004214 <_vfiprintf_r+0x78>
 8004342:	460c      	mov	r4, r1
 8004344:	2001      	movs	r0, #1
 8004346:	fb0c 3202 	mla	r2, ip, r2, r3
 800434a:	e7a6      	b.n	800429a <_vfiprintf_r+0xfe>
 800434c:	2300      	movs	r3, #0
 800434e:	f04f 0c0a 	mov.w	ip, #10
 8004352:	4619      	mov	r1, r3
 8004354:	3401      	adds	r4, #1
 8004356:	9305      	str	r3, [sp, #20]
 8004358:	4620      	mov	r0, r4
 800435a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800435e:	3a30      	subs	r2, #48	; 0x30
 8004360:	2a09      	cmp	r2, #9
 8004362:	d903      	bls.n	800436c <_vfiprintf_r+0x1d0>
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0c6      	beq.n	80042f6 <_vfiprintf_r+0x15a>
 8004368:	9105      	str	r1, [sp, #20]
 800436a:	e7c4      	b.n	80042f6 <_vfiprintf_r+0x15a>
 800436c:	4604      	mov	r4, r0
 800436e:	2301      	movs	r3, #1
 8004370:	fb0c 2101 	mla	r1, ip, r1, r2
 8004374:	e7f0      	b.n	8004358 <_vfiprintf_r+0x1bc>
 8004376:	ab03      	add	r3, sp, #12
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	462a      	mov	r2, r5
 800437c:	4630      	mov	r0, r6
 800437e:	4b13      	ldr	r3, [pc, #76]	; (80043cc <_vfiprintf_r+0x230>)
 8004380:	a904      	add	r1, sp, #16
 8004382:	f3af 8000 	nop.w
 8004386:	4607      	mov	r7, r0
 8004388:	1c78      	adds	r0, r7, #1
 800438a:	d1d6      	bne.n	800433a <_vfiprintf_r+0x19e>
 800438c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800438e:	07d9      	lsls	r1, r3, #31
 8004390:	d405      	bmi.n	800439e <_vfiprintf_r+0x202>
 8004392:	89ab      	ldrh	r3, [r5, #12]
 8004394:	059a      	lsls	r2, r3, #22
 8004396:	d402      	bmi.n	800439e <_vfiprintf_r+0x202>
 8004398:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800439a:	f7ff fc75 	bl	8003c88 <__retarget_lock_release_recursive>
 800439e:	89ab      	ldrh	r3, [r5, #12]
 80043a0:	065b      	lsls	r3, r3, #25
 80043a2:	f53f af1d 	bmi.w	80041e0 <_vfiprintf_r+0x44>
 80043a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043a8:	e71c      	b.n	80041e4 <_vfiprintf_r+0x48>
 80043aa:	ab03      	add	r3, sp, #12
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	462a      	mov	r2, r5
 80043b0:	4630      	mov	r0, r6
 80043b2:	4b06      	ldr	r3, [pc, #24]	; (80043cc <_vfiprintf_r+0x230>)
 80043b4:	a904      	add	r1, sp, #16
 80043b6:	f000 f87d 	bl	80044b4 <_printf_i>
 80043ba:	e7e4      	b.n	8004386 <_vfiprintf_r+0x1ea>
 80043bc:	08004cad 	.word	0x08004cad
 80043c0:	08004cb3 	.word	0x08004cb3
 80043c4:	08004cb7 	.word	0x08004cb7
 80043c8:	00000000 	.word	0x00000000
 80043cc:	08004177 	.word	0x08004177

080043d0 <_printf_common>:
 80043d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d4:	4616      	mov	r6, r2
 80043d6:	4699      	mov	r9, r3
 80043d8:	688a      	ldr	r2, [r1, #8]
 80043da:	690b      	ldr	r3, [r1, #16]
 80043dc:	4607      	mov	r7, r0
 80043de:	4293      	cmp	r3, r2
 80043e0:	bfb8      	it	lt
 80043e2:	4613      	movlt	r3, r2
 80043e4:	6033      	str	r3, [r6, #0]
 80043e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043ea:	460c      	mov	r4, r1
 80043ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043f0:	b10a      	cbz	r2, 80043f6 <_printf_common+0x26>
 80043f2:	3301      	adds	r3, #1
 80043f4:	6033      	str	r3, [r6, #0]
 80043f6:	6823      	ldr	r3, [r4, #0]
 80043f8:	0699      	lsls	r1, r3, #26
 80043fa:	bf42      	ittt	mi
 80043fc:	6833      	ldrmi	r3, [r6, #0]
 80043fe:	3302      	addmi	r3, #2
 8004400:	6033      	strmi	r3, [r6, #0]
 8004402:	6825      	ldr	r5, [r4, #0]
 8004404:	f015 0506 	ands.w	r5, r5, #6
 8004408:	d106      	bne.n	8004418 <_printf_common+0x48>
 800440a:	f104 0a19 	add.w	sl, r4, #25
 800440e:	68e3      	ldr	r3, [r4, #12]
 8004410:	6832      	ldr	r2, [r6, #0]
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	42ab      	cmp	r3, r5
 8004416:	dc2b      	bgt.n	8004470 <_printf_common+0xa0>
 8004418:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800441c:	1e13      	subs	r3, r2, #0
 800441e:	6822      	ldr	r2, [r4, #0]
 8004420:	bf18      	it	ne
 8004422:	2301      	movne	r3, #1
 8004424:	0692      	lsls	r2, r2, #26
 8004426:	d430      	bmi.n	800448a <_printf_common+0xba>
 8004428:	4649      	mov	r1, r9
 800442a:	4638      	mov	r0, r7
 800442c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004430:	47c0      	blx	r8
 8004432:	3001      	adds	r0, #1
 8004434:	d023      	beq.n	800447e <_printf_common+0xae>
 8004436:	6823      	ldr	r3, [r4, #0]
 8004438:	6922      	ldr	r2, [r4, #16]
 800443a:	f003 0306 	and.w	r3, r3, #6
 800443e:	2b04      	cmp	r3, #4
 8004440:	bf14      	ite	ne
 8004442:	2500      	movne	r5, #0
 8004444:	6833      	ldreq	r3, [r6, #0]
 8004446:	f04f 0600 	mov.w	r6, #0
 800444a:	bf08      	it	eq
 800444c:	68e5      	ldreq	r5, [r4, #12]
 800444e:	f104 041a 	add.w	r4, r4, #26
 8004452:	bf08      	it	eq
 8004454:	1aed      	subeq	r5, r5, r3
 8004456:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800445a:	bf08      	it	eq
 800445c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004460:	4293      	cmp	r3, r2
 8004462:	bfc4      	itt	gt
 8004464:	1a9b      	subgt	r3, r3, r2
 8004466:	18ed      	addgt	r5, r5, r3
 8004468:	42b5      	cmp	r5, r6
 800446a:	d11a      	bne.n	80044a2 <_printf_common+0xd2>
 800446c:	2000      	movs	r0, #0
 800446e:	e008      	b.n	8004482 <_printf_common+0xb2>
 8004470:	2301      	movs	r3, #1
 8004472:	4652      	mov	r2, sl
 8004474:	4649      	mov	r1, r9
 8004476:	4638      	mov	r0, r7
 8004478:	47c0      	blx	r8
 800447a:	3001      	adds	r0, #1
 800447c:	d103      	bne.n	8004486 <_printf_common+0xb6>
 800447e:	f04f 30ff 	mov.w	r0, #4294967295
 8004482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004486:	3501      	adds	r5, #1
 8004488:	e7c1      	b.n	800440e <_printf_common+0x3e>
 800448a:	2030      	movs	r0, #48	; 0x30
 800448c:	18e1      	adds	r1, r4, r3
 800448e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004492:	1c5a      	adds	r2, r3, #1
 8004494:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004498:	4422      	add	r2, r4
 800449a:	3302      	adds	r3, #2
 800449c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044a0:	e7c2      	b.n	8004428 <_printf_common+0x58>
 80044a2:	2301      	movs	r3, #1
 80044a4:	4622      	mov	r2, r4
 80044a6:	4649      	mov	r1, r9
 80044a8:	4638      	mov	r0, r7
 80044aa:	47c0      	blx	r8
 80044ac:	3001      	adds	r0, #1
 80044ae:	d0e6      	beq.n	800447e <_printf_common+0xae>
 80044b0:	3601      	adds	r6, #1
 80044b2:	e7d9      	b.n	8004468 <_printf_common+0x98>

080044b4 <_printf_i>:
 80044b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044b8:	7e0f      	ldrb	r7, [r1, #24]
 80044ba:	4691      	mov	r9, r2
 80044bc:	2f78      	cmp	r7, #120	; 0x78
 80044be:	4680      	mov	r8, r0
 80044c0:	460c      	mov	r4, r1
 80044c2:	469a      	mov	sl, r3
 80044c4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044ca:	d807      	bhi.n	80044dc <_printf_i+0x28>
 80044cc:	2f62      	cmp	r7, #98	; 0x62
 80044ce:	d80a      	bhi.n	80044e6 <_printf_i+0x32>
 80044d0:	2f00      	cmp	r7, #0
 80044d2:	f000 80d5 	beq.w	8004680 <_printf_i+0x1cc>
 80044d6:	2f58      	cmp	r7, #88	; 0x58
 80044d8:	f000 80c1 	beq.w	800465e <_printf_i+0x1aa>
 80044dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044e4:	e03a      	b.n	800455c <_printf_i+0xa8>
 80044e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044ea:	2b15      	cmp	r3, #21
 80044ec:	d8f6      	bhi.n	80044dc <_printf_i+0x28>
 80044ee:	a101      	add	r1, pc, #4	; (adr r1, 80044f4 <_printf_i+0x40>)
 80044f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044f4:	0800454d 	.word	0x0800454d
 80044f8:	08004561 	.word	0x08004561
 80044fc:	080044dd 	.word	0x080044dd
 8004500:	080044dd 	.word	0x080044dd
 8004504:	080044dd 	.word	0x080044dd
 8004508:	080044dd 	.word	0x080044dd
 800450c:	08004561 	.word	0x08004561
 8004510:	080044dd 	.word	0x080044dd
 8004514:	080044dd 	.word	0x080044dd
 8004518:	080044dd 	.word	0x080044dd
 800451c:	080044dd 	.word	0x080044dd
 8004520:	08004667 	.word	0x08004667
 8004524:	0800458d 	.word	0x0800458d
 8004528:	08004621 	.word	0x08004621
 800452c:	080044dd 	.word	0x080044dd
 8004530:	080044dd 	.word	0x080044dd
 8004534:	08004689 	.word	0x08004689
 8004538:	080044dd 	.word	0x080044dd
 800453c:	0800458d 	.word	0x0800458d
 8004540:	080044dd 	.word	0x080044dd
 8004544:	080044dd 	.word	0x080044dd
 8004548:	08004629 	.word	0x08004629
 800454c:	682b      	ldr	r3, [r5, #0]
 800454e:	1d1a      	adds	r2, r3, #4
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	602a      	str	r2, [r5, #0]
 8004554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800455c:	2301      	movs	r3, #1
 800455e:	e0a0      	b.n	80046a2 <_printf_i+0x1ee>
 8004560:	6820      	ldr	r0, [r4, #0]
 8004562:	682b      	ldr	r3, [r5, #0]
 8004564:	0607      	lsls	r7, r0, #24
 8004566:	f103 0104 	add.w	r1, r3, #4
 800456a:	6029      	str	r1, [r5, #0]
 800456c:	d501      	bpl.n	8004572 <_printf_i+0xbe>
 800456e:	681e      	ldr	r6, [r3, #0]
 8004570:	e003      	b.n	800457a <_printf_i+0xc6>
 8004572:	0646      	lsls	r6, r0, #25
 8004574:	d5fb      	bpl.n	800456e <_printf_i+0xba>
 8004576:	f9b3 6000 	ldrsh.w	r6, [r3]
 800457a:	2e00      	cmp	r6, #0
 800457c:	da03      	bge.n	8004586 <_printf_i+0xd2>
 800457e:	232d      	movs	r3, #45	; 0x2d
 8004580:	4276      	negs	r6, r6
 8004582:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004586:	230a      	movs	r3, #10
 8004588:	4859      	ldr	r0, [pc, #356]	; (80046f0 <_printf_i+0x23c>)
 800458a:	e012      	b.n	80045b2 <_printf_i+0xfe>
 800458c:	682b      	ldr	r3, [r5, #0]
 800458e:	6820      	ldr	r0, [r4, #0]
 8004590:	1d19      	adds	r1, r3, #4
 8004592:	6029      	str	r1, [r5, #0]
 8004594:	0605      	lsls	r5, r0, #24
 8004596:	d501      	bpl.n	800459c <_printf_i+0xe8>
 8004598:	681e      	ldr	r6, [r3, #0]
 800459a:	e002      	b.n	80045a2 <_printf_i+0xee>
 800459c:	0641      	lsls	r1, r0, #25
 800459e:	d5fb      	bpl.n	8004598 <_printf_i+0xe4>
 80045a0:	881e      	ldrh	r6, [r3, #0]
 80045a2:	2f6f      	cmp	r7, #111	; 0x6f
 80045a4:	bf0c      	ite	eq
 80045a6:	2308      	moveq	r3, #8
 80045a8:	230a      	movne	r3, #10
 80045aa:	4851      	ldr	r0, [pc, #324]	; (80046f0 <_printf_i+0x23c>)
 80045ac:	2100      	movs	r1, #0
 80045ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045b2:	6865      	ldr	r5, [r4, #4]
 80045b4:	2d00      	cmp	r5, #0
 80045b6:	bfa8      	it	ge
 80045b8:	6821      	ldrge	r1, [r4, #0]
 80045ba:	60a5      	str	r5, [r4, #8]
 80045bc:	bfa4      	itt	ge
 80045be:	f021 0104 	bicge.w	r1, r1, #4
 80045c2:	6021      	strge	r1, [r4, #0]
 80045c4:	b90e      	cbnz	r6, 80045ca <_printf_i+0x116>
 80045c6:	2d00      	cmp	r5, #0
 80045c8:	d04b      	beq.n	8004662 <_printf_i+0x1ae>
 80045ca:	4615      	mov	r5, r2
 80045cc:	fbb6 f1f3 	udiv	r1, r6, r3
 80045d0:	fb03 6711 	mls	r7, r3, r1, r6
 80045d4:	5dc7      	ldrb	r7, [r0, r7]
 80045d6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045da:	4637      	mov	r7, r6
 80045dc:	42bb      	cmp	r3, r7
 80045de:	460e      	mov	r6, r1
 80045e0:	d9f4      	bls.n	80045cc <_printf_i+0x118>
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d10b      	bne.n	80045fe <_printf_i+0x14a>
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	07de      	lsls	r6, r3, #31
 80045ea:	d508      	bpl.n	80045fe <_printf_i+0x14a>
 80045ec:	6923      	ldr	r3, [r4, #16]
 80045ee:	6861      	ldr	r1, [r4, #4]
 80045f0:	4299      	cmp	r1, r3
 80045f2:	bfde      	ittt	le
 80045f4:	2330      	movle	r3, #48	; 0x30
 80045f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80045fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80045fe:	1b52      	subs	r2, r2, r5
 8004600:	6122      	str	r2, [r4, #16]
 8004602:	464b      	mov	r3, r9
 8004604:	4621      	mov	r1, r4
 8004606:	4640      	mov	r0, r8
 8004608:	f8cd a000 	str.w	sl, [sp]
 800460c:	aa03      	add	r2, sp, #12
 800460e:	f7ff fedf 	bl	80043d0 <_printf_common>
 8004612:	3001      	adds	r0, #1
 8004614:	d14a      	bne.n	80046ac <_printf_i+0x1f8>
 8004616:	f04f 30ff 	mov.w	r0, #4294967295
 800461a:	b004      	add	sp, #16
 800461c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	f043 0320 	orr.w	r3, r3, #32
 8004626:	6023      	str	r3, [r4, #0]
 8004628:	2778      	movs	r7, #120	; 0x78
 800462a:	4832      	ldr	r0, [pc, #200]	; (80046f4 <_printf_i+0x240>)
 800462c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004630:	6823      	ldr	r3, [r4, #0]
 8004632:	6829      	ldr	r1, [r5, #0]
 8004634:	061f      	lsls	r7, r3, #24
 8004636:	f851 6b04 	ldr.w	r6, [r1], #4
 800463a:	d402      	bmi.n	8004642 <_printf_i+0x18e>
 800463c:	065f      	lsls	r7, r3, #25
 800463e:	bf48      	it	mi
 8004640:	b2b6      	uxthmi	r6, r6
 8004642:	07df      	lsls	r7, r3, #31
 8004644:	bf48      	it	mi
 8004646:	f043 0320 	orrmi.w	r3, r3, #32
 800464a:	6029      	str	r1, [r5, #0]
 800464c:	bf48      	it	mi
 800464e:	6023      	strmi	r3, [r4, #0]
 8004650:	b91e      	cbnz	r6, 800465a <_printf_i+0x1a6>
 8004652:	6823      	ldr	r3, [r4, #0]
 8004654:	f023 0320 	bic.w	r3, r3, #32
 8004658:	6023      	str	r3, [r4, #0]
 800465a:	2310      	movs	r3, #16
 800465c:	e7a6      	b.n	80045ac <_printf_i+0xf8>
 800465e:	4824      	ldr	r0, [pc, #144]	; (80046f0 <_printf_i+0x23c>)
 8004660:	e7e4      	b.n	800462c <_printf_i+0x178>
 8004662:	4615      	mov	r5, r2
 8004664:	e7bd      	b.n	80045e2 <_printf_i+0x12e>
 8004666:	682b      	ldr	r3, [r5, #0]
 8004668:	6826      	ldr	r6, [r4, #0]
 800466a:	1d18      	adds	r0, r3, #4
 800466c:	6961      	ldr	r1, [r4, #20]
 800466e:	6028      	str	r0, [r5, #0]
 8004670:	0635      	lsls	r5, r6, #24
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	d501      	bpl.n	800467a <_printf_i+0x1c6>
 8004676:	6019      	str	r1, [r3, #0]
 8004678:	e002      	b.n	8004680 <_printf_i+0x1cc>
 800467a:	0670      	lsls	r0, r6, #25
 800467c:	d5fb      	bpl.n	8004676 <_printf_i+0x1c2>
 800467e:	8019      	strh	r1, [r3, #0]
 8004680:	2300      	movs	r3, #0
 8004682:	4615      	mov	r5, r2
 8004684:	6123      	str	r3, [r4, #16]
 8004686:	e7bc      	b.n	8004602 <_printf_i+0x14e>
 8004688:	682b      	ldr	r3, [r5, #0]
 800468a:	2100      	movs	r1, #0
 800468c:	1d1a      	adds	r2, r3, #4
 800468e:	602a      	str	r2, [r5, #0]
 8004690:	681d      	ldr	r5, [r3, #0]
 8004692:	6862      	ldr	r2, [r4, #4]
 8004694:	4628      	mov	r0, r5
 8004696:	f000 f9cb 	bl	8004a30 <memchr>
 800469a:	b108      	cbz	r0, 80046a0 <_printf_i+0x1ec>
 800469c:	1b40      	subs	r0, r0, r5
 800469e:	6060      	str	r0, [r4, #4]
 80046a0:	6863      	ldr	r3, [r4, #4]
 80046a2:	6123      	str	r3, [r4, #16]
 80046a4:	2300      	movs	r3, #0
 80046a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046aa:	e7aa      	b.n	8004602 <_printf_i+0x14e>
 80046ac:	462a      	mov	r2, r5
 80046ae:	4649      	mov	r1, r9
 80046b0:	4640      	mov	r0, r8
 80046b2:	6923      	ldr	r3, [r4, #16]
 80046b4:	47d0      	blx	sl
 80046b6:	3001      	adds	r0, #1
 80046b8:	d0ad      	beq.n	8004616 <_printf_i+0x162>
 80046ba:	6823      	ldr	r3, [r4, #0]
 80046bc:	079b      	lsls	r3, r3, #30
 80046be:	d413      	bmi.n	80046e8 <_printf_i+0x234>
 80046c0:	68e0      	ldr	r0, [r4, #12]
 80046c2:	9b03      	ldr	r3, [sp, #12]
 80046c4:	4298      	cmp	r0, r3
 80046c6:	bfb8      	it	lt
 80046c8:	4618      	movlt	r0, r3
 80046ca:	e7a6      	b.n	800461a <_printf_i+0x166>
 80046cc:	2301      	movs	r3, #1
 80046ce:	4632      	mov	r2, r6
 80046d0:	4649      	mov	r1, r9
 80046d2:	4640      	mov	r0, r8
 80046d4:	47d0      	blx	sl
 80046d6:	3001      	adds	r0, #1
 80046d8:	d09d      	beq.n	8004616 <_printf_i+0x162>
 80046da:	3501      	adds	r5, #1
 80046dc:	68e3      	ldr	r3, [r4, #12]
 80046de:	9903      	ldr	r1, [sp, #12]
 80046e0:	1a5b      	subs	r3, r3, r1
 80046e2:	42ab      	cmp	r3, r5
 80046e4:	dcf2      	bgt.n	80046cc <_printf_i+0x218>
 80046e6:	e7eb      	b.n	80046c0 <_printf_i+0x20c>
 80046e8:	2500      	movs	r5, #0
 80046ea:	f104 0619 	add.w	r6, r4, #25
 80046ee:	e7f5      	b.n	80046dc <_printf_i+0x228>
 80046f0:	08004cbe 	.word	0x08004cbe
 80046f4:	08004ccf 	.word	0x08004ccf

080046f8 <__sflush_r>:
 80046f8:	898a      	ldrh	r2, [r1, #12]
 80046fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046fc:	4605      	mov	r5, r0
 80046fe:	0710      	lsls	r0, r2, #28
 8004700:	460c      	mov	r4, r1
 8004702:	d457      	bmi.n	80047b4 <__sflush_r+0xbc>
 8004704:	684b      	ldr	r3, [r1, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	dc04      	bgt.n	8004714 <__sflush_r+0x1c>
 800470a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800470c:	2b00      	cmp	r3, #0
 800470e:	dc01      	bgt.n	8004714 <__sflush_r+0x1c>
 8004710:	2000      	movs	r0, #0
 8004712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004714:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004716:	2e00      	cmp	r6, #0
 8004718:	d0fa      	beq.n	8004710 <__sflush_r+0x18>
 800471a:	2300      	movs	r3, #0
 800471c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004720:	682f      	ldr	r7, [r5, #0]
 8004722:	6a21      	ldr	r1, [r4, #32]
 8004724:	602b      	str	r3, [r5, #0]
 8004726:	d032      	beq.n	800478e <__sflush_r+0x96>
 8004728:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800472a:	89a3      	ldrh	r3, [r4, #12]
 800472c:	075a      	lsls	r2, r3, #29
 800472e:	d505      	bpl.n	800473c <__sflush_r+0x44>
 8004730:	6863      	ldr	r3, [r4, #4]
 8004732:	1ac0      	subs	r0, r0, r3
 8004734:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004736:	b10b      	cbz	r3, 800473c <__sflush_r+0x44>
 8004738:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800473a:	1ac0      	subs	r0, r0, r3
 800473c:	2300      	movs	r3, #0
 800473e:	4602      	mov	r2, r0
 8004740:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004742:	4628      	mov	r0, r5
 8004744:	6a21      	ldr	r1, [r4, #32]
 8004746:	47b0      	blx	r6
 8004748:	1c43      	adds	r3, r0, #1
 800474a:	89a3      	ldrh	r3, [r4, #12]
 800474c:	d106      	bne.n	800475c <__sflush_r+0x64>
 800474e:	6829      	ldr	r1, [r5, #0]
 8004750:	291d      	cmp	r1, #29
 8004752:	d82b      	bhi.n	80047ac <__sflush_r+0xb4>
 8004754:	4a28      	ldr	r2, [pc, #160]	; (80047f8 <__sflush_r+0x100>)
 8004756:	410a      	asrs	r2, r1
 8004758:	07d6      	lsls	r6, r2, #31
 800475a:	d427      	bmi.n	80047ac <__sflush_r+0xb4>
 800475c:	2200      	movs	r2, #0
 800475e:	6062      	str	r2, [r4, #4]
 8004760:	6922      	ldr	r2, [r4, #16]
 8004762:	04d9      	lsls	r1, r3, #19
 8004764:	6022      	str	r2, [r4, #0]
 8004766:	d504      	bpl.n	8004772 <__sflush_r+0x7a>
 8004768:	1c42      	adds	r2, r0, #1
 800476a:	d101      	bne.n	8004770 <__sflush_r+0x78>
 800476c:	682b      	ldr	r3, [r5, #0]
 800476e:	b903      	cbnz	r3, 8004772 <__sflush_r+0x7a>
 8004770:	6560      	str	r0, [r4, #84]	; 0x54
 8004772:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004774:	602f      	str	r7, [r5, #0]
 8004776:	2900      	cmp	r1, #0
 8004778:	d0ca      	beq.n	8004710 <__sflush_r+0x18>
 800477a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800477e:	4299      	cmp	r1, r3
 8004780:	d002      	beq.n	8004788 <__sflush_r+0x90>
 8004782:	4628      	mov	r0, r5
 8004784:	f7ff fa96 	bl	8003cb4 <_free_r>
 8004788:	2000      	movs	r0, #0
 800478a:	6360      	str	r0, [r4, #52]	; 0x34
 800478c:	e7c1      	b.n	8004712 <__sflush_r+0x1a>
 800478e:	2301      	movs	r3, #1
 8004790:	4628      	mov	r0, r5
 8004792:	47b0      	blx	r6
 8004794:	1c41      	adds	r1, r0, #1
 8004796:	d1c8      	bne.n	800472a <__sflush_r+0x32>
 8004798:	682b      	ldr	r3, [r5, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0c5      	beq.n	800472a <__sflush_r+0x32>
 800479e:	2b1d      	cmp	r3, #29
 80047a0:	d001      	beq.n	80047a6 <__sflush_r+0xae>
 80047a2:	2b16      	cmp	r3, #22
 80047a4:	d101      	bne.n	80047aa <__sflush_r+0xb2>
 80047a6:	602f      	str	r7, [r5, #0]
 80047a8:	e7b2      	b.n	8004710 <__sflush_r+0x18>
 80047aa:	89a3      	ldrh	r3, [r4, #12]
 80047ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047b0:	81a3      	strh	r3, [r4, #12]
 80047b2:	e7ae      	b.n	8004712 <__sflush_r+0x1a>
 80047b4:	690f      	ldr	r7, [r1, #16]
 80047b6:	2f00      	cmp	r7, #0
 80047b8:	d0aa      	beq.n	8004710 <__sflush_r+0x18>
 80047ba:	0793      	lsls	r3, r2, #30
 80047bc:	bf18      	it	ne
 80047be:	2300      	movne	r3, #0
 80047c0:	680e      	ldr	r6, [r1, #0]
 80047c2:	bf08      	it	eq
 80047c4:	694b      	ldreq	r3, [r1, #20]
 80047c6:	1bf6      	subs	r6, r6, r7
 80047c8:	600f      	str	r7, [r1, #0]
 80047ca:	608b      	str	r3, [r1, #8]
 80047cc:	2e00      	cmp	r6, #0
 80047ce:	dd9f      	ble.n	8004710 <__sflush_r+0x18>
 80047d0:	4633      	mov	r3, r6
 80047d2:	463a      	mov	r2, r7
 80047d4:	4628      	mov	r0, r5
 80047d6:	6a21      	ldr	r1, [r4, #32]
 80047d8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80047dc:	47e0      	blx	ip
 80047de:	2800      	cmp	r0, #0
 80047e0:	dc06      	bgt.n	80047f0 <__sflush_r+0xf8>
 80047e2:	89a3      	ldrh	r3, [r4, #12]
 80047e4:	f04f 30ff 	mov.w	r0, #4294967295
 80047e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047ec:	81a3      	strh	r3, [r4, #12]
 80047ee:	e790      	b.n	8004712 <__sflush_r+0x1a>
 80047f0:	4407      	add	r7, r0
 80047f2:	1a36      	subs	r6, r6, r0
 80047f4:	e7ea      	b.n	80047cc <__sflush_r+0xd4>
 80047f6:	bf00      	nop
 80047f8:	dfbffffe 	.word	0xdfbffffe

080047fc <_fflush_r>:
 80047fc:	b538      	push	{r3, r4, r5, lr}
 80047fe:	690b      	ldr	r3, [r1, #16]
 8004800:	4605      	mov	r5, r0
 8004802:	460c      	mov	r4, r1
 8004804:	b913      	cbnz	r3, 800480c <_fflush_r+0x10>
 8004806:	2500      	movs	r5, #0
 8004808:	4628      	mov	r0, r5
 800480a:	bd38      	pop	{r3, r4, r5, pc}
 800480c:	b118      	cbz	r0, 8004816 <_fflush_r+0x1a>
 800480e:	6a03      	ldr	r3, [r0, #32]
 8004810:	b90b      	cbnz	r3, 8004816 <_fflush_r+0x1a>
 8004812:	f7ff f811 	bl	8003838 <__sinit>
 8004816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0f3      	beq.n	8004806 <_fflush_r+0xa>
 800481e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004820:	07d0      	lsls	r0, r2, #31
 8004822:	d404      	bmi.n	800482e <_fflush_r+0x32>
 8004824:	0599      	lsls	r1, r3, #22
 8004826:	d402      	bmi.n	800482e <_fflush_r+0x32>
 8004828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800482a:	f7ff fa2c 	bl	8003c86 <__retarget_lock_acquire_recursive>
 800482e:	4628      	mov	r0, r5
 8004830:	4621      	mov	r1, r4
 8004832:	f7ff ff61 	bl	80046f8 <__sflush_r>
 8004836:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004838:	4605      	mov	r5, r0
 800483a:	07da      	lsls	r2, r3, #31
 800483c:	d4e4      	bmi.n	8004808 <_fflush_r+0xc>
 800483e:	89a3      	ldrh	r3, [r4, #12]
 8004840:	059b      	lsls	r3, r3, #22
 8004842:	d4e1      	bmi.n	8004808 <_fflush_r+0xc>
 8004844:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004846:	f7ff fa1f 	bl	8003c88 <__retarget_lock_release_recursive>
 800484a:	e7dd      	b.n	8004808 <_fflush_r+0xc>

0800484c <__swhatbuf_r>:
 800484c:	b570      	push	{r4, r5, r6, lr}
 800484e:	460c      	mov	r4, r1
 8004850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004854:	4615      	mov	r5, r2
 8004856:	2900      	cmp	r1, #0
 8004858:	461e      	mov	r6, r3
 800485a:	b096      	sub	sp, #88	; 0x58
 800485c:	da0c      	bge.n	8004878 <__swhatbuf_r+0x2c>
 800485e:	89a3      	ldrh	r3, [r4, #12]
 8004860:	2100      	movs	r1, #0
 8004862:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004866:	bf0c      	ite	eq
 8004868:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800486c:	2340      	movne	r3, #64	; 0x40
 800486e:	2000      	movs	r0, #0
 8004870:	6031      	str	r1, [r6, #0]
 8004872:	602b      	str	r3, [r5, #0]
 8004874:	b016      	add	sp, #88	; 0x58
 8004876:	bd70      	pop	{r4, r5, r6, pc}
 8004878:	466a      	mov	r2, sp
 800487a:	f000 f893 	bl	80049a4 <_fstat_r>
 800487e:	2800      	cmp	r0, #0
 8004880:	dbed      	blt.n	800485e <__swhatbuf_r+0x12>
 8004882:	9901      	ldr	r1, [sp, #4]
 8004884:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004888:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800488c:	4259      	negs	r1, r3
 800488e:	4159      	adcs	r1, r3
 8004890:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004894:	e7eb      	b.n	800486e <__swhatbuf_r+0x22>

08004896 <__smakebuf_r>:
 8004896:	898b      	ldrh	r3, [r1, #12]
 8004898:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800489a:	079d      	lsls	r5, r3, #30
 800489c:	4606      	mov	r6, r0
 800489e:	460c      	mov	r4, r1
 80048a0:	d507      	bpl.n	80048b2 <__smakebuf_r+0x1c>
 80048a2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80048a6:	6023      	str	r3, [r4, #0]
 80048a8:	6123      	str	r3, [r4, #16]
 80048aa:	2301      	movs	r3, #1
 80048ac:	6163      	str	r3, [r4, #20]
 80048ae:	b002      	add	sp, #8
 80048b0:	bd70      	pop	{r4, r5, r6, pc}
 80048b2:	466a      	mov	r2, sp
 80048b4:	ab01      	add	r3, sp, #4
 80048b6:	f7ff ffc9 	bl	800484c <__swhatbuf_r>
 80048ba:	9900      	ldr	r1, [sp, #0]
 80048bc:	4605      	mov	r5, r0
 80048be:	4630      	mov	r0, r6
 80048c0:	f7ff fa60 	bl	8003d84 <_malloc_r>
 80048c4:	b948      	cbnz	r0, 80048da <__smakebuf_r+0x44>
 80048c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ca:	059a      	lsls	r2, r3, #22
 80048cc:	d4ef      	bmi.n	80048ae <__smakebuf_r+0x18>
 80048ce:	f023 0303 	bic.w	r3, r3, #3
 80048d2:	f043 0302 	orr.w	r3, r3, #2
 80048d6:	81a3      	strh	r3, [r4, #12]
 80048d8:	e7e3      	b.n	80048a2 <__smakebuf_r+0xc>
 80048da:	89a3      	ldrh	r3, [r4, #12]
 80048dc:	6020      	str	r0, [r4, #0]
 80048de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048e2:	81a3      	strh	r3, [r4, #12]
 80048e4:	9b00      	ldr	r3, [sp, #0]
 80048e6:	6120      	str	r0, [r4, #16]
 80048e8:	6163      	str	r3, [r4, #20]
 80048ea:	9b01      	ldr	r3, [sp, #4]
 80048ec:	b15b      	cbz	r3, 8004906 <__smakebuf_r+0x70>
 80048ee:	4630      	mov	r0, r6
 80048f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048f4:	f000 f868 	bl	80049c8 <_isatty_r>
 80048f8:	b128      	cbz	r0, 8004906 <__smakebuf_r+0x70>
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	f023 0303 	bic.w	r3, r3, #3
 8004900:	f043 0301 	orr.w	r3, r3, #1
 8004904:	81a3      	strh	r3, [r4, #12]
 8004906:	89a3      	ldrh	r3, [r4, #12]
 8004908:	431d      	orrs	r5, r3
 800490a:	81a5      	strh	r5, [r4, #12]
 800490c:	e7cf      	b.n	80048ae <__smakebuf_r+0x18>

0800490e <memmove>:
 800490e:	4288      	cmp	r0, r1
 8004910:	b510      	push	{r4, lr}
 8004912:	eb01 0402 	add.w	r4, r1, r2
 8004916:	d902      	bls.n	800491e <memmove+0x10>
 8004918:	4284      	cmp	r4, r0
 800491a:	4623      	mov	r3, r4
 800491c:	d807      	bhi.n	800492e <memmove+0x20>
 800491e:	1e43      	subs	r3, r0, #1
 8004920:	42a1      	cmp	r1, r4
 8004922:	d008      	beq.n	8004936 <memmove+0x28>
 8004924:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004928:	f803 2f01 	strb.w	r2, [r3, #1]!
 800492c:	e7f8      	b.n	8004920 <memmove+0x12>
 800492e:	4601      	mov	r1, r0
 8004930:	4402      	add	r2, r0
 8004932:	428a      	cmp	r2, r1
 8004934:	d100      	bne.n	8004938 <memmove+0x2a>
 8004936:	bd10      	pop	{r4, pc}
 8004938:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800493c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004940:	e7f7      	b.n	8004932 <memmove+0x24>

08004942 <_raise_r>:
 8004942:	291f      	cmp	r1, #31
 8004944:	b538      	push	{r3, r4, r5, lr}
 8004946:	4604      	mov	r4, r0
 8004948:	460d      	mov	r5, r1
 800494a:	d904      	bls.n	8004956 <_raise_r+0x14>
 800494c:	2316      	movs	r3, #22
 800494e:	6003      	str	r3, [r0, #0]
 8004950:	f04f 30ff 	mov.w	r0, #4294967295
 8004954:	bd38      	pop	{r3, r4, r5, pc}
 8004956:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004958:	b112      	cbz	r2, 8004960 <_raise_r+0x1e>
 800495a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800495e:	b94b      	cbnz	r3, 8004974 <_raise_r+0x32>
 8004960:	4620      	mov	r0, r4
 8004962:	f000 f853 	bl	8004a0c <_getpid_r>
 8004966:	462a      	mov	r2, r5
 8004968:	4601      	mov	r1, r0
 800496a:	4620      	mov	r0, r4
 800496c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004970:	f000 b83a 	b.w	80049e8 <_kill_r>
 8004974:	2b01      	cmp	r3, #1
 8004976:	d00a      	beq.n	800498e <_raise_r+0x4c>
 8004978:	1c59      	adds	r1, r3, #1
 800497a:	d103      	bne.n	8004984 <_raise_r+0x42>
 800497c:	2316      	movs	r3, #22
 800497e:	6003      	str	r3, [r0, #0]
 8004980:	2001      	movs	r0, #1
 8004982:	e7e7      	b.n	8004954 <_raise_r+0x12>
 8004984:	2400      	movs	r4, #0
 8004986:	4628      	mov	r0, r5
 8004988:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800498c:	4798      	blx	r3
 800498e:	2000      	movs	r0, #0
 8004990:	e7e0      	b.n	8004954 <_raise_r+0x12>
	...

08004994 <raise>:
 8004994:	4b02      	ldr	r3, [pc, #8]	; (80049a0 <raise+0xc>)
 8004996:	4601      	mov	r1, r0
 8004998:	6818      	ldr	r0, [r3, #0]
 800499a:	f7ff bfd2 	b.w	8004942 <_raise_r>
 800499e:	bf00      	nop
 80049a0:	20000064 	.word	0x20000064

080049a4 <_fstat_r>:
 80049a4:	b538      	push	{r3, r4, r5, lr}
 80049a6:	2300      	movs	r3, #0
 80049a8:	4d06      	ldr	r5, [pc, #24]	; (80049c4 <_fstat_r+0x20>)
 80049aa:	4604      	mov	r4, r0
 80049ac:	4608      	mov	r0, r1
 80049ae:	4611      	mov	r1, r2
 80049b0:	602b      	str	r3, [r5, #0]
 80049b2:	f7fb ffcc 	bl	800094e <_fstat>
 80049b6:	1c43      	adds	r3, r0, #1
 80049b8:	d102      	bne.n	80049c0 <_fstat_r+0x1c>
 80049ba:	682b      	ldr	r3, [r5, #0]
 80049bc:	b103      	cbz	r3, 80049c0 <_fstat_r+0x1c>
 80049be:	6023      	str	r3, [r4, #0]
 80049c0:	bd38      	pop	{r3, r4, r5, pc}
 80049c2:	bf00      	nop
 80049c4:	20000340 	.word	0x20000340

080049c8 <_isatty_r>:
 80049c8:	b538      	push	{r3, r4, r5, lr}
 80049ca:	2300      	movs	r3, #0
 80049cc:	4d05      	ldr	r5, [pc, #20]	; (80049e4 <_isatty_r+0x1c>)
 80049ce:	4604      	mov	r4, r0
 80049d0:	4608      	mov	r0, r1
 80049d2:	602b      	str	r3, [r5, #0]
 80049d4:	f7fb ffca 	bl	800096c <_isatty>
 80049d8:	1c43      	adds	r3, r0, #1
 80049da:	d102      	bne.n	80049e2 <_isatty_r+0x1a>
 80049dc:	682b      	ldr	r3, [r5, #0]
 80049de:	b103      	cbz	r3, 80049e2 <_isatty_r+0x1a>
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	bd38      	pop	{r3, r4, r5, pc}
 80049e4:	20000340 	.word	0x20000340

080049e8 <_kill_r>:
 80049e8:	b538      	push	{r3, r4, r5, lr}
 80049ea:	2300      	movs	r3, #0
 80049ec:	4d06      	ldr	r5, [pc, #24]	; (8004a08 <_kill_r+0x20>)
 80049ee:	4604      	mov	r4, r0
 80049f0:	4608      	mov	r0, r1
 80049f2:	4611      	mov	r1, r2
 80049f4:	602b      	str	r3, [r5, #0]
 80049f6:	f7fb ff4c 	bl	8000892 <_kill>
 80049fa:	1c43      	adds	r3, r0, #1
 80049fc:	d102      	bne.n	8004a04 <_kill_r+0x1c>
 80049fe:	682b      	ldr	r3, [r5, #0]
 8004a00:	b103      	cbz	r3, 8004a04 <_kill_r+0x1c>
 8004a02:	6023      	str	r3, [r4, #0]
 8004a04:	bd38      	pop	{r3, r4, r5, pc}
 8004a06:	bf00      	nop
 8004a08:	20000340 	.word	0x20000340

08004a0c <_getpid_r>:
 8004a0c:	f7fb bf3a 	b.w	8000884 <_getpid>

08004a10 <_sbrk_r>:
 8004a10:	b538      	push	{r3, r4, r5, lr}
 8004a12:	2300      	movs	r3, #0
 8004a14:	4d05      	ldr	r5, [pc, #20]	; (8004a2c <_sbrk_r+0x1c>)
 8004a16:	4604      	mov	r4, r0
 8004a18:	4608      	mov	r0, r1
 8004a1a:	602b      	str	r3, [r5, #0]
 8004a1c:	f7fb ffbc 	bl	8000998 <_sbrk>
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	d102      	bne.n	8004a2a <_sbrk_r+0x1a>
 8004a24:	682b      	ldr	r3, [r5, #0]
 8004a26:	b103      	cbz	r3, 8004a2a <_sbrk_r+0x1a>
 8004a28:	6023      	str	r3, [r4, #0]
 8004a2a:	bd38      	pop	{r3, r4, r5, pc}
 8004a2c:	20000340 	.word	0x20000340

08004a30 <memchr>:
 8004a30:	4603      	mov	r3, r0
 8004a32:	b510      	push	{r4, lr}
 8004a34:	b2c9      	uxtb	r1, r1
 8004a36:	4402      	add	r2, r0
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	d101      	bne.n	8004a42 <memchr+0x12>
 8004a3e:	2000      	movs	r0, #0
 8004a40:	e003      	b.n	8004a4a <memchr+0x1a>
 8004a42:	7804      	ldrb	r4, [r0, #0]
 8004a44:	3301      	adds	r3, #1
 8004a46:	428c      	cmp	r4, r1
 8004a48:	d1f6      	bne.n	8004a38 <memchr+0x8>
 8004a4a:	bd10      	pop	{r4, pc}

08004a4c <_realloc_r>:
 8004a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a50:	4680      	mov	r8, r0
 8004a52:	4614      	mov	r4, r2
 8004a54:	460e      	mov	r6, r1
 8004a56:	b921      	cbnz	r1, 8004a62 <_realloc_r+0x16>
 8004a58:	4611      	mov	r1, r2
 8004a5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a5e:	f7ff b991 	b.w	8003d84 <_malloc_r>
 8004a62:	b92a      	cbnz	r2, 8004a70 <_realloc_r+0x24>
 8004a64:	f7ff f926 	bl	8003cb4 <_free_r>
 8004a68:	4625      	mov	r5, r4
 8004a6a:	4628      	mov	r0, r5
 8004a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a70:	f000 f81b 	bl	8004aaa <_malloc_usable_size_r>
 8004a74:	4284      	cmp	r4, r0
 8004a76:	4607      	mov	r7, r0
 8004a78:	d802      	bhi.n	8004a80 <_realloc_r+0x34>
 8004a7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004a7e:	d812      	bhi.n	8004aa6 <_realloc_r+0x5a>
 8004a80:	4621      	mov	r1, r4
 8004a82:	4640      	mov	r0, r8
 8004a84:	f7ff f97e 	bl	8003d84 <_malloc_r>
 8004a88:	4605      	mov	r5, r0
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	d0ed      	beq.n	8004a6a <_realloc_r+0x1e>
 8004a8e:	42bc      	cmp	r4, r7
 8004a90:	4622      	mov	r2, r4
 8004a92:	4631      	mov	r1, r6
 8004a94:	bf28      	it	cs
 8004a96:	463a      	movcs	r2, r7
 8004a98:	f7ff f8f7 	bl	8003c8a <memcpy>
 8004a9c:	4631      	mov	r1, r6
 8004a9e:	4640      	mov	r0, r8
 8004aa0:	f7ff f908 	bl	8003cb4 <_free_r>
 8004aa4:	e7e1      	b.n	8004a6a <_realloc_r+0x1e>
 8004aa6:	4635      	mov	r5, r6
 8004aa8:	e7df      	b.n	8004a6a <_realloc_r+0x1e>

08004aaa <_malloc_usable_size_r>:
 8004aaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aae:	1f18      	subs	r0, r3, #4
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	bfbc      	itt	lt
 8004ab4:	580b      	ldrlt	r3, [r1, r0]
 8004ab6:	18c0      	addlt	r0, r0, r3
 8004ab8:	4770      	bx	lr
	...

08004abc <_init>:
 8004abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004abe:	bf00      	nop
 8004ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac2:	bc08      	pop	{r3}
 8004ac4:	469e      	mov	lr, r3
 8004ac6:	4770      	bx	lr

08004ac8 <_fini>:
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	bf00      	nop
 8004acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ace:	bc08      	pop	{r3}
 8004ad0:	469e      	mov	lr, r3
 8004ad2:	4770      	bx	lr
