$date
	Sat Feb 12 22:51:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module display_if_tb $end
$var wire 16 ! segtwo [15:0] $end
$var wire 16 " seg [15:0] $end
$var reg 8 # bcd [7:0] $end
$var reg 4 $ enable_segment [3:0] $end
$scope module display1 $end
$var wire 4 % bcd [3:0] $end
$var wire 4 & enable_segment [3:0] $end
$var reg 16 ' seg [15:0] $end
$upscope $end
$scope module display2 $end
$var wire 4 ( bcd [3:0] $end
$var wire 4 ) enable_segment [3:0] $end
$var reg 16 * seg [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111110000110 *
b1 )
b0 (
b111110011000000 '
b1 &
b11 %
b1 $
b11 #
b111110011000000 "
b111111110000110 !
$end
#5000
