TRACE::2020-07-17.10:51:49::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:49::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:49::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:55::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:51:55::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:51:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-17.10:51:59::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:51:59::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-07-17.10:51:59::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper"
		}]
}
TRACE::2020-07-17.10:51:59::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-07-17.10:51:59::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-17.10:51:59::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-17.10:51:59::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-17.10:51:59::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:51:59::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:51:59::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:51:59::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:51:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:51:59::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:51:59::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:51:59::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:51:59::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:51:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:51:59::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-07-17.10:51:59::SCWPlatform::Generating the sources  .
TRACE::2020-07-17.10:51:59::SCWBDomain::Generating boot domain sources.
TRACE::2020-07-17.10:51:59::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-07-17.10:51:59::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:51:59::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:51:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:51:59::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:51:59::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:51:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:51:59::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:51:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-17.10:51:59::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:51:59::SCWMssOS::mss does not exists at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:51:59::SCWMssOS::Creating sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:00::SCWMssOS::Adding the swdes entry, created swdb C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:00::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:00::SCWMssOS::Writing mss at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:00::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-07-17.10:52:00::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-17.10:52:00::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-17.10:52:00::SCWBDomain::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-07-17.10:52:20::SCWPlatform::Generating sources Done.
TRACE::2020-07-17.10:52:20::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:20::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:20::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:20::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-07-17.10:52:20::SCWMssOS::Could not open the swdb for C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-07-17.10:52:20::SCWMssOS::Could not open the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-07-17.10:52:20::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-17.10:52:20::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:20::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:20::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:20::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-07-17.10:52:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-17.10:52:20::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:20::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:20::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:20::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:20::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:20::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:21::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:21::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:21::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:21::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:21::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:21::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:21::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:21::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:21::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:21::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-17.10:52:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-17.10:52:21::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-17.10:52:21::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:21::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:21::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::mss does not exists at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:21::SCWMssOS::Creating sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::Adding the swdes entry, created swdb C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::Writing mss at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-17.10:52:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-17.10:52:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:23::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-17.10:52:23::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-07-17.10:52:30::SCWPlatform::Started generating the artifacts platform design_1_sys_wrapper
TRACE::2020-07-17.10:52:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-17.10:52:30::SCWPlatform::Started generating the artifacts for system configuration design_1_sys_wrapper
LOG::2020-07-17.10:52:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-07-17.10:52:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-07-17.10:52:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-17.10:52:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-07-17.10:52:30::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-17.10:52:30::SCWSystem::Not a boot domain 
LOG::2020-07-17.10:52:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-17.10:52:30::SCWDomain::Generating domain artifcats
TRACE::2020-07-17.10:52:30::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-17.10:52:30::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/qemu/
TRACE::2020-07-17.10:52:30::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/standalone_domain/qemu/
TRACE::2020-07-17.10:52:30::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-17.10:52:30::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:30::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:30::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:30::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:30::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:30::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:30::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:30::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-07-17.10:52:30::SCWMssOS::Could not open the swdb for C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-07-17.10:52:30::SCWMssOS::Could not open the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-07-17.10:52:30::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-17.10:52:30::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:30::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:30::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:30::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-07-17.10:52:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-17.10:52:30::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:30::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-17.10:52:30::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-17.10:52:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-17.10:52:30::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-17.10:52:30::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-17.10:52:30::SCWMssOS::Copying to export directory.
TRACE::2020-07-17.10:52:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-17.10:52:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-07-17.10:52:30::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-07-17.10:52:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-17.10:52:30::SCWSystem::Completed Processing the sysconfig design_1_sys_wrapper
LOG::2020-07-17.10:52:30::SCWPlatform::Completed generating the artifacts for system configuration design_1_sys_wrapper
TRACE::2020-07-17.10:52:30::SCWPlatform::Started preparing the platform 
TRACE::2020-07-17.10:52:30::SCWSystem::Writing the bif file for system config design_1_sys_wrapper
TRACE::2020-07-17.10:52:30::SCWSystem::dir created 
TRACE::2020-07-17.10:52:30::SCWSystem::Writing the bif 
TRACE::2020-07-17.10:52:30::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-17.10:52:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-17.10:52:31::SCWPlatform::Completed generating the platform
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-17.10:52:31::SCWPlatform::updated the xpfm file.
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-17.10:52:33::SCWPlatform::Started generating the artifacts platform design_1_sys_wrapper
TRACE::2020-07-17.10:52:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-17.10:52:33::SCWPlatform::Started generating the artifacts for system configuration design_1_sys_wrapper
LOG::2020-07-17.10:52:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-17.10:52:33::SCWDomain::Generating domain artifcats
TRACE::2020-07-17.10:52:33::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-17.10:52:33::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/qemu/
TRACE::2020-07-17.10:52:33::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/standalone_domain/qemu/
TRACE::2020-07-17.10:52:33::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-17.10:52:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:34::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:34::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:34::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-17.10:52:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-17.10:52:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-17.10:52:34::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-07-17.10:52:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-17.10:52:34::SCWMssOS::Copying to export directory.
TRACE::2020-07-17.10:52:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-17.10:52:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-07-17.10:52:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-07-17.10:52:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-17.10:52:34::SCWSystem::Completed Processing the sysconfig design_1_sys_wrapper
LOG::2020-07-17.10:52:34::SCWPlatform::Completed generating the artifacts for system configuration design_1_sys_wrapper
TRACE::2020-07-17.10:52:34::SCWPlatform::Started preparing the platform 
TRACE::2020-07-17.10:52:34::SCWSystem::Writing the bif file for system config design_1_sys_wrapper
TRACE::2020-07-17.10:52:34::SCWSystem::dir created 
TRACE::2020-07-17.10:52:34::SCWSystem::Writing the bif 
TRACE::2020-07-17.10:52:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-17.10:52:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-17.10:52:34::SCWPlatform::Completed generating the platform
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:34::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:34::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:34::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:34::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:34::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:34::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:34::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:34::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:34::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:34::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:34::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:34::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:34::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:34::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:34::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:34::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:35::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:35::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:35::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:52:35::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:52:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:52:35::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:35::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:52:35::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:52:35::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:52:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-17.10:52:35::SCWPlatform::updated the xpfm file.
LOG::2020-07-17.10:54:38::SCWPlatform::Started generating the artifacts platform design_1_sys_wrapper
TRACE::2020-07-17.10:54:38::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-17.10:54:38::SCWPlatform::Started generating the artifacts for system configuration design_1_sys_wrapper
LOG::2020-07-17.10:54:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-07-17.10:54:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-07-17.10:54:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-17.10:54:38::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-07-17.10:54:38::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:54:38::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:54:38::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:54:38::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:54:38::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:54:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:54:38::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:54:38::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:54:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:54:38::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:54:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:54:38::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:54:38::SCWBDomain::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-07-17.10:54:38::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-17.10:54:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-17.10:54:38::SCWBDomain::System Command Ran  C:&  cd  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl & make 
TRACE::2020-07-17.10:54:39::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-07-17.10:54:39::SCWBDomain::make[1]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:39::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-07-17.10:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-07-17.10:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-07-17.10:54:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-07-17.10:54:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:39::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:39::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2020-07-17.10:54:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:39::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2020-07-17.10:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-07-17.10:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-07-17.10:54:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-07-17.10:54:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:39::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:39::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-07-17.10:54:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:39::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-07-17.10:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-07-17.10:54:40::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-07-17.10:54:40::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:40::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:40::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-07-17.10:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:54:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:54:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:40::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:40::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-07-17.10:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:40::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:40::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-07-17.10:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:54:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:54:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:40::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:40::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-07-17.10:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-07-17.10:54:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-07-17.10:54:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:40::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:40::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-07-17.10:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-07-17.10:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:41::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:41::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-07-17.10:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:54:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:54:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:41::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:41::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-07-17.10:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:41::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:41::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-07-17.10:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-07-17.10:54:41::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-07-17.10:54:41::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:41::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:41::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-07-17.10:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-07-17.10:54:41::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-07-17.10:54:41::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:41::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:41::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myip_v1_0/src"

TRACE::2020-07-17.10:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:54:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:54:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:41::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/myip_v1_0/src'

TRACE::2020-07-17.10:54:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:41::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/myip_v1_0/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-07-17.10:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:42::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-07-17.10:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:42::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-07-17.10:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-07-17.10:54:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-07-17.10:54:42::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:42::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-07-17.10:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:42::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-07-17.10:54:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-07-17.10:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:54:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:54:43::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:43::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:43::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-07-17.10:54:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:43::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-07-17.10:54:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-07-17.10:54:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-07-17.10:54:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-07-17.10:54:43::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:43::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:43::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-07-17.10:54:43::SCWBDomain::make[3]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:43::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-07-17.10:54:43::SCWBDomain::make[3]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:43::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-07-17.10:54:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:43::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-07-17.10:54:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-07-17.10:54:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:43::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:43::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-07-17.10:54:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:43::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-07-17.10:54:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-07-17.10:54:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:54:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:54:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:44::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:44::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-07-17.10:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:54:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:54:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:44::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/vtc_v8_0/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:44::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/vtc_v8_0/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-07-17.10:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:44::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:44::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-07-17.10:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:44::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:44::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-07-17.10:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:54:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:54:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:44::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:44::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-07-17.10:54:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-07-17.10:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:54:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:54:44::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:44::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:45::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2020-07-17.10:54:45::SCWBDomain::"Compiling axivdma"

TRACE::2020-07-17.10:54:48::SCWBDomain::make[3]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:48::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2020-07-17.10:54:48::SCWBDomain::make[3]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:48::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2020-07-17.10:54:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:48::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2020-07-17.10:54:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-07-17.10:54:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-07-17.10:54:48::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-07-17.10:54:48::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:48::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:48::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-07-17.10:54:48::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-07-17.10:54:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:48::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-07-17.10:54:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-07-17.10:54:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-07-17.10:54:48::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-07-17.10:54:48::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:48::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:48::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-07-17.10:54:48::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-07-17.10:54:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:48::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-07-17.10:54:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-07-17.10:54:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-07-17.10:54:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-07-17.10:54:49::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:49::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:49::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-07-17.10:54:49::SCWBDomain::"Compiling ddrps"

TRACE::2020-07-17.10:54:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:49::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-07-17.10:54:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-07-17.10:54:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:54:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:54:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:54:49::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:49::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-07-17.10:54:49::SCWBDomain::"Compiling devcfg"

TRACE::2020-07-17.10:54:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:52::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-07-17.10:54:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-07-17.10:54:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-07-17.10:54:52::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-07-17.10:54:52::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:52::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:52::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-07-17.10:54:52::SCWBDomain::"Compiling dmaps"

TRACE::2020-07-17.10:54:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:54::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-07-17.10:54:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-07-17.10:54:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:54:54::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:54:54::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:54:54::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:54::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-07-17.10:54:54::SCWBDomain::"Compiling emacps"

TRACE::2020-07-17.10:54:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:54:58::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-07-17.10:54:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-07-17.10:54:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:54:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:54:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:54:58::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:54:58::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-07-17.10:54:58::SCWBDomain::"Compiling gpiops"

TRACE::2020-07-17.10:55:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:01::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-07-17.10:55:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-07-17.10:55:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-07-17.10:55:01::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-07-17.10:55:01::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-07-17.10:55:01::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:01::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-07-17.10:55:01::SCWBDomain::"Compiling gpio"

TRACE::2020-07-17.10:55:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:04::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-07-17.10:55:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-07-17.10:55:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:04::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:04::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-07-17.10:55:04::SCWBDomain::"Compiling iicps"

TRACE::2020-07-17.10:55:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:08::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-07-17.10:55:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-07-17.10:55:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-07-17.10:55:08::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-07-17.10:55:08::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:55:08::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:08::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-07-17.10:55:08::SCWBDomain::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-07-17.10:55:09::SCWBDomain::make[3]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:09::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-07-17.10:55:09::SCWBDomain::make[3]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:09::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-07-17.10:55:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:09::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-07-17.10:55:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-07-17.10:55:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-07-17.10:55:09::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-07-17.10:55:09::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:55:09::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:09::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-07-17.10:55:09::SCWBDomain::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-07-17.10:55:10::SCWBDomain::make[3]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:10::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-07-17.10:55:10::SCWBDomain::make[3]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:10::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-07-17.10:55:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:10::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-07-17.10:55:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/myip_v1_0/src"

TRACE::2020-07-17.10:55:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-07-17.10:55:10::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-07-17.10:55:10::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-07-17.10:55:10::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:10::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/myip_v1_0/src'

TRACE::2020-07-17.10:55:10::SCWBDomain::"Compiling myip..."

TRACE::2020-07-17.10:55:11::SCWBDomain::make[3]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:11::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/myip_v1_0/src'

TRACE::2020-07-17.10:55:11::SCWBDomain::make[3]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:11::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/myip_v1_0/src'

TRACE::2020-07-17.10:55:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:11::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/myip_v1_0/src'

TRACE::2020-07-17.10:55:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-07-17.10:55:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:11::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:11::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-07-17.10:55:11::SCWBDomain::"Compiling qspips"

TRACE::2020-07-17.10:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:14::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-07-17.10:55:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-07-17.10:55:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:14::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-07-17.10:55:14::SCWBDomain::"Compiling scugic"

TRACE::2020-07-17.10:55:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:17::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-07-17.10:55:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-07-17.10:55:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:55:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:55:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:55:17::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:17::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-07-17.10:55:17::SCWBDomain::"Compiling scutimer"

TRACE::2020-07-17.10:55:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:19::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-07-17.10:55:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-07-17.10:55:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:19::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:19::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-07-17.10:55:19::SCWBDomain::"Compiling scuwdt"

TRACE::2020-07-17.10:55:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:21::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-07-17.10:55:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-07-17.10:55:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-07-17.10:55:21::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-07-17.10:55:21::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-07-17.10:55:21::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:21::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-07-17.10:55:21::SCWBDomain::"Compiling sdps"

TRACE::2020-07-17.10:55:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:24::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-07-17.10:55:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-07-17.10:55:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-07-17.10:55:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-07-17.10:55:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:55:24::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:24::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-07-17.10:55:24::SCWBDomain::"Compiling standalone"

TRACE::2020-07-17.10:55:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:37::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-07-17.10:55:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-07-17.10:55:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:38::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:38::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-07-17.10:55:38::SCWBDomain::"Compiling uartps"

TRACE::2020-07-17.10:55:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:41::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-07-17.10:55:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-07-17.10:55:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-07-17.10:55:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-07-17.10:55:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-07-17.10:55:41::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:41::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-07-17.10:55:41::SCWBDomain::"Compiling usbps"

TRACE::2020-07-17.10:55:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:44::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-07-17.10:55:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-07-17.10:55:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-07-17.10:55:44::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-07-17.10:55:44::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-07-17.10:55:44::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:44::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/vtc_v8_0/src'

TRACE::2020-07-17.10:55:44::SCWBDomain::"Compiling video timing controller"

TRACE::2020-07-17.10:55:47::SCWBDomain::make[3]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:47::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/vtc_v8_0/src'

TRACE::2020-07-17.10:55:47::SCWBDomain::make[3]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:47::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/vtc_v8_0/src'

TRACE::2020-07-17.10:55:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:47::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/vtc_v8_0/src'

TRACE::2020-07-17.10:55:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-07-17.10:55:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:47::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:47::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-07-17.10:55:47::SCWBDomain::"Compiling xadcps"

TRACE::2020-07-17.10:55:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:50::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-07-17.10:55:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-07-17.10:55:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:50::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:50::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-07-17.10:55:50::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-07-17.10:55:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:54::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-07-17.10:55:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-07-17.10:55:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:55:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:55:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-07-17.10:55:54::SCWBDomain::make[2]: Entering directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/z
TRACE::2020-07-17.10:55:54::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-07-17.10:55:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:54::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-07-17.10:55:54::SCWBDomain::'Finished building libraries'

TRACE::2020-07-17.10:55:54::SCWBDomain::make[1]: Leaving directory 'C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zy
TRACE::2020-07-17.10:55:54::SCWBDomain::nq_fsbl/zynq_fsbl_bsp'

TRACE::2020-07-17.10:55:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-07-17.10:55:54::SCWBDomain::include -I.

TRACE::2020-07-17.10:55:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-07-17.10:55:54::SCWBDomain::9_0/include -I.

TRACE::2020-07-17.10:55:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-07-17.10:55:55::SCWBDomain::0/include -I.

TRACE::2020-07-17.10:55:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-07-17.10:55:55::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-07-17.10:55:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-07-17.10:55:56::SCWBDomain::0/include -I.

TRACE::2020-07-17.10:55:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-07-17.10:55:56::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-07-17.10:55:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-07-17.10:55:56::SCWBDomain::9_0/include -I.

TRACE::2020-07-17.10:55:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-07-17.10:55:57::SCWBDomain::0/include -I.

TRACE::2020-07-17.10:55:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-07-17.10:55:57::SCWBDomain::9_0/include -I.

TRACE::2020-07-17.10:55:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-07-17.10:55:57::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-07-17.10:55:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-07-17.10:55:58::SCWBDomain::9_0/include -I.

TRACE::2020-07-17.10:55:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-07-17.10:55:58::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-07-17.10:55:58::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-07-17.10:55:58::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-07-17.10:55:58::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-07-17.10:55:58::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                           -Wl,--gc-
TRACE::2020-07-17.10:55:58::SCWBDomain::sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-07-17.10:55:59::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-17.10:55:59::SCWSystem::Not a boot domain 
LOG::2020-07-17.10:55:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-17.10:55:59::SCWDomain::Generating domain artifcats
TRACE::2020-07-17.10:55:59::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-17.10:55:59::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/qemu/
TRACE::2020-07-17.10:55:59::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/standalone_domain/qemu/
TRACE::2020-07-17.10:55:59::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-17.10:55:59::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:55:59::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:55:59::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:55:59::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:55:59::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:55:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:55:59::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:55:59::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:55:59::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:55:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:55:59::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:55:59::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-17.10:55:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:55:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-17.10:55:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-17.10:55:59::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-07-17.10:55:59::SCWMssOS::doing bsp build ... 
TRACE::2020-07-17.10:55:59::SCWMssOS::System Command Ran  C: & cd  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-07-17.10:55:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-07-17.10:55:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-07-17.10:55:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-07-17.10:55:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:55:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-07-17.10:55:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-07-17.10:55:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-07-17.10:55:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-07-17.10:56:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-07-17.10:56:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-07-17.10:56:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-07-17.10:56:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:56:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:56:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-07-17.10:56:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-07-17.10:56:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:56:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:56:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-07-17.10:56:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-07-17.10:56:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-07-17.10:56:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-07-17.10:56:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-07-17.10:56:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:56:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:56:01::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-07-17.10:56:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-07-17.10:56:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-07-17.10:56:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-07-17.10:56:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-07-17.10:56:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-07-17.10:56:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-07-17.10:56:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myip_v1_0/src"

TRACE::2020-07-17.10:56:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:56:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:56:01::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-07-17.10:56:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-07-17.10:56:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-07-17.10:56:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-07-17.10:56:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-07-17.10:56:02::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-07-17.10:56:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-07-17.10:56:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:56:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:56:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-07-17.10:56:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-07-17.10:56:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-07-17.10:56:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-07-17.10:56:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-07-17.10:56:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:56:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:56:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-07-17.10:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-07-17.10:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-07-17.10:56:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-07-17.10:56:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-07-17.10:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:56:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:56:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:04::SCWMssOS::"Compiling axivdma"

TRACE::2020-07-17.10:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-07-17.10:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-07-17.10:56:07::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-07-17.10:56:07::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:07::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-07-17.10:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-07-17.10:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-07-17.10:56:08::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-07-17.10:56:08::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:08::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-07-17.10:56:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-07-17.10:56:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-07-17.10:56:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-07-17.10:56:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:08::SCWMssOS::"Compiling ddrps"

TRACE::2020-07-17.10:56:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-07-17.10:56:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:08::SCWMssOS::"Compiling devcfg"

TRACE::2020-07-17.10:56:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-07-17.10:56:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-07-17.10:56:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-07-17.10:56:11::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:11::SCWMssOS::"Compiling dmaps"

TRACE::2020-07-17.10:56:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-07-17.10:56:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-07-17.10:56:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-07-17.10:56:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:14::SCWMssOS::"Compiling emacps"

TRACE::2020-07-17.10:56:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-07-17.10:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:17::SCWMssOS::"Compiling gpiops"

TRACE::2020-07-17.10:56:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-07-17.10:56:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-07-17.10:56:20::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-07-17.10:56:20::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-07-17.10:56:20::SCWMssOS::"Compiling gpio"

TRACE::2020-07-17.10:56:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-07-17.10:56:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:23::SCWMssOS::"Compiling iicps"

TRACE::2020-07-17.10:56:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-07-17.10:56:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-07-17.10:56:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-07-17.10:56:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:27::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-07-17.10:56:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-07-17.10:56:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-07-17.10:56:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-07-17.10:56:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:28::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-07-17.10:56:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myip_v1_0/src"

TRACE::2020-07-17.10:56:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-07-17.10:56:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-07-17.10:56:29::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-07-17.10:56:29::SCWMssOS::"Compiling myip..."

TRACE::2020-07-17.10:56:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-07-17.10:56:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:30::SCWMssOS::"Compiling qspips"

TRACE::2020-07-17.10:56:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-07-17.10:56:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:33::SCWMssOS::"Compiling scugic"

TRACE::2020-07-17.10:56:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-07-17.10:56:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-07-17.10:56:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-07-17.10:56:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:36::SCWMssOS::"Compiling scutimer"

TRACE::2020-07-17.10:56:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-07-17.10:56:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:38::SCWMssOS::"Compiling scuwdt"

TRACE::2020-07-17.10:56:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-07-17.10:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-07-17.10:56:40::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-07-17.10:56:40::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-07-17.10:56:40::SCWMssOS::"Compiling sdps"

TRACE::2020-07-17.10:56:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-07-17.10:56:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-07-17.10:56:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-07-17.10:56:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:43::SCWMssOS::"Compiling standalone"

TRACE::2020-07-17.10:56:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-07-17.10:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:56:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:56:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:56:56::SCWMssOS::"Compiling uartps"

TRACE::2020-07-17.10:56:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-07-17.10:56:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-07-17.10:56:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-07-17.10:56:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-07-17.10:56:59::SCWMssOS::"Compiling usbps"

TRACE::2020-07-17.10:57:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-07-17.10:57:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-07-17.10:57:03::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-07-17.10:57:03::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-07-17.10:57:03::SCWMssOS::"Compiling video timing controller"

TRACE::2020-07-17.10:57:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-07-17.10:57:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-07-17.10:57:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-07-17.10:57:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-07-17.10:57:06::SCWMssOS::"Compiling xadcps"

TRACE::2020-07-17.10:57:08::SCWMssOS::'Finished building libraries'

TRACE::2020-07-17.10:57:09::SCWMssOS::Copying to export directory.
TRACE::2020-07-17.10:57:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-17.10:57:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-17.10:57:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-17.10:57:10::SCWSystem::Completed Processing the sysconfig design_1_sys_wrapper
LOG::2020-07-17.10:57:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_sys_wrapper
TRACE::2020-07-17.10:57:10::SCWPlatform::Started preparing the platform 
TRACE::2020-07-17.10:57:10::SCWSystem::Writing the bif file for system config design_1_sys_wrapper
TRACE::2020-07-17.10:57:10::SCWSystem::dir created 
TRACE::2020-07-17.10:57:10::SCWSystem::Writing the bif 
TRACE::2020-07-17.10:57:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-17.10:57:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-17.10:57:10::SCWPlatform::Completed generating the platform
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:57:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:57:10::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:57:10::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:57:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:57:10::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:57:10::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:57:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:57:10::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:57:10::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:57:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:57:10::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:57:10::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:57:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:57:10::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:57:10::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:57:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:57:11::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:57:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:57:11::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:57:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-17.10:57:11::SCWPlatform::updated the xpfm file.
TRACE::2020-07-17.10:57:11::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:11::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:11::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:11::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-17.10:57:11::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-17.10:57:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-17.10:57:11::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:11::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-17.10:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-17.10:57:11::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-17.10:57:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-17.10:57:11::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:23::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:23::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:23::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:28::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:28::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-27.11:30:32::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWReader::Active system found as  design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWReader::Handling sysconfig design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-27.11:30:32::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-27.11:30:32::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-27.11:30:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-07-27.11:30:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-27.11:30:32::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:32::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:32::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:32::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-07-27.11:30:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-27.11:30:33::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-07-27.11:30:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-27.11:30:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWReader::No isolation master present  
TRACE::2020-07-27.11:30:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-27.11:30:33::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-27.11:30:33::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:33::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:33::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-07-27.11:30:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-27.11:30:34::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-27.11:30:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-27.11:30:34::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:34::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:34::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:34::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:34::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:34::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:34::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:34::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:34::SCWReader::No isolation master present  
TRACE::2020-07-27.11:30:45::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:45::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:45::SCWPlatform:: Platform location is C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-27.11:30:45::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-07-27.11:30:49::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:49::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:49::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:49::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:49::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:49::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:49::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:49::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:49::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:49::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:49::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:49::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-27.11:30:50::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:50::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-27.11:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-07-27.11:30:50::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:50::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:50::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:50::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:50::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:50::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:50::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-27.11:30:50::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-27.11:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:50::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:50::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:50::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-27.11:30:50::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:50::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-27.11:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-07-27.11:30:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-07-27.11:30:50::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:51::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:51::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:51::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:51::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-27.11:30:55::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:30:55::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:55::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:55::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:55::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:55::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:30:55::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-27.11:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:55::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:55::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:55::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:55::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:55::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:55::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:56::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:30:56::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-27.11:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:56::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:56::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:30:56::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:56::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:56::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:56::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:30:56::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:30:56::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-27.11:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:30:56::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:30:56::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:30:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-27.11:31:08::SCWPlatform::Started generating the artifacts platform design_1_sys_wrapper
TRACE::2020-07-27.11:31:08::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-27.11:31:09::SCWPlatform::Started generating the artifacts for system configuration design_1_sys_wrapper
LOG::2020-07-27.11:31:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-07-27.11:31:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-07-27.11:31:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-27.11:31:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-07-27.11:31:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-27.11:31:09::SCWSystem::Not a boot domain 
LOG::2020-07-27.11:31:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-27.11:31:09::SCWDomain::Generating domain artifcats
TRACE::2020-07-27.11:31:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-27.11:31:09::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/qemu/
TRACE::2020-07-27.11:31:09::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/standalone_domain/qemu/
TRACE::2020-07-27.11:31:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-27.11:31:09::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:09::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:09::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:09::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:31:09::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:31:09::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:09::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:31:09::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:31:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:31:09::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:31:09::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-27.11:31:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:31:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-27.11:31:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-27.11:31:09::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-27.11:31:09::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-27.11:31:09::SCWMssOS::Copying to export directory.
TRACE::2020-07-27.11:31:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-27.11:31:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-27.11:31:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-27.11:31:10::SCWSystem::Completed Processing the sysconfig design_1_sys_wrapper
LOG::2020-07-27.11:31:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_sys_wrapper
TRACE::2020-07-27.11:31:10::SCWPlatform::Started preparing the platform 
TRACE::2020-07-27.11:31:10::SCWSystem::Writing the bif file for system config design_1_sys_wrapper
TRACE::2020-07-27.11:31:10::SCWSystem::dir created 
TRACE::2020-07-27.11:31:10::SCWSystem::Writing the bif 
TRACE::2020-07-27.11:31:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-27.11:31:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-27.11:31:10::SCWPlatform::Completed generating the platform
TRACE::2020-07-27.11:31:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:31:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:31:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:31:10::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:31:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:31:10::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-27.11:31:10::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:31:10::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:31:10::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:10::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:31:11::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:31:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:31:11::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:31:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-27.11:31:11::SCWPlatform::updated the xpfm file.
TRACE::2020-07-27.11:31:11::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:11::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:11::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:11::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-27.11:31:11::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-27.11:31:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-27.11:31:11::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:11::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-27.11:31:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-27.11:31:11::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-27.11:31:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-27.11:31:11::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:11::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:11::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:11::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:16::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:16::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-28.12:23:21::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:21::SCWReader::Active system found as  design_1_sys_wrapper
TRACE::2020-07-28.12:23:21::SCWReader::Handling sysconfig design_1_sys_wrapper
TRACE::2020-07-28.12:23:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-28.12:23:21::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-28.12:23:21::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-28.12:23:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-28.12:23:22::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-07-28.12:23:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-28.12:23:22::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.12:23:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.12:23:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-07-28.12:23:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-28.12:23:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.12:23:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.12:23:22::SCWReader::No isolation master present  
TRACE::2020-07-28.12:23:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-28.12:23:22::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-28.12:23:22::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-28.12:23:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:23::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:23::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:23::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:23::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:23::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:23::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:23::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:23::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.12:23:23::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:23::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:23::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:23::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-07-28.12:23:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-28.12:23:23::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-28.12:23:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-28.12:23:23::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.12:23:23::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.12:23:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.12:23:23::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-07-28.12:23:23::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-07-28.12:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.12:23:23::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.12:23:23::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.12:23:23::SCWReader::No isolation master present  
TRACE::2020-07-28.13:08:20::SCWPlatform::Clearing the existing platform
TRACE::2020-07-28.13:08:20::SCWSystem::Clearing the existing sysconfig
TRACE::2020-07-28.13:08:20::SCWBDomain::clearing the fsbl build
TRACE::2020-07-28.13:08:20::SCWMssOS::Removing the swdes entry for  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:20::SCWMssOS::Removing the swdes entry for  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:20::SCWSystem::Clearing the domains completed.
TRACE::2020-07-28.13:08:20::SCWPlatform::Clearing the opened hw db.
TRACE::2020-07-28.13:08:20::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform:: Platform location is C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:20::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:20::SCWPlatform::Removing the HwDB with name C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:20::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-28.13:08:26::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:26::SCWReader::Active system found as  design_1_sys_wrapper
TRACE::2020-07-28.13:08:26::SCWReader::Handling sysconfig design_1_sys_wrapper
TRACE::2020-07-28.13:08:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-28.13:08:26::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-28.13:08:26::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-28.13:08:26::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:26::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:26::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:26::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:26::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:26::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:26::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:26::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-07-28.13:08:26::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:26::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:26::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:26::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:26::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-28.13:08:26::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:26::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:26::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:26::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-07-28.13:08:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-28.13:08:26::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:26::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:26::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:27::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:27::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:27::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:27::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:27::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-07-28.13:08:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-28.13:08:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:27::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:27::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:27::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWReader::No isolation master present  
TRACE::2020-07-28.13:08:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-28.13:08:27::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-28.13:08:27::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:27::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:27::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:27::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:27::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-07-28.13:08:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-28.13:08:27::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-28.13:08:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:27::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:27::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:27::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:28::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:28::SCWReader::No isolation master present  
TRACE::2020-07-28.13:08:38::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:38::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:38::SCWPlatform:: Platform location is C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-28.13:08:38::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:44::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:44::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:44::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:44::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-28.13:08:44::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:44::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-28.13:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:44::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:44::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:44::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-07-28.13:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:44::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:45::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:45::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-28.13:08:45::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:45::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-07-28.13:08:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-07-28.13:08:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-07-28.13:08:45::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:45::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-28.13:08:51::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:08:51::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:51::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:51::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:08:51::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_2
TRACE::2020-07-28.13:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:51::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:51::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:51::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:51::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:51::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:08:51::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_2
TRACE::2020-07-28.13:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:51::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:51::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:08:51::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:08:51::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:08:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:08:51::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:08:51::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_2
TRACE::2020-07-28.13:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:08:51::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:08:51::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:08:51::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-28.13:10:20::SCWPlatform::Started generating the artifacts platform design_1_sys_wrapper
TRACE::2020-07-28.13:10:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-28.13:10:21::SCWPlatform::Started generating the artifacts for system configuration design_1_sys_wrapper
LOG::2020-07-28.13:10:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-07-28.13:10:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-07-28.13:10:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-28.13:10:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-07-28.13:10:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-28.13:10:21::SCWSystem::Not a boot domain 
LOG::2020-07-28.13:10:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-28.13:10:21::SCWDomain::Generating domain artifcats
TRACE::2020-07-28.13:10:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-28.13:10:21::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/qemu/
TRACE::2020-07-28.13:10:21::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/standalone_domain/qemu/
TRACE::2020-07-28.13:10:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-28.13:10:21::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:21::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:21::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:21::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:10:21::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:10:21::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:21::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:10:21::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:10:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:10:21::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:10:21::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-28.13:10:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:10:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-28.13:10:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-28.13:10:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-28.13:10:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-28.13:10:21::SCWMssOS::Copying to export directory.
TRACE::2020-07-28.13:10:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-28.13:10:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-28.13:10:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-28.13:10:22::SCWSystem::Completed Processing the sysconfig design_1_sys_wrapper
LOG::2020-07-28.13:10:22::SCWPlatform::Completed generating the artifacts for system configuration design_1_sys_wrapper
TRACE::2020-07-28.13:10:22::SCWPlatform::Started preparing the platform 
TRACE::2020-07-28.13:10:22::SCWSystem::Writing the bif file for system config design_1_sys_wrapper
TRACE::2020-07-28.13:10:22::SCWSystem::dir created 
TRACE::2020-07-28.13:10:22::SCWSystem::Writing the bif 
TRACE::2020-07-28.13:10:22::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-28.13:10:22::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-28.13:10:22::SCWPlatform::Completed generating the platform
TRACE::2020-07-28.13:10:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:10:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:10:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:10:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:10:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:10:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.13:10:22::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:10:22::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:10:22::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:22::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:10:22::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:10:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:10:22::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:10:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-28.13:10:23::SCWPlatform::updated the xpfm file.
TRACE::2020-07-28.13:10:23::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:23::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:23::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:23::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.13:10:23::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.13:10:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.13:10:23::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:23::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_2
TRACE::2020-07-28.13:10:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.13:10:23::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.13:10:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.13:10:23::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:04:56::SCWPlatform::Clearing the existing platform
TRACE::2020-07-28.17:04:56::SCWSystem::Clearing the existing sysconfig
TRACE::2020-07-28.17:04:56::SCWBDomain::clearing the fsbl build
TRACE::2020-07-28.17:04:56::SCWMssOS::Removing the swdes entry for  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:04:56::SCWMssOS::Removing the swdes entry for  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:04:56::SCWSystem::Clearing the domains completed.
TRACE::2020-07-28.17:04:56::SCWPlatform::Clearing the opened hw db.
TRACE::2020-07-28.17:04:56::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:56::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:56::SCWPlatform:: Platform location is C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:04:57::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:04:57::SCWPlatform::Removing the HwDB with name C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:57::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:57::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:57::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:57::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:04:57::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:04:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:04:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-28.17:05:02::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:02::SCWReader::Active system found as  design_1_sys_wrapper
TRACE::2020-07-28.17:05:02::SCWReader::Handling sysconfig design_1_sys_wrapper
TRACE::2020-07-28.17:05:02::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-28.17:05:02::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-28.17:05:03::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:03::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:03::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:03::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:03::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-28.17:05:03::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-07-28.17:05:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-28.17:05:03::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:03::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:03::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:05:03::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:03::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:03::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:05:03::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:03::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-07-28.17:05:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-28.17:05:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:03::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:03::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:04::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:05:04::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWReader::No isolation master present  
TRACE::2020-07-28.17:05:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-28.17:05:04::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-07-28.17:05:04::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-07-28.17:05:04::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:04::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:04::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:04::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:04::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:04::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:04::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:05:04::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-07-28.17:05:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-28.17:05:04::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-28.17:05:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-28.17:05:04::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:05:04::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:05:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:04::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:05:04::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:05:04::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:05:04::SCWReader::No isolation master present  
TRACE::2020-07-28.17:06:08::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:08::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:08::SCWPlatform:: Platform location is C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-28.17:06:08::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:13::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:13::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:13::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:13::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:13::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:13::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_6
TRACE::2020-07-28.17:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:13::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:13::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_5
TRACE::2020-07-28.17:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:13::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:13::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:13::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:13::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_6
TRACE::2020-07-28.17:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:13::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-07-28.17:06:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-07-28.17:06:14::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:14::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:14::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:14::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:14::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-28.17:06:19::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:19::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:19::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:19::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:19::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:19::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:19::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:19::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:19::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:19::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:19::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:19::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:19::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:19::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:19::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:19::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:19::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:19::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:19::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-28.17:06:44::SCWPlatform::Started generating the artifacts platform design_1_sys_wrapper
TRACE::2020-07-28.17:06:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-28.17:06:44::SCWPlatform::Started generating the artifacts for system configuration design_1_sys_wrapper
LOG::2020-07-28.17:06:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-07-28.17:06:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-07-28.17:06:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-28.17:06:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-07-28.17:06:44::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-28.17:06:44::SCWSystem::Not a boot domain 
LOG::2020-07-28.17:06:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-28.17:06:44::SCWDomain::Generating domain artifcats
TRACE::2020-07-28.17:06:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-28.17:06:44::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/qemu/
TRACE::2020-07-28.17:06:44::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/standalone_domain/qemu/
TRACE::2020-07-28.17:06:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-28.17:06:44::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:44::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:44::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:44::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:44::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:44::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:44::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:44::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:45::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:45::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-07-28.17:06:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-28.17:06:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-28.17:06:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-28.17:06:45::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-28.17:06:45::SCWMssOS::Copying to export directory.
TRACE::2020-07-28.17:06:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-28.17:06:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-28.17:06:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-28.17:06:45::SCWSystem::Completed Processing the sysconfig design_1_sys_wrapper
LOG::2020-07-28.17:06:45::SCWPlatform::Completed generating the artifacts for system configuration design_1_sys_wrapper
TRACE::2020-07-28.17:06:45::SCWPlatform::Started preparing the platform 
TRACE::2020-07-28.17:06:46::SCWSystem::Writing the bif file for system config design_1_sys_wrapper
TRACE::2020-07-28.17:06:46::SCWSystem::dir created 
TRACE::2020-07-28.17:06:46::SCWSystem::Writing the bif 
TRACE::2020-07-28.17:06:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-28.17:06:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-28.17:06:46::SCWPlatform::Completed generating the platform
TRACE::2020-07-28.17:06:46::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:46::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:46::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:46::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:46::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:46::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-07-28.17:06:46::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:46::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:46::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:46::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:46::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:46::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-28.17:06:46::SCWPlatform::updated the xpfm file.
TRACE::2020-07-28.17:06:46::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-07-28.17:06:46::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-07-28.17:06:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-07-28.17:06:46::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:46::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_7
TRACE::2020-07-28.17:06:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-28.17:06:46::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-07-28.17:06:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-07-28.17:06:46::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:01::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:02::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:02::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:06::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:06::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-04.13:44:11::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWReader::Active system found as  design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWReader::Handling sysconfig design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.13:44:11::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.13:44:11::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.13:44:11::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:11::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:11::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:11::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-04.13:44:11::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:11::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:11::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-04.13:44:11::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:11::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:11::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-04.13:44:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-04.13:44:12::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:12::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:12::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:12::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:12::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:12::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:12::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-04.13:44:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-04.13:44:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:12::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:12::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:12::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:12::SCWReader::No isolation master present  
TRACE::2020-08-04.13:44:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.13:44:12::SCWDomain:: Using the QEMU Data from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.13:44:12::SCWDomain:: Using the QEMU args  from install at  : D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:12::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:12::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:12::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:13::SCWMssOS::No sw design opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:13::SCWMssOS::mss exists loading the mss file  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:13::SCWMssOS::Opened the sw design from mss  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:13::SCWMssOS::Adding the swdes entry C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-04.13:44:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-04.13:44:13::SCWMssOS::Opened the sw design.  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-04.13:44:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-04.13:44:13::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:13::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:13::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:13::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:13::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:13::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:13::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:13::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:13::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:13::SCWReader::No isolation master present  
TRACE::2020-08-04.13:44:26::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:26::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:26::SCWPlatform:: Platform location is C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-08-04.13:44:26::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:31::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-04.13:44:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-08-04.13:44:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:31::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-08-04.13:44:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-04.13:44:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:32::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper
TRACE::2020-08-04.13:44:32::SCWPlatform::Opened existing hwdb design_1_sys_wrapper
TRACE::2020-08-04.13:44:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:32::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:32::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa
TRACE::2020-08-04.13:44:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/tempdsa/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:32::SCWPlatform::update - Opened existing hwdb design_1_sys_wrapper_0
TRACE::2020-08-04.13:44:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:32::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-04.13:44:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-04.13:44:32::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:32::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-04.13:44:37::SCWPlatform::Opened new HwDB with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:44:37::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:37::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:44:37::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-08-04.13:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:37::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:37::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:37::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:37::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:44:37::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-08-04.13:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:37::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:38::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:44:38::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:38::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:38::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:38::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:44:38::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:44:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:44:38::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-08-04.13:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:44:38::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:44:38::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:44:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-04.13:47:31::SCWPlatform::Started generating the artifacts platform design_1_sys_wrapper
TRACE::2020-08-04.13:47:31::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-04.13:47:31::SCWPlatform::Started generating the artifacts for system configuration design_1_sys_wrapper
LOG::2020-08-04.13:47:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-04.13:47:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-04.13:47:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-04.13:47:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-04.13:47:31::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-04.13:47:31::SCWSystem::Not a boot domain 
LOG::2020-08-04.13:47:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-04.13:47:31::SCWDomain::Generating domain artifcats
TRACE::2020-08-04.13:47:31::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-04.13:47:31::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/qemu/
TRACE::2020-08-04.13:47:31::SCWMssOS::Copying the qemu file from  D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/sw/design_1_sys_wrapper/standalone_domain/qemu/
TRACE::2020-08-04.13:47:31::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-04.13:47:31::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:31::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:31::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:31::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:47:31::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:31::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:47:31::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:47:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:47:31::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:47:31::SCWMssOS::Completed writing the mss file at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-04.13:47:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:47:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-04.13:47:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-04.13:47:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-04.13:47:31::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-04.13:47:31::SCWMssOS::Copying to export directory.
TRACE::2020-08-04.13:47:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-04.13:47:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-04.13:47:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-04.13:47:33::SCWSystem::Completed Processing the sysconfig design_1_sys_wrapper
LOG::2020-08-04.13:47:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_sys_wrapper
TRACE::2020-08-04.13:47:33::SCWPlatform::Started preparing the platform 
TRACE::2020-08-04.13:47:33::SCWSystem::Writing the bif file for system config design_1_sys_wrapper
TRACE::2020-08-04.13:47:33::SCWSystem::dir created 
TRACE::2020-08-04.13:47:33::SCWSystem::Writing the bif 
TRACE::2020-08-04.13:47:33::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-04.13:47:33::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-04.13:47:33::SCWPlatform::Completed generating the platform
TRACE::2020-08-04.13:47:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:47:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:47:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:47:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:47:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.13:47:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:47:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:47:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:47:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:47:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:47:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_sys_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_sys_wrapper",
	"platHandOff":	"C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/project_1/design_1_sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_sys_wrapper",
	"systems":	[{
			"systemName":	"design_1_sys_wrapper",
			"systemDesc":	"design_1_sys_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_sys_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"29b9c8a982a6ea485403398e68bbfe79",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"95fb5409c378c3806ce11cf14afb5070",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-04.13:47:33::SCWPlatform::updated the xpfm file.
TRACE::2020-08-04.13:47:33::SCWPlatform::Trying to open the hw design at C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA given C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA absoulate path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform::DSA directory C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw
TRACE::2020-08-04.13:47:33::SCWPlatform:: Platform Path C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/hw/design_1_sys_wrapper.xsa
TRACE::2020-08-04.13:47:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-04.13:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:33::SCWPlatform::Opened existing hwdb design_1_sys_wrapper_1
TRACE::2020-08-04.13:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.13:47:33::SCWMssOS::Checking the sw design at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.13:47:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.13:47:33::SCWMssOS::Sw design exists and opened at  C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
