---
identifier: publications
title: Academic publications
disable_comments: true
---

# Adding a publication

If you want to add a publication to this list, you can [edit this file on Github](https://github.com/clash-lang/clash-lang.org/tree/master/content/publications/index.md) and open a pull request.

# Publications by year

## 2025 
* Müller, A. and, Kashif, M. and Döttling, N. (2025) <strong><a href="https://dl.acm.org/doi/abs/10.1145/3733811.3767311">A Haskell to FHE Transpiler with Circuit Parallelisation</a></strong>. In Proceedings of the 13th Workshop on Encrypted Computing & Applied Homomorphic Computing (WAHC '25). Association for Computing Machinery, New York, NY, USA, 62–67.

## 2023
* Kringen, H. and, Sisco, Z. and Balkind, J. and Sherwood, T. and Hardekopf, V. (2023) <strong><a href="https://pldi23.sigplan.org/details/plarch-2023-papers/17/Semi-Automated-Translation-of-a-Formal-ISA-Specification-to-Hardware">Semi-Automated Translation of a Formal ISA Specification to Hardware</a></strong>. PLDI 2023, June 2023.

## 2021

* Klute, L.R.W. (2021) <strong><a href="http://essay.utwente.nl/87696/">Space-time Trade-off in Clash: Improving Smart Machines</a></strong>. MSc thesis, University of Twente, The Netherlands, July 2021. 

* Strijker, H.W. (2021) <strong><a href="http://essay.utwente.nl/85643/">Ethernet implementation in Clash</a></strong>. MSc thesis, University of Twente, The Netherlands, January 2021. 

## 2020

* Westerveld, J.P. van (2020) <strong><a href="https://essay.utwente.nl/85411/">FPGA partial reconfiguration and automatic variant generation as a side-channel attack countermeasure with functional HDL Clash</a></strong>. MSc thesis, University of Twente, The Netherlands, December 2020. 

* Bremmer, D.J. (2020) <strong><a href="https://essay.utwente.nl/85254/">Mapping dataflow over multiple FPGAs in Clash</a></strong>. MSc thesis, University of Twente, The Netherlands, November 2020. 

## 2019

* Lebbing, P. (2019) <strong><a href="https://essay.utwente.nl/78888/">Modelling and Realizing the Tunnelling Ball Device in UniTi and CλaSH</a></strong>. MSc thesis, University of Twente, The Netherlands, June 2019.

* Van Raalte, E. (2019) <strong><a href="https://essay.utwente.nl/77541/">Automating system generation in Clash</a></strong>. MSc thesis, University of Twente, The Netherlands, March 2019.

* Wijlens, B. (2019) <strong><a href="https://essay.utwente.nl/77411/">Building a framework in Clash to create deterministic sensor and actuator interfaces for FPGAs</a></strong>. MSc thesis, University of Twente, The Netherlands, 2019.

## 2017

* Wentink, D.J.M. (2017) <strong><a href="https://essay.utwente.nl/74336/">Signal Recovery using CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, December 2017.

* Gottimukkala, Anirudh (2017) <strong><a href="https://essay.utwente.nl/74181/">Implementation of a digital Class-D amplifier controller in CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, November 2017.

* Appel, R. and Folmer, H.H. and Kuper, J. and Wester, R. and Broenink, J.F. (2017). <strong>Design-Time Improvement Using a Functional Approach to Specify GraphSLAM with Deterministic Performance on an FPGA</strong>. In 2017 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) (pp. 797-803). DOI: <a href="https://doi.org/10.1109/IROS.2017.8202241">10.1109/IROS.2017.8202241</a>

* Kuipers, F.P. (2017) <strong><a href="https://essay.utwente.nl/72512/">FPGA design support using CλaSH and LUNA</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, May 2017.

## 2016

* Appel, R.N. and Folmer, H.H. (2016) <strong><a href="http://essay.utwente.nl/71550/">Analysis, optimization, and design of a SLAM solution for an implementation on reconfigurable hardware (FPGA) using CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, December 2016.

* Vossen, J.J. (2016) <strong><a href="http://essay.utwente.nl/71486/">Offloading Haskell functions onto an FPGA</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, December 2016.

* Verheij, J.G.J. (2016) <strong><a href="http://essay.utwente.nl/70777/">Co-simulation between CλaSH and traditional HDLs</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, August 2016.

## 2015
* Raa, I. te (2015) <strong><a href="http://essay.utwente.nl/68804/">Recursive functional hardware descriptions using CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, November 2015.

* Wester, R. (2015) <strong><a href="http://doc.utwente.nl/96278/">A transformation-based approach to hardware design using higher-order functions</a></strong>. PhD thesis, University of Twente, Enschede, The Netherlands, July 2015.

* Bakker, M. (2015) <strong><a href="http://essay.utwente.nl/67605/">Numerical mathematics on FPGAs using CλaSH</a></strong>. BSc thesis, University of Twente, Enschede, The Netherlands, July 2015.

* Dam, M.R. (2015) <strong><a href="http://essay.utwente.nl/67613/">Auditory processing using CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, May 2015.

* Harmsen, R. (2015) <strong><a href="http://essay.utwente.nl/66896/">Specifying the WaveCore in CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, March 2015.

* Baaij, C.P.R. (2015) <strong><a href="http://doc.utwente.nl/93962/">Digital Circuits in CλaSH: Functional Specifications and Type-Directed Synthesis</a></strong>. PhD thesis, University of Twente, Enschede, The Netherlands, January 2015.

* Wester, R. and Kuper, J. (2014) <strong><a href="http://doc.utwente.nl/90642/">Design space exploration of a particle filter using higher-order functions</a></strong>. In: <em>Reconfigurable Computing: Architectures, Tools, and Applications</em>. Lecture Notes in Computer Science 8405. Springer Verlag, London, pp. 219-226. ISSN 0302-9743 ISBN 978-3-319-05959-4.

## 2014
* Bos, J.C.H. (2014) <strong><a href="http://essay.utwente.nl/66086/">Synthesizable Specification of a VLIW Processor in the Functional Hardware Description Language CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, September 2014.

* Niedermeier, A. (2014) <strong><a href="http://doc.utwente.nl/91607/">A Fine-Grained Parallel Dataflow-Inspired Architecture for Streaming Applications</a></strong>. PhD thesis, University of Twente, Enschede, The Netherlands, August 2014.

* Kuper, J. and Wester, R. (2014) <strong><a href="http://doc.utwente.nl/94663/">N Queens on an FPGA: Mathematics, Programming, or Both?</a></strong>. In: <em>Communicating Processes Architectures 2014</em>, 24-27 August 2014, Oxford, UK. Open Channel Publishing. ISBN 978-0-9565409-8-0.

* Bronkhorst, T.A.W. (2014) <strong><a href="http://essay.utwente.nl/65686/">Hardware design of a cooperative adaptive cruise control system using a functional programming language</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, August 2014.

* Jin, X. (2014) <strong><a href="http://essay.utwente.nl/65225/">Implementation of the MUSIC Algorithm in CλaSH</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, June 2014.

* Nee, F. van (2014) <strong><a href="http://essay.utwente.nl/64835/">To a new hardware design methodology: A case study of the cochlea model</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, March 2014.

* Baaij, C.P.R. and Kuper, J. (2014) <strong><a href="http://doc.utwente.nl/89215/">Using Rewriting to Synthesize Functional Languages to Digital Circuits</a></strong>. In: <em>Jay McCarthy, editor, Trends in Functional Programming (TFP)</em>, Provo, UT, USA, May 14-16, 2013. Volume 8322 of Lecture Notes in Computer Science (LNCS). pages 17–33. Springer-Verlag. ISBN 978-3-642-45340-3.

## 2012
* Wester, R. and Baaij, C.P.R. and Kuper, J. (2012) <strong><a href="http://doc.utwente.nl/82306/">A two step hardware design method using CλaSH</a></strong>. In: <em>Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL)</em>, Aug 29-31, 2012, Oslo, Norway. pages 181-188. IEEE Computer Society. ISBN 978-1-4673-2257-7.

* Wester, R. and Sarakiotis, D. and Kooistra, E. and J. Kuper. (2012) <strong><a href="http://doc.utwente.nl/82307/">Specifications of APERTIF Polyphase Filter Bank in CλaSH</a></strong>. In: <em>Communicating Process Architectures (CPA)</em>, pages 53-64, United Kingdom, August 2012. Open Channel Publishing. ISBN 978-0-9565409-5-9.

## 2011
* Gerards, M.E.T. and Baaij, C.P.R. and Kuper, J. and Kooijman, M. (2011) <strong><a href="http://doc.utwente.nl/78217/">Higher-Order Abstraction in Hardware Descriptions with CλaSH</a></strong>. In: <em>Proceedings of the 14th Conference on Digital System Design (DSD)</em>, Oulu, Finland. pages 495-502, 31 Aug - 2 September, 2011. IEEE Computer Society. ISBN 978-0-7695-4494-6.

## 2010
* Niedermeier, A. and Wester, R. and Rovers, K.C. and Baaij, C.P.R. and Kuper, J. and Smit, G.J.M. (2010) <strong><a href="http://doc.utwente.nl/74963/">Designing a dataflow processor using CλaSH</a></strong>. In: <em>28th Norchip Conference</em>, 15-16 November 2010, Tampere, Finland. 69. IEEE Circuits and Systems Society. ISBN 978-1-4244-8971-8.

* Kuper, J. and Baaij, C.P.R. and Kooijman, M. and Gerards, M.E.T. (2010) <strong><a href="http://doc.utwente.nl/75093/">Exercises in architecture specification using CλaSH</a></strong>. In: <em>Proceedings of Forum on Specification and Design Languages (FDL)</em>, 2010, Southampton, England, Sept 13-16. pages 178-183. Electronic Chips &amp; Systems design Initiative (ECSI). ISSN 1636-9874.

* Baaij, C.P.R. and Kooijman, M. and Kuper, J. and Boeijink, W.A. and Gerards, M.E.T. (2010) <strong><a href="http://doc.utwente.nl/73124/">CλaSH: Structural Descriptions of Synchronous Hardware using Haskell</a></strong>. In: <em>Proceedings of the 13th Conference on Digital System Design (DSD)</em>, Lille, France, Sept 1-3, 2010. pages 714-721. IEEE Computer Society. ISBN 978-0-7695-4171-6.

* Smit, G.J.M. and Kuper, J. and Baaij, C.P.R (2010) <strong><a href="http://doc.utwente.nl/75334/">A mathematical approach towards hardware design</a></strong>. In: <em>Dagstuhl Seminar on Dynamically Reconfigurable Architectures</em>, 11-16 July 2010, Dagstuhl, Germany.

## 2009
* Baaij, C.P.R. (2009) <strong><a href="http://essay.utwente.nl/59482/">CλasH : from Haskell to hardware</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, December 2009.

* Kooijman, M. (2009) <strong><a href="http://essay.utwente.nl/59381/">Haskell as a higher order structural hardware description language</a></strong>. MSc thesis, University of Twente, Enschede, The Netherlands, December 2009.

<style>
.post__title{ display:none; }
</style>
