* Z:\mnt\design.r\spice\examples\3732.asc
V1 IN 0 6
M쬞1 IN N002 N004 N004 Si4866DY
M쬞2 N004 N008 0 0 Si4866DY
C1 N003 N004 .1
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N006 OUT .003
C2 N006 OUT 1000p
L1 N004 N006 1
R2 IN N001 10K
M쬞3 IN N011 N014 N014 Si4866DY
M쬞4 N014 N018 0 0 Si4866DY
C3 N013 N014 .1
D3 IN N013 1N5817
D4 0 N014 1N5817
R3 N016 OUT .003
C4 N016 OUT 1000p
L2 N014 N016 1
M쬞5 IN N023 N025 N025 Si4866DY
M쬞6 N025 N029 0 0 Si4866DY
C5 N024 N025 .1
D5 0 N025 1N5817
R4 N027 OUT .003
L3 N025 N027 1
D6 IN N024 1N5817
C6 N027 OUT 1000p
C7 OUT 0 500 Rser=25m
C8 N026 N028 100p
C9 N022 0 100p
C10 N020 0 680p
R5 N021 N020 5K
XU1 N010 N007 N005 N019 OUT 0 N028 N026 0 N006 OUT N016 OUT OUT N027 N022 N021 N012 N015 N017 N024 N023 N025 N029 N018 0 N008 IN N014 N011 N013 N004 N002 N003 N001 N009 LTC3732
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3732.sub
.backanno
.end
