<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MSS_CCMR" id="MSS_CCMR">
  
  
  <register acronym="CCMSR1" description="CPU Compare Status Register" id="CCMSR1" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved" end="17" id="NU2" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="16" description="Compare Error 0 = CPU signals are identical 1= CPU signal compare mismatch Writes '1' to clear this bit " end="16" id="CMPE1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="9" id="NU1" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="8" description="Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect" end="8" id="STC1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="NU0" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="1" description="Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect" end="1" id="STET1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Self Test Error 0 = self test passed 1 = self test failed Writes have no effect" end="0" id="STE1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CCMKEYR1" description="CPU Compare Key Register" id="CCMKEYR1" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="NU3" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="Mode Key 0000 = lock step mode 0110 = self test mode 1001 = error forcing mode 1111 = self test error forcing mode" end="0" id="MKEY1" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CCMSR2" description="VIM Compare Status Register" id="CCMSR2" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="17" id="NU6" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="16" description="Compare Error 0 = VIM signals are identical 1= VIM signal compare mismatch Writes '1' to clear this bit " end="16" id="CMPE2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="9" id="NU5" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="8" description="Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect" end="8" id="STC2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="NU4" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="1" description="Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect" end="1" id="STET2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Self Test Error 0 = self test passed 1 = self test failed Writes have no effect" end="0" id="STE2" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CCMKEYR2" description="VIM Compare Key Register" id="CCMKEYR2" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="NU7" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="Mode Key 0000 = lock step mode 0110 = self test mode 1001 = error forcing mode 1111 = self test error forcing mode" end="0" id="MKEY2" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CCMSR3" description="Inactivity Monitor Status Register" id="CCMSR3" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved" end="17" id="NU10" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="16" description="Compare Error 0 = Inactivity monitor signals are identical 1= Inactivity monitor signal compare mismatch Writes '1' to clear this bit " end="16" id="CMPE3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="9" id="NU9" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="8" description="Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect" end="8" id="STC3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="NU8" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="1" description="Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect" end="1" id="STET3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Self Test Error 0 = self test passed 1 = self test failed Writes have no effect" end="0" id="STE3" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CCMKEYR3" description="Inactivity Monitor Key Register" id="CCMKEYR3" offset="0x14" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="NU11" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="Mode Key 0000 = lock step mode 0110 = self test mode 1001 = error forcing mode 1111 = self test error forcing mode" end="0" id="MKEY3" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CCMPOLCNTRL" description="CPU Compare Polarity Control Register" id="CCMPOLCNTRL" offset="0x18" width="32">
    
  <bitfield begin="31" description="Reserved" end="8" id="NU12" rwaccess="RW" width="24"></bitfield>
    
  <bitfield begin="7" description="This value is used to invert the 8 XOR of the CPU1 to create compare fail in functional active compare mode.  User and privilege mode read = Returns current value of the POL INV Privilege mode write = Update the values of POL INV" end="0" id="POL_INV" rwaccess="R" width="8"></bitfield>
  </register>
</module>
