
P0005_v2_drivetrain_rev1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000016  00800100  00000476  0000050a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000476  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002a  00800116  00800116  00000520  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000520  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000100  00000000  00000000  00000550  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000b5f  00000000  00000000  00000650  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000004f2  00000000  00000000  000011af  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000004d0  00000000  00000000  000016a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000280  00000000  00000000  00001b74  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000662  00000000  00000000  00001df4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000048c  00000000  00000000  00002456  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c0  00000000  00000000  000028e2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 d4 01 	jmp	0x3a8	; 0x3a8 <__vector_3>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 9a 01 	jmp	0x334	; 0x334 <__vector_14>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 3d 01 	jmp	0x27a	; 0x27a <__vector_18>
  4c:	0c 94 ae 00 	jmp	0x15c	; 0x15c <__vector_19>
  50:	0c 94 95 00 	jmp	0x12a	; 0x12a <__vector_20>
  54:	0c 94 53 00 	jmp	0xa6	; 0xa6 <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 e7       	ldi	r30, 0x76	; 118
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a6 31       	cpi	r26, 0x16	; 22
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a6 e1       	ldi	r26, 0x16	; 22
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a0 34       	cpi	r26, 0x40	; 64
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 0a 02 	call	0x414	; 0x414 <main>
  9e:	0c 94 39 02 	jmp	0x472	; 0x472 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <__vector_21>:
volatile uint8_t Analog::analogHigh = 0;
volatile uint8_t Analog::analogLow = 0;
volatile uint8_t Analog::lastChannel = 0; // Channels 0-7 for ATmega328P

ISR(ADC_vect) 
{	
  a6:	1f 92       	push	r1
  a8:	0f 92       	push	r0
  aa:	0f b6       	in	r0, 0x3f	; 63
  ac:	0f 92       	push	r0
  ae:	11 24       	eor	r1, r1
  b0:	8f 93       	push	r24
	Analog::analogLow = ADCL;
  b2:	80 91 78 00 	lds	r24, 0x0078
  b6:	80 93 16 01 	sts	0x0116, r24
	Analog::analogHigh = ADCH;
  ba:	80 91 79 00 	lds	r24, 0x0079
  be:	80 93 17 01 	sts	0x0117, r24
}
  c2:	8f 91       	pop	r24
  c4:	0f 90       	pop	r0
  c6:	0f be       	out	0x3f, r0	; 63
  c8:	0f 90       	pop	r0
  ca:	1f 90       	pop	r1
  cc:	18 95       	reti

000000ce <_ZN6Analog13selectChannelEh>:

void Analog::selectChannel (uint8_t n) 
{		
	DDRC = DDRC & ~_BV(n);
  ce:	97 b1       	in	r25, 0x07	; 7
  d0:	41 e0       	ldi	r20, 0x01	; 1
  d2:	50 e0       	ldi	r21, 0x00	; 0
  d4:	9a 01       	movw	r18, r20
  d6:	08 2e       	mov	r0, r24
  d8:	02 c0       	rjmp	.+4      	; 0xde <_ZN6Analog13selectChannelEh+0x10>
  da:	22 0f       	add	r18, r18
  dc:	33 1f       	adc	r19, r19
  de:	0a 94       	dec	r0
  e0:	e2 f7       	brpl	.-8      	; 0xda <_ZN6Analog13selectChannelEh+0xc>
  e2:	20 95       	com	r18
  e4:	29 23       	and	r18, r25
  e6:	27 b9       	out	0x07, r18	; 7
	ADMUX  = _BV(REFS0) | n; // AREF = AVCC
  e8:	80 64       	ori	r24, 0x40	; 64
  ea:	80 93 7c 00 	sts	0x007C, r24
	//ADMUX  = n; // uses AREF voltage, channel n selected
	ADCSRA = _BV(ADATE) | _BV(ADEN) | _BV(ADIE) | 0b111; // on, interrupt enabled, 1/128 clock
  ee:	8f ea       	ldi	r24, 0xAF	; 175
  f0:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = 0; // free running
  f4:	10 92 7b 00 	sts	0x007B, r1
  f8:	08 95       	ret

000000fa <_Z24modular8_set_digital_bush>:
 */ 
#include <modular8.h>

void modular8_set_digital_bus(uint8_t out)
{
	PORTD = (out & DMASK) | (PORTD & ~DMASK);
  fa:	9b b1       	in	r25, 0x0b	; 11
  fc:	28 2f       	mov	r18, r24
  fe:	2c 7f       	andi	r18, 0xFC	; 252
 100:	93 70       	andi	r25, 0x03	; 3
 102:	92 2b       	or	r25, r18
 104:	9b b9       	out	0x0b, r25	; 11
	PORTB = (out & BMASK) | (PORTB & ~BMASK);
 106:	95 b1       	in	r25, 0x05	; 5
 108:	83 70       	andi	r24, 0x03	; 3
 10a:	9c 7f       	andi	r25, 0xFC	; 252
 10c:	89 2b       	or	r24, r25
 10e:	85 b9       	out	0x05, r24	; 5
 110:	08 95       	ret

00000112 <_Z34modular8_set_digital_bus_directionh>:
	return (PIND & DMASK) | (PINB & BMASK);
}

void modular8_set_digital_bus_direction(uint8_t dir)
{
	DDRD = (dir & DMASK) | (DDRD & ~DMASK);
 112:	9a b1       	in	r25, 0x0a	; 10
 114:	28 2f       	mov	r18, r24
 116:	2c 7f       	andi	r18, 0xFC	; 252
 118:	93 70       	andi	r25, 0x03	; 3
 11a:	92 2b       	or	r25, r18
 11c:	9a b9       	out	0x0a, r25	; 10
	DDRB = (dir & BMASK) | (DDRB & ~BMASK);
 11e:	94 b1       	in	r25, 0x04	; 4
 120:	83 70       	andi	r24, 0x03	; 3
 122:	9c 7f       	andi	r25, 0xFC	; 252
 124:	89 2b       	or	r24, r25
 126:	84 b9       	out	0x04, r24	; 4
 128:	08 95       	ret

0000012a <__vector_20>:

volatile char* _S3P_transmitting;
volatile uint8_t _S3P_charsLeft = 0, _S3P_charsToSend = 0;

ISR(USART_TX_vect)
{
 12a:	1f 92       	push	r1
 12c:	0f 92       	push	r0
 12e:	0f b6       	in	r0, 0x3f	; 63
 130:	0f 92       	push	r0
 132:	11 24       	eor	r1, r1
 134:	8f 93       	push	r24
 136:	ef 93       	push	r30
 138:	ff 93       	push	r31
	_S3P_TX_DISABLE();
 13a:	2a 98       	cbi	0x05, 2	; 5
 13c:	e1 ec       	ldi	r30, 0xC1	; 193
 13e:	f0 e0       	ldi	r31, 0x00	; 0
 140:	80 81       	ld	r24, Z
 142:	87 7f       	andi	r24, 0xF7	; 247
 144:	80 83       	st	Z, r24
	UCSR0B &= ~_BV(TXCIE0); // disables TX complete interrupt
 146:	80 81       	ld	r24, Z
 148:	8f 7b       	andi	r24, 0xBF	; 191
 14a:	80 83       	st	Z, r24
}
 14c:	ff 91       	pop	r31
 14e:	ef 91       	pop	r30
 150:	8f 91       	pop	r24
 152:	0f 90       	pop	r0
 154:	0f be       	out	0x3f, r0	; 63
 156:	0f 90       	pop	r0
 158:	1f 90       	pop	r1
 15a:	18 95       	reti

0000015c <__vector_19>:
		S3P::transmit();
	}
}

ISR(USART_UDRE_vect)
{
 15c:	1f 92       	push	r1
 15e:	0f 92       	push	r0
 160:	0f b6       	in	r0, 0x3f	; 63
 162:	0f 92       	push	r0
 164:	11 24       	eor	r1, r1
 166:	8f 93       	push	r24
 168:	9f 93       	push	r25
 16a:	ef 93       	push	r30
 16c:	ff 93       	push	r31
	UDR0 = _S3P_transmitting[_S3P_charsToSend - _S3P_charsLeft];
 16e:	e0 91 18 01 	lds	r30, 0x0118
 172:	80 91 19 01 	lds	r24, 0x0119
 176:	f0 e0       	ldi	r31, 0x00	; 0
 178:	e8 1b       	sub	r30, r24
 17a:	f1 09       	sbc	r31, r1
 17c:	80 91 1a 01 	lds	r24, 0x011A
 180:	90 91 1b 01 	lds	r25, 0x011B
 184:	e8 0f       	add	r30, r24
 186:	f9 1f       	adc	r31, r25
 188:	80 81       	ld	r24, Z
 18a:	80 93 c6 00 	sts	0x00C6, r24
	_S3P_charsLeft--;
 18e:	80 91 19 01 	lds	r24, 0x0119
 192:	81 50       	subi	r24, 0x01	; 1
 194:	80 93 19 01 	sts	0x0119, r24
	
	if(_S3P_charsLeft == 0)
 198:	80 91 19 01 	lds	r24, 0x0119
 19c:	81 11       	cpse	r24, r1
 19e:	08 c0       	rjmp	.+16     	; 0x1b0 <__vector_19+0x54>
	{
		UCSR0B &= ~_BV(UDRIE0);  // disable buffer empty interrupt
 1a0:	e1 ec       	ldi	r30, 0xC1	; 193
 1a2:	f0 e0       	ldi	r31, 0x00	; 0
 1a4:	80 81       	ld	r24, Z
 1a6:	8f 7d       	andi	r24, 0xDF	; 223
 1a8:	80 83       	st	Z, r24
		UCSR0B |= _BV(TXCIE0); // enables TX complete interrupt
 1aa:	80 81       	ld	r24, Z
 1ac:	80 64       	ori	r24, 0x40	; 64
 1ae:	80 83       	st	Z, r24
	}
}
 1b0:	ff 91       	pop	r31
 1b2:	ef 91       	pop	r30
 1b4:	9f 91       	pop	r25
 1b6:	8f 91       	pop	r24
 1b8:	0f 90       	pop	r0
 1ba:	0f be       	out	0x3f, r0	; 63
 1bc:	0f 90       	pop	r0
 1be:	1f 90       	pop	r1
 1c0:	18 95       	reti

000001c2 <_ZN3S3P4initEPKvhPVvhS3_h>:
		uint8_t delimiterSize,
		volatile void* in,
		uint8_t inSize,
		volatile void* out,
		uint8_t outSize)
{	
 1c2:	ef 92       	push	r14
 1c4:	0f 93       	push	r16
 1c6:	1f 93       	push	r17
	_S3P_outputSize = outSize;
}

void S3P::setDelimiter(const void* delimiter, uint8_t delimiterSize)
{
	_S3P_delimiter = (char*)delimiter;
 1c8:	90 93 26 01 	sts	0x0126, r25
 1cc:	80 93 25 01 	sts	0x0125, r24
	_S3P_delimiterSize = delimiterSize;
 1d0:	60 93 24 01 	sts	0x0124, r22
		volatile void* in,
		uint8_t inSize,
		volatile void* out,
		uint8_t outSize)
{
	_S3P_input = (char*)in;
 1d4:	50 93 23 01 	sts	0x0123, r21
 1d8:	40 93 22 01 	sts	0x0122, r20
	_S3P_inputSize = inSize;
 1dc:	20 93 20 01 	sts	0x0120, r18
	_S3P_output = (char*)out;
 1e0:	10 93 1f 01 	sts	0x011F, r17
 1e4:	00 93 1e 01 	sts	0x011E, r16
	_S3P_outputSize = outSize;
 1e8:	e0 92 1d 01 	sts	0x011D, r14
		uint8_t outSize)
{	
	setDelimiter(delimiter, delimiterSize);
	setbuffers(in, inSize, out, outSize);
	
	DDRB |= _BV(TXDEN_PIN) + _BV(5);
 1ec:	84 b1       	in	r24, 0x04	; 4
 1ee:	84 62       	ori	r24, 0x24	; 36
 1f0:	84 b9       	out	0x04, r24	; 4
	PORTB &= ~_BV(TXDEN_PIN);
 1f2:	2a 98       	cbi	0x05, 2	; 5
	
	UBRR0H = 0;
 1f4:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 7; // 250000 baud
 1f8:	87 e0       	ldi	r24, 0x07	; 7
 1fa:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A = _BV(U2X0); // Double speed UART
 1fe:	82 e0       	ldi	r24, 0x02	; 2
 200:	80 93 c0 00 	sts	0x00C0, r24
	UCSR0B = _BV(RXCIE0) | _BV(RXEN0) | _BV(TXEN0); // Receive interrupt, RX/TX enable
 204:	88 e9       	ldi	r24, 0x98	; 152
 206:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00); // 8-bit data, no parity, 1 stop bit
 20a:	86 e0       	ldi	r24, 0x06	; 6
 20c:	80 93 c2 00 	sts	0x00C2, r24
}
 210:	1f 91       	pop	r17
 212:	0f 91       	pop	r16
 214:	ef 90       	pop	r14
 216:	08 95       	ret

00000218 <_ZN3S3P8transmitEPVvh>:
void S3P::transmit(volatile void* toTransmit, uint8_t charCount) 
{
	// sends between 1 and 255 chars
	// uses USART_TX and USART_UDRE interrupts to advance through chars
	
	_S3P_transmitting = (char*)toTransmit;
 218:	90 93 1b 01 	sts	0x011B, r25
 21c:	80 93 1a 01 	sts	0x011A, r24
	_S3P_charsToSend = charCount;
 220:	60 93 18 01 	sts	0x0118, r22
	_S3P_charsLeft = _S3P_charsToSend - 1;
 224:	80 91 18 01 	lds	r24, 0x0118
 228:	81 50       	subi	r24, 0x01	; 1
 22a:	80 93 19 01 	sts	0x0119, r24
	
	_S3P_TX_ENABLE();
 22e:	e1 ec       	ldi	r30, 0xC1	; 193
 230:	f0 e0       	ldi	r31, 0x00	; 0
 232:	80 81       	ld	r24, Z
 234:	88 60       	ori	r24, 0x08	; 8
 236:	80 83       	st	Z, r24
 238:	2a 9a       	sbi	0x05, 2	; 5
	
	UDR0 = _S3P_transmitting[0]; // start transmission of first char
 23a:	e0 91 1a 01 	lds	r30, 0x011A
 23e:	f0 91 1b 01 	lds	r31, 0x011B
 242:	80 81       	ld	r24, Z
 244:	80 93 c6 00 	sts	0x00C6, r24
	
	if (_S3P_charsLeft > 0)
 248:	80 91 19 01 	lds	r24, 0x0119
 24c:	88 23       	and	r24, r24
 24e:	31 f0       	breq	.+12     	; 0x25c <_ZN3S3P8transmitEPVvh+0x44>
	{
		UCSR0B |= _BV(UDRIE0); // enable buffer empty interrupt
 250:	e1 ec       	ldi	r30, 0xC1	; 193
 252:	f0 e0       	ldi	r31, 0x00	; 0
 254:	80 81       	ld	r24, Z
 256:	80 62       	ori	r24, 0x20	; 32
 258:	80 83       	st	Z, r24
 25a:	08 95       	ret
	}
	else
	{
		UCSR0B |= _BV(TXCIE0); // enables TX complete interrupt
 25c:	e1 ec       	ldi	r30, 0xC1	; 193
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	80 81       	ld	r24, Z
 262:	80 64       	ori	r24, 0x40	; 64
 264:	80 83       	st	Z, r24
 266:	08 95       	ret

00000268 <_ZN3S3P8transmitEv>:
	}
}

void S3P::transmit()
{
	transmit(_S3P_output, _S3P_outputSize);
 268:	60 91 1d 01 	lds	r22, 0x011D
 26c:	80 91 1e 01 	lds	r24, 0x011E
 270:	90 91 1f 01 	lds	r25, 0x011F
 274:	0e 94 0c 01 	call	0x218	; 0x218 <_ZN3S3P8transmitEPVvh>
 278:	08 95       	ret

0000027a <__vector_18>:
	_S3P_TX_DISABLE();
	UCSR0B &= ~_BV(TXCIE0); // disables TX complete interrupt
}

ISR(USART_RX_vect)
{
 27a:	1f 92       	push	r1
 27c:	0f 92       	push	r0
 27e:	0f b6       	in	r0, 0x3f	; 63
 280:	0f 92       	push	r0
 282:	11 24       	eor	r1, r1
 284:	2f 93       	push	r18
 286:	3f 93       	push	r19
 288:	4f 93       	push	r20
 28a:	5f 93       	push	r21
 28c:	6f 93       	push	r22
 28e:	7f 93       	push	r23
 290:	8f 93       	push	r24
 292:	9f 93       	push	r25
 294:	af 93       	push	r26
 296:	bf 93       	push	r27
 298:	ef 93       	push	r30
 29a:	ff 93       	push	r31
	char received = UDR0; // clears flag
 29c:	20 91 c6 00 	lds	r18, 0x00C6
	
	if(_S3P_memoryIndex < _S3P_delimiterSize)
 2a0:	90 91 1c 01 	lds	r25, 0x011C
 2a4:	80 91 24 01 	lds	r24, 0x0124
 2a8:	98 17       	cp	r25, r24
 2aa:	98 f4       	brcc	.+38     	; 0x2d2 <__vector_18+0x58>
	{
		_S3P_memoryIndex = (received == _S3P_delimiter[_S3P_memoryIndex])? 
 2ac:	80 91 1c 01 	lds	r24, 0x011C
 2b0:	e0 91 25 01 	lds	r30, 0x0125
 2b4:	f0 91 26 01 	lds	r31, 0x0126
 2b8:	e8 0f       	add	r30, r24
 2ba:	f1 1d       	adc	r31, r1
			_S3P_memoryIndex + 1 : 0;
 2bc:	80 81       	ld	r24, Z
 2be:	82 13       	cpse	r24, r18
 2c0:	04 c0       	rjmp	.+8      	; 0x2ca <__vector_18+0x50>
 2c2:	80 91 1c 01 	lds	r24, 0x011C
 2c6:	8f 5f       	subi	r24, 0xFF	; 255
 2c8:	01 c0       	rjmp	.+2      	; 0x2cc <__vector_18+0x52>
 2ca:	80 e0       	ldi	r24, 0x00	; 0
 2cc:	80 93 1c 01 	sts	0x011C, r24
 2d0:	14 c0       	rjmp	.+40     	; 0x2fa <__vector_18+0x80>
	}
	else if(_S3P_inputIndex < _S3P_inputSize)
 2d2:	90 91 21 01 	lds	r25, 0x0121
 2d6:	80 91 20 01 	lds	r24, 0x0120
 2da:	98 17       	cp	r25, r24
 2dc:	70 f4       	brcc	.+28     	; 0x2fa <__vector_18+0x80>
	{
		_S3P_input[_S3P_inputIndex] = received;
 2de:	80 91 21 01 	lds	r24, 0x0121
 2e2:	e0 91 22 01 	lds	r30, 0x0122
 2e6:	f0 91 23 01 	lds	r31, 0x0123
 2ea:	e8 0f       	add	r30, r24
 2ec:	f1 1d       	adc	r31, r1
 2ee:	20 83       	st	Z, r18
		_S3P_inputIndex++;
 2f0:	80 91 21 01 	lds	r24, 0x0121
 2f4:	8f 5f       	subi	r24, 0xFF	; 255
 2f6:	80 93 21 01 	sts	0x0121, r24
	}
	if(_S3P_inputIndex == _S3P_inputSize)
 2fa:	90 91 21 01 	lds	r25, 0x0121
 2fe:	80 91 20 01 	lds	r24, 0x0120
 302:	98 13       	cpse	r25, r24
 304:	06 c0       	rjmp	.+12     	; 0x312 <__vector_18+0x98>
	{
		_S3P_memoryIndex = 0;
 306:	10 92 1c 01 	sts	0x011C, r1
		_S3P_inputIndex = 0;
 30a:	10 92 21 01 	sts	0x0121, r1
		S3P::transmit();
 30e:	0e 94 34 01 	call	0x268	; 0x268 <_ZN3S3P8transmitEv>
	}
}
 312:	ff 91       	pop	r31
 314:	ef 91       	pop	r30
 316:	bf 91       	pop	r27
 318:	af 91       	pop	r26
 31a:	9f 91       	pop	r25
 31c:	8f 91       	pop	r24
 31e:	7f 91       	pop	r23
 320:	6f 91       	pop	r22
 322:	5f 91       	pop	r21
 324:	4f 91       	pop	r20
 326:	3f 91       	pop	r19
 328:	2f 91       	pop	r18
 32a:	0f 90       	pop	r0
 32c:	0f be       	out	0x3f, r0	; 63
 32e:	0f 90       	pop	r0
 330:	1f 90       	pop	r1
 332:	18 95       	reti

00000334 <__vector_14>:
};

uint8_t PWM_count;
int8_t PWM_signal;

ISR(TIMER0_COMPA_vect) {
 334:	1f 92       	push	r1
 336:	0f 92       	push	r0
 338:	0f b6       	in	r0, 0x3f	; 63
 33a:	0f 92       	push	r0
 33c:	11 24       	eor	r1, r1
 33e:	2f 93       	push	r18
 340:	3f 93       	push	r19
 342:	4f 93       	push	r20
 344:	5f 93       	push	r21
 346:	8f 93       	push	r24
 348:	9f 93       	push	r25
	
	// 128-step resolution PWM 
	
	if((PWM_count = (PWM_count + 1) % 128) == 0) {
 34a:	80 91 28 01 	lds	r24, 0x0128
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	01 96       	adiw	r24, 0x01	; 1
 352:	8f 77       	andi	r24, 0x7F	; 127
 354:	90 78       	andi	r25, 0x80	; 128
 356:	ac 01       	movw	r20, r24
 358:	80 93 28 01 	sts	0x0128, r24
 35c:	81 11       	cpse	r24, r1
 35e:	09 c0       	rjmp	.+18     	; 0x372 <__vector_14+0x3e>
		
		measured_vel = encoder_count;
 360:	80 91 2c 01 	lds	r24, 0x012C
 364:	80 93 2b 01 	sts	0x012B, r24
		encoder_count = 0;	
 368:	10 92 2c 01 	sts	0x012C, r1
		counted = true;
 36c:	81 e0       	ldi	r24, 0x01	; 1
 36e:	80 93 29 01 	sts	0x0129, r24
	}
	
	PORTD = PWM_signal > PWM_count? 
 372:	20 91 27 01 	lds	r18, 0x0127
 376:	33 27       	eor	r19, r19
 378:	27 fd       	sbrc	r18, 7
 37a:	30 95       	com	r19
 37c:	ca 01       	movw	r24, r20
 37e:	99 27       	eor	r25, r25
		PIND | MOTOR_PIN : PIND & ~MOTOR_PIN;
 380:	82 17       	cp	r24, r18
 382:	93 07       	cpc	r25, r19
 384:	1c f4       	brge	.+6      	; 0x38c <__vector_14+0x58>
 386:	89 b1       	in	r24, 0x09	; 9
 388:	88 60       	ori	r24, 0x08	; 8
 38a:	02 c0       	rjmp	.+4      	; 0x390 <__vector_14+0x5c>
 38c:	89 b1       	in	r24, 0x09	; 9
 38e:	87 7f       	andi	r24, 0xF7	; 247
 390:	8b b9       	out	0x0b, r24	; 11
}
 392:	9f 91       	pop	r25
 394:	8f 91       	pop	r24
 396:	5f 91       	pop	r21
 398:	4f 91       	pop	r20
 39a:	3f 91       	pop	r19
 39c:	2f 91       	pop	r18
 39e:	0f 90       	pop	r0
 3a0:	0f be       	out	0x3f, r0	; 63
 3a2:	0f 90       	pop	r0
 3a4:	1f 90       	pop	r1
 3a6:	18 95       	reti

000003a8 <__vector_3>:

ISR(PCINT0_vect) {
 3a8:	1f 92       	push	r1
 3aa:	0f 92       	push	r0
 3ac:	0f b6       	in	r0, 0x3f	; 63
 3ae:	0f 92       	push	r0
 3b0:	11 24       	eor	r1, r1
 3b2:	2f 93       	push	r18
 3b4:	8f 93       	push	r24
 3b6:	9f 93       	push	r25
 3b8:	ef 93       	push	r30
 3ba:	ff 93       	push	r31
	
	PORTD = PIND | _BV(PD5);
 3bc:	89 b1       	in	r24, 0x09	; 9
 3be:	80 62       	ori	r24, 0x20	; 32
 3c0:	8b b9       	out	0x0b, r24	; 11
	encoder_count += encoder_matrix[PINB & 0b11][last_state];
 3c2:	83 b1       	in	r24, 0x03	; 3
 3c4:	e0 91 2a 01 	lds	r30, 0x012A
 3c8:	20 91 2c 01 	lds	r18, 0x012C
 3cc:	83 70       	andi	r24, 0x03	; 3
 3ce:	f0 e0       	ldi	r31, 0x00	; 0
 3d0:	94 e0       	ldi	r25, 0x04	; 4
 3d2:	89 9f       	mul	r24, r25
 3d4:	e0 0d       	add	r30, r0
 3d6:	f1 1d       	adc	r31, r1
 3d8:	11 24       	eor	r1, r1
 3da:	e0 50       	subi	r30, 0x00	; 0
 3dc:	ff 4f       	sbci	r31, 0xFF	; 255
 3de:	80 81       	ld	r24, Z
 3e0:	99 27       	eor	r25, r25
 3e2:	87 fd       	sbrc	r24, 7
 3e4:	90 95       	com	r25
 3e6:	82 0f       	add	r24, r18
 3e8:	91 1d       	adc	r25, r1
 3ea:	27 fd       	sbrc	r18, 7
 3ec:	9a 95       	dec	r25
 3ee:	80 93 2c 01 	sts	0x012C, r24
	last_state = PINB & 0b11;
 3f2:	83 b1       	in	r24, 0x03	; 3
 3f4:	83 70       	andi	r24, 0x03	; 3
 3f6:	80 93 2a 01 	sts	0x012A, r24
	PORTD = PIND & ~_BV(PD5);
 3fa:	89 b1       	in	r24, 0x09	; 9
 3fc:	8f 7d       	andi	r24, 0xDF	; 223
 3fe:	8b b9       	out	0x0b, r24	; 11
}
 400:	ff 91       	pop	r31
 402:	ef 91       	pop	r30
 404:	9f 91       	pop	r25
 406:	8f 91       	pop	r24
 408:	2f 91       	pop	r18
 40a:	0f 90       	pop	r0
 40c:	0f be       	out	0x3f, r0	; 63
 40e:	0f 90       	pop	r0
 410:	1f 90       	pop	r1
 412:	18 95       	reti

00000414 <main>:

int main(void) 
{
	DDRB = 0; // PORTB as inputs
 414:	14 b8       	out	0x04, r1	; 4
	DDRD = 0xff; // PORTD as outputs
 416:	8f ef       	ldi	r24, 0xFF	; 255
 418:	8a b9       	out	0x0a, r24	; 10
	
	PCICR = _BV(PCIE0); // allow PCINT0-7 interrupts
 41a:	81 e0       	ldi	r24, 0x01	; 1
 41c:	80 93 68 00 	sts	0x0068, r24
	PCMSK0 = _BV(PCINT1) | _BV(PCINT0); // trigger interrupts on changes to PB0 and PB1 
 420:	83 e0       	ldi	r24, 0x03	; 3
 422:	80 93 6b 00 	sts	0x006B, r24

	TCCR0A = _BV(WGM01); // CTC mode
 426:	82 e0       	ldi	r24, 0x02	; 2
 428:	84 bd       	out	0x24, r24	; 36
	TCCR0B = PRESCALER_8;
 42a:	85 bd       	out	0x25, r24	; 37
	OCR0A = TIMER_COUNT; // calculated above to give 4/663 of a second
 42c:	9d e5       	ldi	r25, 0x5D	; 93
 42e:	97 bd       	out	0x27, r25	; 39
	TIMSK0 = _BV(OCIE1A); // enable timer interrupt
 430:	80 93 6e 00 	sts	0x006E, r24
	
	// Sets the buffers to the structs in local "dataStructures.h" and initializes UART
	S3P::init(DATA_STRUCTURE_REF);
 434:	68 94       	set
 436:	ee 24       	eor	r14, r14
 438:	e4 f8       	bld	r14, 4
 43a:	0d e2       	ldi	r16, 0x2D	; 45
 43c:	11 e0       	ldi	r17, 0x01	; 1
 43e:	23 e0       	ldi	r18, 0x03	; 3
 440:	4d e3       	ldi	r20, 0x3D	; 61
 442:	51 e0       	ldi	r21, 0x01	; 1
 444:	65 e0       	ldi	r22, 0x05	; 5
 446:	80 e1       	ldi	r24, 0x10	; 16
 448:	91 e0       	ldi	r25, 0x01	; 1
 44a:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <_ZN3S3P4initEPKvhPVvhS3_h>
	
	sei(); // set interrupts
 44e:	78 94       	sei
	
	DDRC = 0x3f;
 450:	8f e3       	ldi	r24, 0x3F	; 63
 452:	87 b9       	out	0x07, r24	; 7
	
	modular8_set_digital_bus_direction(0xff);
 454:	8f ef       	ldi	r24, 0xFF	; 255
 456:	0e 94 89 00 	call	0x112	; 0x112 <_Z34modular8_set_digital_bus_directionh>
	
	dataIn.status = 1;
 45a:	81 e0       	ldi	r24, 0x01	; 1
 45c:	80 93 3f 01 	sts	0x013F, r24
	
	Analog::selectChannel(5);
 460:	85 e0       	ldi	r24, 0x05	; 5
 462:	0e 94 67 00 	call	0xce	; 0xce <_ZN6Analog13selectChannelEh>
	#define DELAY 100
	
    while(1) 
	{
		// sprintf((char*)dataOut.output, "status:%d", dataIn.status);
		modular8_set_digital_bus(dataIn.status);
 466:	cf e3       	ldi	r28, 0x3F	; 63
 468:	d1 e0       	ldi	r29, 0x01	; 1
 46a:	88 81       	ld	r24, Y
 46c:	0e 94 7d 00 	call	0xfa	; 0xfa <_Z24modular8_set_digital_bush>
 470:	fc cf       	rjmp	.-8      	; 0x46a <main+0x56>

00000472 <_exit>:
 472:	f8 94       	cli

00000474 <__stop_program>:
 474:	ff cf       	rjmp	.-2      	; 0x474 <__stop_program>
