
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001ef84 vaddr 0x40016f84 paddr 0x40016f84 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x00017b44 memsz 0x00017c64 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e700  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00008884  4000e700  4000e700  00016700  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40016f84  40016f84  0001ef84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000bb4  40016f90  40016f90  0001ef90  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000011c  40017b48  40017b48  0001fb44  2**3
                  ALLOC
  5 .debug_info   000052d9  00000000  00000000  0001fb44  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000136e  00000000  00000000  00024e1d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    00005533  00000000  00000000  0002618b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000001c0  00000000  00000000  0002b6c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000169b  00000000  00000000  0002b880  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e1c  00000000  00000000  0002cf1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  0002dd37  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  0002dd67  2**0
                  CONTENTS, READONLY
 13 .debug_frame  000015b4  00000000  00000000  0002dda4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000dc0  00000000  00000000  0002f358  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000e700 l    d  .rodata	00000000 .rodata
40016f84 l    d  .ARM.exidx	00000000 .ARM.exidx
40016f90 l    d  .data	00000000 .data
40017b48 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
400000b8 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
4000009c l       .text	00000000 HandlerSVC
40000080 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40017b48 l       .bss	00000000 .LANCHOR0
40017b5c l     O .bss	00000004 value.6721
00000000 l    df *ABS*	00000000 cp15.c
40000738 l     F .text	00000844 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
400171a8 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
400021fc l     F .text	000007c4 Lcd_Printf.constprop.0
400126f0 l       .rodata	00000000 .LANCHOR1
40017b60 l       .bss	00000000 .LANCHOR3
4000e700 l       .rodata	00000000 .LANCHOR0
400166e0 l       .rodata	00000000 .LANCHOR2
40017258 l       .data	00000000 .LANCHOR4
40012c10 l     O .rodata	00000015 _first
40012c28 l     O .rodata	0000001e _middle
40012c48 l     O .rodata	0000001e _last
40015970 l     O .rodata	00000016 cho
40015988 l     O .rodata	00000016 cho2
400159a0 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
40017c18 l       .bss	00000000 .LANCHOR0
40017c18 l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
40017c1c l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
40005cb8 l       .text	00000000 Finished
40005c4c l       .text	00000000 Loop1
40005cac l       .text	00000000 Skip
40005c8c l       .text	00000000 Loop2
40005c90 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
40017290 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
40016ac0 l     O .rodata	00000010 blanks.6744
40016ad0 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40007f00 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
400176b8 l     O .data	00000020 lc_ctype_charset
400176dc l     O .data	00000020 lc_message_charset
400176fc l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
40016ae0 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40016c08 l     O .rodata	00000010 blanks.6688
40016c18 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000d148 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
400031b4 g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000adc8 g     F .text	00000058 _mprec_log10
40003f58 g     F .text	0000004c Lcd_Draw_STACK
40005ae8 g       .text	00000000 CoInvalidateMainTlbVA
4000ae90 g     F .text	0000007c __any_on
400004c8 g     F .text	00000024 _SVC_Key_Wait_Key_Released
40016bb8 g     O .rodata	00000028 __mprec_tinytens
4000dc14 g     F .text	00000018 .hidden __aeabi_dcmple
4000d014 g     F .text	0000002c cleanup_glue
4000dd38 g     F .text	00000040 .hidden __gnu_uldivmod_helper
40003fa4 g     F .text	00000014 Key_Poll_Init
40002168 g     F .text	00000048 GIC_Clear_Pending_Clear
4000db28 g     F .text	00000088 .hidden __cmpdf2
400002e0 g     F .text	0000005c Uart1_ISR
40017b64 g     O .bss	000000a0 ArrWinInfo
40005b04 g       .text	00000000 CoSetICacheLockdownBase
4000db28 g     F .text	00000088 .hidden __eqdf2
4000dd78 g     F .text	000004d0 .hidden __divdi3
4000d61c g     F .text	00000060 .hidden __floatdidf
4000599c g       .text	00000000 CoSetAsyncBusMode
40005fcc g     F .text	00000028 vsprintf
40005440 g     F .text	000000f8 Uart1_GetString
40001fa8 g     F .text	00000018 GIC_Set_Priority_Mask
40003128 g     F .text	0000008c Lcd_Draw_Image
400097d8 g     F .text	00000070 _setlocale_r
400159b8 g     O .rodata	00001000 eng8x16
4000a1dc g     F .text	00000004 __malloc_unlock
4000038c g     F .text	00000050 Key4_ISR
40005880 g       .text	00000000 CoReadCTR
40005818 g       .text	00000000 CoDisableL2PrefetchHint
4000133c g     F .text	00000030 L2C_CleanAndInvalidate_All
40005828 g       .text	00000000 CoEnableICache
4000c880 g     F .text	00000134 memmove
4000a1e0 g     F .text	0000008c _Balloc
40004884 g     F .text	000000bc SDHC_ACMD41
40017208 g     O .data	00000010 ICDIPR0
4000db18 g     F .text	00000098 .hidden __gtdf2
40005acc g       .text	00000000 CoInvalidateDTlbVA
400057e8 g       .text	00000000 CoGetUserReadPA
400021cc g     F .text	00000018 GIC_Write_EOI
40005a84 g       .text	00000000 CoPrefetchICacheLineVA
40005aa4 g       .text	00000000 CoInvalidateITlb
40005860 g       .text	00000000 CoEnableDCache
40005b2c g       .text	00000000 CoSetL2CacheAuxCrtlReg
40017c60 g     O .bss	00000004 errno
4000dbcc g     F .text	00000018 .hidden __aeabi_cdcmple
400021b0 g     F .text	0000001c GIC_Read_INTACK
40001420 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40004164 g     F .text	000000f0 Main
4000597c g       .text	00000000 CoDisableMmu
400058d0 g       .text	00000000 CoDisableFiq
400029c0 g     F .text	00000004 udelay_f
40017b60 g     O .bss	00000004 pLcdFb
4000504c g     F .text	000000b8 Timer0_Int_Delay
400057a8 g       .text	00000000 TLB_Type
400047bc g     F .text	00000068 SDHC_CMD8
400021e4 g     F .text	00000018 GIC_Generate_SGI
400042b4 g     F .text	00000010 Get_Heap_Base
4000047c g     F .text	00000024 _SVC_Uart1_Get_Char
4000a0e8 g     F .text	000000f0 memcpy
400042a8 g     F .text	0000000c Get_Stack_Limit
4000dbb0 g     F .text	00000034 .hidden __aeabi_cdrcmple
400040fc g     F .text	0000001c LED_Display
4000593c g       .text	00000000 CoDisableUnalignedAccess
40002f60 g     F .text	00000088 Lcd_Clr_Screen
40005ff4 g     F .text	00001f0c _svfprintf_r
4000d5a0 g     F .text	00000028 .hidden __floatsidf
4000db20 g     F .text	00000090 .hidden __ltdf2
40016fc8 g     O .data	000001e0 ISR_Vector
4000dcb8 g     F .text	00000000 .hidden __aeabi_uldivmod
400005f4 g     F .text	00000034 _SVC_Lcd_Select_Display_Frame_Buffer
4000af0c g     F .text	0000006c __fpclassifyd
400059f4 g       .text	00000000 CoSelTTBReg0
4000ad40 g     F .text	00000088 __ratio
40017238 g     O .data	00000010 ICCIAR
40016f90 g       .data	00000000 __RW_BASE__
4000d148 g     F .text	000000f4 .hidden __udivsi3
40005afc g       .text	00000000 CoSetDCacheLockdownBase
40002058 g     F .text	00000084 GIC_Set_Interrupt_Priority
40005754 g       .text	00000000 Get_User_SP
40016af0 g     O .rodata	000000c8 __mprec_tens
400012cc g     F .text	0000001c L2C_Clean_PA
40003394 g     F .text	000003c8 Lcd_Han_Putch
40009848 g     F .text	0000000c __locale_charset
40005a48 g       .text	00000000 CoInvalidateDCacheIndex
400171e8 g     O .data	00000010 ICDICER0
40017c2c g     O .bss	00000004 __malloc_top_pad
400176d8 g     O .data	00000004 __mb_cur_max
4000d57c g     F .text	00000024 .hidden __aeabi_ui2d
40009878 g     F .text	0000000c _localeconv_r
40002f14 g     F .text	00000028 Lcd_Get_Pixel
400038d0 g     F .text	0000021c Lcd_Puts
4000a53c g     F .text	00000024 __i2b
400058c0 g       .text	00000000 CoEnableFiq
40005b44 g       .text	00000000 CoSetL2CacheLines
4000d260 g     F .text	00000000 .hidden __aeabi_drsub
4000af78 g     F .text	00000044 _sbrk_r
400040d8 g     F .text	00000024 LED_Init
400003dc g     F .text	0000007c Timer0_ISR
4000475c g     F .text	00000060 SDHC_CMD0
40003210 g     F .text	0000001c absf
40003250 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40005b3c g       .text	00000000 CoSetITlbLockdown
40004000 g     F .text	00000030 Key_ISR_Init
40005844 g       .text	00000000 CoDisableICache
4000dbfc g     F .text	00000018 .hidden __aeabi_dcmplt
400013dc g     F .text	00000044 SetTransTable
40002f3c g     F .text	00000024 Lcd_Get_Pixel_Address
40017c58 g     O .bss	00000004 __malloc_max_sbrked_mem
400058e0 g       .text	00000000 CoSetIF
400059dc g       .text	00000000 CoEnableNeon
4000d5c8 g     F .text	00000040 .hidden __extendsfdf2
40005ac0 g       .text	00000000 CoInvalidateDTlb
4000d90c g     F .text	0000020c .hidden __aeabi_ddiv
40017b54 g     O .bss	00000004 sd_tr_flag
4000d26c g     F .text	00000310 .hidden __adddf3
40005a98 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
40017b44 g       .data	00000000 __RW_LIMIT__
40005298 g     F .text	00000098 Uart1_Printf
4000ab60 g     F .text	000000d4 __b2d
4000d67c g     F .text	00000290 .hidden __aeabi_dmul
40016abc g     O .rodata	00000004 _global_impure_ptr
4000caa8 g     F .text	0000056c _realloc_r
40004fc8 g     F .text	00000084 Timer0_Delay
4000595c g       .text	00000000 CoDisableAlignFault
40005778 g       .text	00000000 PABT_Falut_Status
4000e248 g     F .text	00000470 .hidden __udivdi3
40016be0 g     O .rodata	00000028 __mprec_bigtens
4000a364 g     F .text	000000e8 __s2b
4000d57c g     F .text	00000024 .hidden __floatunsidf
40004254 g     F .text	0000004c _sbrk
40012c68 g     O .rodata	00002d01 han16x16
4000a958 g     F .text	00000060 __mcmp
40005358 g     F .text	0000001c Uart1_Get_Pressed
4000062c g     F .text	00000038 Undef_Handler
40000628 g     F .text	00000004 _SVC_Uart1_Get_Pressed
40002ee4 g     F .text	00000030 Lcd_Put_Pixel
40005f54 g     F .text	00000028 strtol
4000136c g     F .text	0000001c L2C_CleanAndInvalidate_PA
40005ccc g       .text	00000000 CoSetProcessId
400012e8 g     F .text	00000020 L2C_Clean_SetWay
40003aec g     F .text	00000080 Lcd_Draw_Bar
400043b0 g     F .text	00000310 SDHC_Card_Init
40001f7c g     F .text	00000018 GIC_Distributor_Enable
400057b8 g       .text	00000000 exynos_smc
40004030 g     F .text	000000a8 Key_ISR_Enable
40001084 g     F .text	00000088 L2C_Clean_VA
40005c34 g       .text	00000000 CoInvalidateDCacheForV7
4000d040 g     F .text	00000108 _reclaim_reent
4000a44c g     F .text	0000005c __hi0bits
4000121c g     F .text	00000030 L2C_Invalidate_All
4000dc5c g     F .text	0000005c .hidden __fixdfsi
400029c4 g     F .text	00000068 LCD_Clock_Init
40003fb8 g     F .text	00000014 Key_Get_Key_Pressed
4000059c g     F .text	00000024 _SVC_Key_Poll_Init
40004a14 g     F .text	00000088 SDHC_CMD7
400059bc g       .text	00000000 CoDisableBranchPrediction
400171d8 g     O .data	00000010 ICDISERn
40005870 g       .text	00000000 CoDisableDCache
4000d26c g     F .text	00000310 .hidden __aeabi_dadd
4000db20 g     F .text	00000090 .hidden __ledf2
40017b50 g     O .bss	00000004 sd_wr_buffer_flag
40005888 g       .text	00000000 CoReadCLIDR
40005ba4 g       .text	00000000 CoCopyFromL2Cache
4000a748 g     F .text	00000104 __pow5mult
4000d608 g     F .text	00000074 .hidden __aeabi_ul2d
40017c28 g     O .bss	00000004 __nlocale_changed
40000f7c g     F .text	00000080 CoGetPAfromVA
40005a2c g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
40001388 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
4000591c g       .text	00000000 CoDisableVectoredInt
40005d0c g     F .text	00000018 _atoi_r
40017258 g     O .data	00000028 ArrFbSel
400042a0 g     F .text	00000008 Get_Stack_Base
40005c1c g       .text	00000000 CoGetPAreg
400171f8 g     O .data	00000010 ICDICERn
4000dc44 g     F .text	00000018 .hidden __aeabi_dcmpgt
4000e6b8 g     F .text	00000048 .hidden __clzsi2
40017c1c g     O .bss	00000002 sd_rca
40009fd4 g     F .text	00000114 memchr
4000c614 g     F .text	0000026c _free_r
4000590c g       .text	00000000 CoEnableVectoredInt
400011f0 g     F .text	0000002c L2C_Disable
40000534 g     F .text	0000003c _SVC_Lcd_Win_Init
40009854 g     F .text	00000010 __locale_mb_cur_max
400020dc g     F .text	0000008c GIC_Set_Processor_Target
4000dc2c g     F .text	00000018 .hidden __aeabi_dcmpge
40005788 g       .text	00000000 DABT_Falut_Status
40005c10 g       .text	00000000 CoGetCacheSizeID
40017c24 g     O .bss	00000004 __mlocale_changed
4000d268 g     F .text	00000314 .hidden __aeabi_dsub
40017b3c g     O .data	00000004 __malloc_sbrk_base
40005374 g     F .text	000000cc Uart1_ISR_Enable
40005770 g       .text	00000000 Get_User_Stack_Limit
4000d608 g     F .text	00000074 .hidden __floatundidf
4000a84c g     F .text	0000010c __lshift
4000b1ec g     F .text	000001ac __ssprint_r
40004b5c g     F .text	000000e0 SDHC_ISR_Enable
40003d20 g     F .text	00000238 Lcd_Printf
40017c04 g     O .bss	00000004 Selected_win
4000a560 g     F .text	000001e8 __multiply
40000510 g     F .text	00000024 _SVC_Lcd_Init
400005c0 g     F .text	00000034 _SVC_Lcd_Select_Draw_Frame_Buffer
40004940 g     F .text	00000068 SDHC_CMD2
40017248 g     O .data	00000010 ICCEOIR
40017c30 g     O .bss	00000028 __malloc_current_mallinfo
4000ac34 g     F .text	0000010c __d2b
400004a0 g     F .text	00000024 _SVC_Lcd_Clr_Screen
40001fc0 g     F .text	0000004c GIC_Interrupt_Enable
40003fcc g     F .text	00000018 Key_Wait_Key_Released
40004118 g     F .text	0000004c App_Read
4000d5a0 g     F .text	00000028 .hidden __aeabi_i2d
4000598c g       .text	00000000 CoSetFastBusMode
4000e700 g       .rodata	00000000 __RO_BASE__
400013a8 g     F .text	00000034 L2C_CleanAndInvalidate_Way
40005ab0 g       .text	00000000 CoInvalidateITlbVA
4000d25c  w    F .text	00000004 .hidden __aeabi_ldiv0
400057a0 g       .text	00000000 Main_ID
4000d90c g     F .text	0000020c .hidden __divdf3
4000ae20 g     F .text	00000070 __copybits
40017734 g     O .data	00000408 __malloc_av_
4000033c g     F .text	00000050 Key3_ISR
4000d67c g     F .text	00000290 .hidden __muldf3
40002d68 g     F .text	0000017c Lcd_Win_Init
4000a1d8 g     F .text	00000004 __malloc_lock
40005768 g       .text	00000000 Get_User_Stack_Base
4000e708 g     O .rodata	00004508 HanTable
40004c3c g     F .text	0000008c SDHC_BusPower_Control
40005a64 g       .text	00000000 CoCleanDCacheVA
4000c478 g     F .text	0000009c _calloc_r
40005738 g       .text	00000000 Run_App
40001e84 g     F .text	000000f8 CoStartMmuAndL1L2Cache
40002bf4 g     F .text	00000174 Lcd_Win_Init_arr
40003b6c g     F .text	000001b4 Lcd_Draw_Line
4000c9b4 g     F .text	000000f4 memset
40017218 g     O .data	00000010 ICDIPTR0
40017c5c g     O .bss	00000004 __malloc_max_total_mem
40005a70 g       .text	00000000 CoCleanDCacheIndex
40005cc4 g       .text	00000000 CoSetExceptonVectoerBase
40001308 g     F .text	00000034 L2C_Clean_Way
40017c60 g       .bss	00000000 __ZI_LIMIT__
4000d148 g     F .text	00000000 .hidden __aeabi_uidiv
40016f90 g     O .data	00000038 SVC_Handler
40005ad4 g       .text	00000000 CoInvalidateDTlbASID
4000375c g     F .text	00000174 Lcd_Eng_Putch
40005d84 g     F .text	000001d0 _strtol_r
400080e0 g     F .text	000016f4 _dtoa_r
400098a8 g     F .text	0000072c _malloc_r
40000ffc g     F .text	00000088 L2C_Invalidate_VA
4000d61c g     F .text	00000060 .hidden __aeabi_l2d
4000522c g     F .text	0000006c Uart1_Send_String
400051d8 g     F .text	00000054 Uart1_Send_Byte
40005c28 g       .text	00000000 CoGetNormalMemRemapReg
40005a08 g       .text	00000000 CoSetDomain
40005808 g       .text	00000000 CoEnableL2PrefetchHint
40005cd4 g       .text	00000000 CoSetMpll
400057d8 g       .text	00000000 CoGetOSWritePA
40005bf0 g       .text	00000000 CoStopPLE
4000c514 g     F .text	00000100 _malloc_trim_r
40005af0 g       .text	00000000 CoInvalidateMainTlbASID
4000afbc g     F .text	00000000 strcmp
400171c8 g     O .data	00000010 ICDISER0
40005a7c g       .text	00000000 CoDataSyncBarrier
40005a1c g       .text	00000000 CoInvalidateICache
400001c8 g     F .text	00000020 _SVC_Uart_Printf
40016f84 g       .rodata	00000000 __RO_LIMIT__
40003070 g     F .text	00000014 Lcd_Get_Info_BMP
40017b58 g     O .bss	00000004 sd_command_complete_flag
4000110c g     F .text	00000088 L2C_CleanAndInvalidate_VA
40005538 g     F .text	000001fc Uart1_GetIntNum
4000db28 g     F .text	00000088 .hidden __nedf2
4000124c g     F .text	0000001c L2C_Invalidate_PA
400014c8 g     F .text	000008dc CoStartMmuAndDCache
40005a3c g       .text	00000000 CoInvalidateDCacheVA
400042c4 g     F .text	0000000c Get_Heap_Limit
40005a10 g       .text	00000000 CoWaitForInterrupt
40017c20 g     O .bss	00000004 _PathLocale
40005a00 g       .text	00000000 CoSetASID
40005f7c g     F .text	00000050 _vsprintf_r
40009884 g     F .text	00000018 setlocale
40017288 g     O .data	00000004 _impure_ptr
40009870 g     F .text	00000008 __locale_cjk_lang
40005790 g       .text	00000000 DABT_Falut_Address
4000596c g       .text	00000000 CoEnableMmu
40005780 g       .text	00000000 PABT_Falut_Address
40004d94 g     F .text	00000110 SD_Read_Sector
4000b398 g     F .text	000010e0 _svfiprintf_r
40005898 g       .text	00000000 CoReadCSSELR
4000aafc g     F .text	00000064 __ulp
400059ec g       .text	00000000 CoSetTTBase
40002a2c g     F .text	000001c8 Lcd_Init
4000129c g     F .text	00000030 L2C_Clean_All
40004744 g     F .text	00000018 SDHC_Clock_Stop
400042d0 g     F .text	00000038 Delay
40005798 g       .text	00000000 Get_SP
40001268 g     F .text	00000034 L2C_Invalidate_Way
40001194 g     F .text	0000005c L2C_Enable
400057c8 g       .text	00000000 CoGetOSReadPA
4000592c g       .text	00000000 CoEnableUnalignedAccess
40004700 g     F .text	00000044 SDHC_Clock_Supply
40017b48 g       .bss	00000000 __ZI_BASE__
4000989c g     F .text	0000000c localeconv
40004308 g     F .text	000000a8 SDHC_Init
400058f4 g       .text	00000000 CoWrIF
4000d23c g     F .text	00000020 .hidden __aeabi_uidivmod
4000dbe4 g     F .text	00000018 .hidden __aeabi_dcmpeq
400057f8 g       .text	00000000 CoGetUserWritePA
40017c10 g     O .bss	00000008 Display_frame
40003fe4 g     F .text	0000001c Key_Wait_Key_Pressed
400031dc g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
40005108 g     F .text	000000d0 Uart1_Init
400171b8 g     O .data	00000010 ICCPMR
400001e8 g     F .text	000000f8 SDHC_ISR
40000664 g     F .text	00000074 Dabort_Handler
4000322c g     F .text	00000024 Lcd_Brightness_Control
400059ac g       .text	00000000 CoEnableBranchPrediction
40005a8c g       .text	00000000 CoCleanAndInvalidateDCacheVA
40017b48 g     O .bss	00000004 sd_insert_flag
40017b40 g     O .data	00000004 __malloc_trim_threshold
40009864 g     F .text	0000000c __locale_msgcharset
400006d8 g     F .text	00000060 Pabort_Handler
4000a9b8 g     F .text	00000144 __mdiff
4000dc5c g     F .text	0000005c .hidden __aeabi_d2iz
40000458 g     F .text	00000024 _SVC_Uart1_GetIntNum
40005890 g       .text	00000000 CoReadCCSIDR
40017280 g     O .data	00000004 __ctype_ptr__
400004ec g     F .text	00000024 _SVC_Key_Wait_Key_Pressed
40000570 g     F .text	0000002c _SVC_Lcd_Brightness_Control
40017228 g     O .data	00000010 ICDICPR0
40005a54 g       .text	00000000 CoInvalidateBothCaches
40005cf4 g     F .text	00000018 atoi
400169b8 g     O .rodata	00000101 _ctype_
4000d25c  w    F .text	00000004 .hidden __aeabi_idiv0
40005ab8 g       .text	00000000 CoInvalidateITlbASID
40004824 g     F .text	00000060 SDHC_CMD55
4000594c g       .text	00000000 CoEnableAlignFault
40002fe8 g     F .text	00000088 Lcd_Draw_Back_Color
40005d24 g     F .text	00000060 strlen
40005b50 g       .text	00000000 CoCopyToL2Cache
400059cc g       .text	00000000 CoEnableVfp
4000dbcc g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000db18 g     F .text	00000098 .hidden __gedf2
40005b0c g       .text	00000000 CoLockL2Cache
40005330 g     F .text	00000028 Uart1_Get_Char
4000dcf4 g     F .text	00000044 .hidden __gnu_ldivmod_helper
40001da4 g     F .text	000000e0 CoInitMmuAndL1L2Cache
400058fc g       .text	00000000 CoClrIF
4000d5c8 g     F .text	00000040 .hidden __aeabi_f2d
40004cc8 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
400004c4 g     F .text	00000004 _SVC_Lcd_Draw_BMP
40004ea4 g     F .text	00000124 SD_Write_Sector
4000d268 g     F .text	00000314 .hidden __subdf3
40017b4c g     O .bss	00000004 sd_rd_buffer_flag
400058b0 g       .text	00000000 CoDisableIrq
40005b34 g       .text	00000000 CoSetDTlbLockdown
40003084 g     F .text	000000a4 Lcd_Draw_BMP
4000a4a8 g     F .text	00000094 __lo0bits
40001f94 g     F .text	00000014 GIC_CPU_Interface_Enable
400046c0 g     F .text	00000040 SDHC_Port_Init
4000200c g     F .text	0000004c GIC_Interrupt_Disable
40005b1c g       .text	00000000 CoUnLockL2Cache
4000019c g     F .text	0000002c Invalid_ISR
400058a0 g       .text	00000000 CoEnableIrq
40005bfc g       .text	00000000 CoNonSecureAccCtrl
400171a8 g     O .data	00000010 ICCICR
40017c08 g     O .bss	00000004 Selected_frame
40004a9c g     F .text	000000c0 SDHC_ACMD6_4bit
4000a288 g     F .text	000000dc __multadd
4000a26c g     F .text	0000001c _Bfree
400049a8 g     F .text	0000006c SDHC_CMD3
40005adc g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea00002c 	b	400000b8 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000023 	b	4000009c <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea00001b 	b	40000080 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe134 	ldr	lr, [pc, #308]	; 40000164 <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe130 	ldr	lr, [pc, #304]	; 40000168 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe12c 	ldr	lr, [pc, #300]	; 4000016c <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb000173 	bl	4000062c <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ 실험을 위하여 문제가 발생한 다음 주소로 복귀하도록 수정 @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #8
40000068:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
4000006c:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000070:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000074:	eb00017a 	bl	40000664 <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000078:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
4000007c:	e25ef004 	subs	pc, lr, #4

40000080 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000080:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
40000084:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000088:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
4000008c:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
40000090:	eb000190 	bl	400006d8 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000094:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000098:	e25ef004 	subs	pc, lr, #4

4000009c <HandlerSVC>:

	.extern SVC_Handler
HandlerSVC:
	STMFD SP!, {R4, LR}
4000009c:	e92d4010 	push	{r4, lr}

	LDR r4, [LR, #-4] @ scratch가 아닌 곳에 담아야 함, SVC 명령 읽어내기
400000a0:	e51e4004 	ldr	r4, [lr, #-4]
	BIC R4, R4, #0xFF000000 @ 하위 비트 clear, SVC 명령에서 숫자부분만 남기기 (인덱스 번호)
400000a4:	e3c444ff 	bic	r4, r4, #-16777216	; 0xff000000
	LDR R12, =SVC_Handler
400000a8:	e59fc0c0 	ldr	ip, [pc, #192]	; 40000170 <ResetHandler+0xb8>
	LDR LR, [R12, R4, LSL #2] @r12(SVC_handler) + r4(인덱스 번호) * 4 = 함수 주소
400000ac:	e79ce104 	ldr	lr, [ip, r4, lsl #2]
	BLX LR @ 번호에 맞는 해당 함수  호출 (R0 ~ R3은 그대로 전달해야 함)
400000b0:	e12fff3e 	blx	lr

	LDMFD SP!, {R4, PC}^
400000b4:	e8fd8010 	ldm	sp!, {r4, pc}^

400000b8 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400000b8:	e59f00b4 	ldr	r0, [pc, #180]	; 40000174 <ResetHandler+0xbc>
	ldr		r1, =0x0
400000bc:	e3a01000 	mov	r1, #0
	str		r1, [r0]
400000c0:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400000c4:	e59f00ac 	ldr	r0, [pc, #172]	; 40000178 <ResetHandler+0xc0>
	MCR     p15,0,r0,c1,c0,2
400000c8:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
400000cc:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
400000d0:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
400000d4:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000d8:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
400000dc:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
400000e0:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
400000e4:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
400000e8:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400000ec:	e59f0088 	ldr	r0, [pc, #136]	; 4000017c <ResetHandler+0xc4>
	ldr		r1, [r0]
400000f0:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
400000f4:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
400000f8:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
400000fc:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000100:	e59f0078 	ldr	r0, [pc, #120]	; 40000180 <ResetHandler+0xc8>
	ldr		r1, [r0]
40000104:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000108:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
4000010c:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
40000110:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000114:	e59f0068 	ldr	r0, [pc, #104]	; 40000184 <ResetHandler+0xcc>
	ldr		r1, =__ZI_LIMIT__
40000118:	e59f1068 	ldr	r1, [pc, #104]	; 40000188 <ResetHandler+0xd0>
	mov		r2, #0x0
4000011c:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
40000120:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
40000124:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000128:	3afffffc 	bcc	40000120 <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
4000012c:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
40000130:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
40000134:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000138:	e59fd04c 	ldr	sp, [pc, #76]	; 4000018c <ResetHandler+0xd4>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
4000013c:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
40000140:	e59fd048 	ldr	sp, [pc, #72]	; 40000190 <ResetHandler+0xd8>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
40000144:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
40000148:	e59fd044 	ldr	sp, [pc, #68]	; 40000194 <ResetHandler+0xdc>

	msr		cpsr_c, #(SVC_MODE)
4000014c:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
40000150:	e59fd040 	ldr	sp, [pc, #64]	; 40000198 <ResetHandler+0xe0>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
40000154:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
40000158:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
4000015c:	eb001000 	bl	40004164 <Main>

	@ HALT

	b		.
40000160:	eafffffe 	b	40000160 <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000164:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
40000168:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
4000016c:	40016fc8 	andmi	r6, r1, r8, asr #31
HandlerSVC:
	STMFD SP!, {R4, LR}

	LDR r4, [LR, #-4] @ scratch가 아닌 곳에 담아야 함, SVC 명령 읽어내기
	BIC R4, R4, #0xFF000000 @ 하위 비트 clear, SVC 명령에서 숫자부분만 남기기 (인덱스 번호)
	LDR R12, =SVC_Handler
40000170:	40016f90 	mulmi	r1, r0, pc	; <UNPREDICTABLE>

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
40000174:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
40000178:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
4000017c:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000180:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000184:	40017b48 	andmi	r7, r1, r8, asr #22
	ldr		r1, =__ZI_LIMIT__
40000188:	40017c60 	andmi	r7, r1, r0, ror #24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
4000018c:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
40000190:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
40000194:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
40000198:	43ff8000 	mvnsmi	r8, #0

4000019c <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
4000019c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001a0:	e1a0c00d 	mov	ip, sp
400001a4:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
400001a8:	e3060c28 	movw	r0, #27688	; 0x6c28
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001ac:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
400001b0:	e3440001 	movt	r0, #16385	; 0x4001
400001b4:	eb001437 	bl	40005298 <Uart1_Printf>
}
400001b8:	e24bd01c 	sub	sp, fp, #28
400001bc:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400001c0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400001c4:	e25ef004 	subs	pc, lr, #4

400001c8 <_SVC_Uart_Printf>:
	value = (value + 1) % 4;
}

// SVC System Call 구현
void _SVC_Uart_Printf(const char *fmt,...)
{
400001c8:	e1a0c00d 	mov	ip, sp
400001cc:	e92d000f 	push	{r0, r1, r2, r3}
400001d0:	e92dd800 	push	{fp, ip, lr, pc}
400001d4:	e24cb014 	sub	fp, ip, #20
	// Uart1_Printf("[SVC Uart Printf]"); // 이거 쓰면 결과값 튄다
	Uart1_Printf(fmt);
400001d8:	e59b0004 	ldr	r0, [fp, #4]
400001dc:	eb00142d 	bl	40005298 <Uart1_Printf>
}
400001e0:	e24bd00c 	sub	sp, fp, #12
400001e4:	e89da800 	ldm	sp, {fp, sp, pc}

400001e8 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001e8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001ec:	e1a0c00d 	mov	ip, sp
400001f0:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
400001f4:	e24cb004 	sub	fp, ip, #4
400001f8:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400001fc:	e3a03000 	mov	r3, #0
40000200:	e3413253 	movt	r3, #4691	; 0x1253
40000204:	e5932030 	ldr	r2, [r3, #48]	; 0x30
40000208:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
4000020c:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
40000210:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
40000214:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000218:	e3130040 	tst	r3, #64	; 0x40
4000021c:	1a000002 	bne	4000022c <SDHC_ISR+0x44>
40000220:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000224:	e3130080 	tst	r3, #128	; 0x80
40000228:	0a00000a 	beq	40000258 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
4000022c:	e3a03000 	mov	r3, #0
40000230:	e3413253 	movt	r3, #4691	; 0x1253
40000234:	e5933024 	ldr	r3, [r3, #36]	; 0x24
40000238:	e2133801 	ands	r3, r3, #65536	; 0x10000
4000023c:	13073b48 	movwne	r3, #31560	; 0x7b48
		else sd_insert_flag = 0;
40000240:	03072b48 	movweq	r2, #31560	; 0x7b48
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000244:	13a02001 	movne	r2, #1
40000248:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
4000024c:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000250:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
40000254:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000258:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
4000025c:	e3a00000 	mov	r0, #0
40000260:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000264:	e3130020 	tst	r3, #32
40000268:	13073b48 	movwne	r3, #31560	; 0x7b48
4000026c:	13a02001 	movne	r2, #1
40000270:	13443001 	movtne	r3, #16385	; 0x4001
40000274:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000278:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000027c:	e3130010 	tst	r3, #16
40000280:	13073b48 	movwne	r3, #31560	; 0x7b48
40000284:	13a02001 	movne	r2, #1
40000288:	13443001 	movtne	r3, #16385	; 0x4001
4000028c:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000290:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000294:	e3130002 	tst	r3, #2
40000298:	13073b48 	movwne	r3, #31560	; 0x7b48
4000029c:	13a02001 	movne	r2, #1
400002a0:	13443001 	movtne	r3, #16385	; 0x4001
400002a4:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
400002a8:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400002ac:	e3130001 	tst	r3, #1
400002b0:	13073b48 	movwne	r3, #31560	; 0x7b48
400002b4:	13a02001 	movne	r2, #1
400002b8:	13443001 	movtne	r3, #16385	; 0x4001
400002bc:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
400002c0:	eb0007a8 	bl	40002168 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
400002c4:	e3a00000 	mov	r0, #0
400002c8:	e3a0106b 	mov	r1, #107	; 0x6b
400002cc:	eb0007be 	bl	400021cc <GIC_Write_EOI>
}
400002d0:	e24bd01c 	sub	sp, fp, #28
400002d4:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400002d8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400002dc:	e25ef004 	subs	pc, lr, #4

400002e0 <Uart1_ISR>:

void Uart1_ISR(void)
{
400002e0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002e4:	e1a0c00d 	mov	ip, sp
400002e8:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400002ec:	e3a04000 	mov	r4, #0
400002f0:	e3a0300f 	mov	r3, #15
400002f4:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400002f8:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002fc:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
40000300:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
40000304:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
40000308:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
4000030c:	eb000795 	bl	40002168 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
40000310:	e3a00000 	mov	r0, #0
40000314:	e3a01055 	mov	r1, #85	; 0x55
40000318:	eb0007ab 	bl	400021cc <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
4000031c:	e3060c38 	movw	r0, #27704	; 0x6c38
40000320:	e5941024 	ldr	r1, [r4, #36]	; 0x24
40000324:	e3440001 	movt	r0, #16385	; 0x4001
40000328:	eb0013da 	bl	40005298 <Uart1_Printf>
}
4000032c:	e24bd024 	sub	sp, fp, #36	; 0x24
40000330:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000334:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000338:	e25ef004 	subs	pc, lr, #4

4000033c <Key3_ISR>:

void Key3_ISR(void)
{
4000033c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000340:	e1a0c00d 	mov	ip, sp
40000344:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000348:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000034c:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000350:	e3060c48 	movw	r0, #27720	; 0x6c48

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
40000354:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000358:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
4000035c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000360:	eb0013cc 	bl	40005298 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
40000364:	e3a00000 	mov	r0, #0
40000368:	e3a01033 	mov	r1, #51	; 0x33
4000036c:	eb00077d 	bl	40002168 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000370:	e3a00000 	mov	r0, #0
40000374:	e3a01033 	mov	r1, #51	; 0x33
40000378:	eb000793 	bl	400021cc <GIC_Write_EOI>
}
4000037c:	e24bd01c 	sub	sp, fp, #28
40000380:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000384:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000388:	e25ef004 	subs	pc, lr, #4

4000038c <Key4_ISR>:

void Key4_ISR(void)
{
4000038c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000390:	e1a0c00d 	mov	ip, sp
40000394:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
40000398:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000039c:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
400003a0:	e3060c58 	movw	r0, #27736	; 0x6c58
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
400003a4:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
400003a8:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
400003ac:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
400003b0:	eb0013b8 	bl	40005298 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
400003b4:	e3a00000 	mov	r0, #0
400003b8:	e3a01034 	mov	r1, #52	; 0x34
400003bc:	eb000769 	bl	40002168 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
400003c0:	e3a00000 	mov	r0, #0
400003c4:	e3a01034 	mov	r1, #52	; 0x34
400003c8:	eb00077f 	bl	400021cc <GIC_Write_EOI>
}
400003cc:	e24bd01c 	sub	sp, fp, #28
400003d0:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400003d4:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003d8:	e25ef004 	subs	pc, lr, #4

400003dc <Timer0_ISR>:

void Timer0_ISR(void)
{
400003dc:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400003e0:	e1a0c00d 	mov	ip, sp
400003e4:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400003e8:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400003ec:	e1a00003 	mov	r0, r3

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400003f0:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
400003f4:	e24cb004 	sub	fp, ip, #4
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
400003f8:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400003fc:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	LED_Display(value);
40000400:	e3074b48 	movw	r4, #31560	; 0x7b48
40000404:	e3444001 	movt	r4, #16385	; 0x4001

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000408:	e3822021 	orr	r2, r2, #33	; 0x21
4000040c:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
40000410:	eb000754 	bl	40002168 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
40000414:	e3a01045 	mov	r1, #69	; 0x45
40000418:	e3a00000 	mov	r0, #0
4000041c:	eb00076a 	bl	400021cc <GIC_Write_EOI>

	LED_Display(value);
40000420:	e5940014 	ldr	r0, [r4, #20]
40000424:	eb000f34 	bl	400040fc <LED_Display>
	value = (value + 1) % 4;
40000428:	e5942014 	ldr	r2, [r4, #20]
4000042c:	e2822001 	add	r2, r2, #1
40000430:	e1a03fc2 	asr	r3, r2, #31
40000434:	e1a03f23 	lsr	r3, r3, #30
40000438:	e0822003 	add	r2, r2, r3
4000043c:	e2022003 	and	r2, r2, #3
40000440:	e0633002 	rsb	r3, r3, r2
40000444:	e5843014 	str	r3, [r4, #20]
}
40000448:	e24bd024 	sub	sp, fp, #36	; 0x24
4000044c:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000450:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000454:	e25ef004 	subs	pc, lr, #4

40000458 <_SVC_Uart1_GetIntNum>:
	// Uart1_Printf("[SVC Uart Printf]"); // 이거 쓰면 결과값 튄다
	Uart1_Printf(fmt);
}

int _SVC_Uart1_GetIntNum(void)
{
40000458:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\n[SVC Uart GetIntNum]");
4000045c:	e3060c68 	movw	r0, #27752	; 0x6c68
	// Uart1_Printf("[SVC Uart Printf]"); // 이거 쓰면 결과값 튄다
	Uart1_Printf(fmt);
}

int _SVC_Uart1_GetIntNum(void)
{
40000460:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("\n[SVC Uart GetIntNum]");
40000464:	e3440001 	movt	r0, #16385	; 0x4001
	// Uart1_Printf("[SVC Uart Printf]"); // 이거 쓰면 결과값 튄다
	Uart1_Printf(fmt);
}

int _SVC_Uart1_GetIntNum(void)
{
40000468:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Uart GetIntNum]");
4000046c:	eb001389 	bl	40005298 <Uart1_Printf>
	int res = Uart1_GetIntNum();
	return res;
}
40000470:	e24bd00c 	sub	sp, fp, #12
40000474:	e89d6800 	ldm	sp, {fp, sp, lr}
}

int _SVC_Uart1_GetIntNum(void)
{
	Uart_Printf("\n[SVC Uart GetIntNum]");
	int res = Uart1_GetIntNum();
40000478:	ea00142e 	b	40005538 <Uart1_GetIntNum>

4000047c <_SVC_Uart1_Get_Char>:
	return res;
}

char _SVC_Uart1_Get_Char(void)
{
4000047c:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\n[SVC Uart Get_Char]");
40000480:	e3060c80 	movw	r0, #27776	; 0x6c80
	int res = Uart1_GetIntNum();
	return res;
}

char _SVC_Uart1_Get_Char(void)
{
40000484:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("\n[SVC Uart Get_Char]");
40000488:	e3440001 	movt	r0, #16385	; 0x4001
	int res = Uart1_GetIntNum();
	return res;
}

char _SVC_Uart1_Get_Char(void)
{
4000048c:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Uart Get_Char]");
40000490:	eb001380 	bl	40005298 <Uart1_Printf>
	char res = Uart1_Get_Char();
	return res;
}
40000494:	e24bd00c 	sub	sp, fp, #12
40000498:	e89d6800 	ldm	sp, {fp, sp, lr}
}

char _SVC_Uart1_Get_Char(void)
{
	Uart_Printf("\n[SVC Uart Get_Char]");
	char res = Uart1_Get_Char();
4000049c:	ea0013a3 	b	40005330 <Uart1_Get_Char>

400004a0 <_SVC_Lcd_Clr_Screen>:
	return res;
}

void _SVC_Lcd_Clr_Screen(void)
{
400004a0:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\n[SVC Lcd_Clr_Screen]");
400004a4:	e3060c98 	movw	r0, #27800	; 0x6c98
	char res = Uart1_Get_Char();
	return res;
}

void _SVC_Lcd_Clr_Screen(void)
{
400004a8:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("\n[SVC Lcd_Clr_Screen]");
400004ac:	e3440001 	movt	r0, #16385	; 0x4001
	char res = Uart1_Get_Char();
	return res;
}

void _SVC_Lcd_Clr_Screen(void)
{
400004b0:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Lcd_Clr_Screen]");
400004b4:	eb001377 	bl	40005298 <Uart1_Printf>
	Lcd_Clr_Screen();
}
400004b8:	e24bd00c 	sub	sp, fp, #12
400004bc:	e89d6800 	ldm	sp, {fp, sp, lr}
}

void _SVC_Lcd_Clr_Screen(void)
{
	Uart_Printf("\n[SVC Lcd_Clr_Screen]");
	Lcd_Clr_Screen();
400004c0:	ea000aa6 	b	40002f60 <Lcd_Clr_Screen>

400004c4 <_SVC_Lcd_Draw_BMP>:
}

void _SVC_Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	//Uart_Printf("\n[SVC Lcd_Draw_BMP]");
	Lcd_Draw_BMP(x, y, fp);
400004c4:	ea000aee 	b	40003084 <Lcd_Draw_BMP>

400004c8 <_SVC_Key_Wait_Key_Released>:
}

void _SVC_Key_Wait_Key_Released(void)
{
400004c8:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\n[SVC Key_Wait_Key_Released]");
400004cc:	e3060cb0 	movw	r0, #27824	; 0x6cb0
	//Uart_Printf("\n[SVC Lcd_Draw_BMP]");
	Lcd_Draw_BMP(x, y, fp);
}

void _SVC_Key_Wait_Key_Released(void)
{
400004d0:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("\n[SVC Key_Wait_Key_Released]");
400004d4:	e3440001 	movt	r0, #16385	; 0x4001
	//Uart_Printf("\n[SVC Lcd_Draw_BMP]");
	Lcd_Draw_BMP(x, y, fp);
}

void _SVC_Key_Wait_Key_Released(void)
{
400004d8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Key_Wait_Key_Released]");
400004dc:	eb00136d 	bl	40005298 <Uart1_Printf>
	Key_Wait_Key_Released();
}
400004e0:	e24bd00c 	sub	sp, fp, #12
400004e4:	e89d6800 	ldm	sp, {fp, sp, lr}
}

void _SVC_Key_Wait_Key_Released(void)
{
	Uart_Printf("\n[SVC Key_Wait_Key_Released]");
	Key_Wait_Key_Released();
400004e8:	ea000eb7 	b	40003fcc <Key_Wait_Key_Released>

400004ec <_SVC_Key_Wait_Key_Pressed>:
}

void _SVC_Key_Wait_Key_Pressed(void)
{
400004ec:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\n[SVC Key_Wait_Key_Pressed]");
400004f0:	e3060cd0 	movw	r0, #27856	; 0x6cd0
	Uart_Printf("\n[SVC Key_Wait_Key_Released]");
	Key_Wait_Key_Released();
}

void _SVC_Key_Wait_Key_Pressed(void)
{
400004f4:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("\n[SVC Key_Wait_Key_Pressed]");
400004f8:	e3440001 	movt	r0, #16385	; 0x4001
	Uart_Printf("\n[SVC Key_Wait_Key_Released]");
	Key_Wait_Key_Released();
}

void _SVC_Key_Wait_Key_Pressed(void)
{
400004fc:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Key_Wait_Key_Pressed]");
40000500:	eb001364 	bl	40005298 <Uart1_Printf>
	Key_Wait_Key_Pressed();
}
40000504:	e24bd00c 	sub	sp, fp, #12
40000508:	e89d6800 	ldm	sp, {fp, sp, lr}
}

void _SVC_Key_Wait_Key_Pressed(void)
{
	Uart_Printf("\n[SVC Key_Wait_Key_Pressed]");
	Key_Wait_Key_Pressed();
4000050c:	ea000eb4 	b	40003fe4 <Key_Wait_Key_Pressed>

40000510 <_SVC_Lcd_Init>:
}

void _SVC_Lcd_Init(void)
{
40000510:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\n[SVC Lcd Init]");
40000514:	e3060cec 	movw	r0, #27884	; 0x6cec
	Uart_Printf("\n[SVC Key_Wait_Key_Pressed]");
	Key_Wait_Key_Pressed();
}

void _SVC_Lcd_Init(void)
{
40000518:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("\n[SVC Lcd Init]");
4000051c:	e3440001 	movt	r0, #16385	; 0x4001
	Uart_Printf("\n[SVC Key_Wait_Key_Pressed]");
	Key_Wait_Key_Pressed();
}

void _SVC_Lcd_Init(void)
{
40000520:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Lcd Init]");
40000524:	eb00135b 	bl	40005298 <Uart1_Printf>
	Lcd_Init();
}
40000528:	e24bd00c 	sub	sp, fp, #12
4000052c:	e89d6800 	ldm	sp, {fp, sp, lr}
}

void _SVC_Lcd_Init(void)
{
	Uart_Printf("\n[SVC Lcd Init]");
	Lcd_Init();
40000530:	ea00093d 	b	40002a2c <Lcd_Init>

40000534 <_SVC_Lcd_Win_Init>:
}

void _SVC_Lcd_Win_Init(int id, int en, WIN_INFO_ST win_arr[5])
{
40000534:	e1a0c00d 	mov	ip, sp
40000538:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
4000053c:	e1a04000 	mov	r4, r0
	Uart_Printf("\n[SVC Win Lcd Init]");
40000540:	e3060cfc 	movw	r0, #27900	; 0x6cfc
	Uart_Printf("\n[SVC Lcd Init]");
	Lcd_Init();
}

void _SVC_Lcd_Win_Init(int id, int en, WIN_INFO_ST win_arr[5])
{
40000544:	e1a06001 	mov	r6, r1
40000548:	e1a05002 	mov	r5, r2
4000054c:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Win Lcd Init]");
40000550:	e3440001 	movt	r0, #16385	; 0x4001
40000554:	eb00134f 	bl	40005298 <Uart1_Printf>
	Lcd_Win_Init_arr(id, en, win_arr);
40000558:	e1a00004 	mov	r0, r4
4000055c:	e1a01006 	mov	r1, r6
40000560:	e1a02005 	mov	r2, r5
}
40000564:	e24bd01c 	sub	sp, fp, #28
40000568:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
}

void _SVC_Lcd_Win_Init(int id, int en, WIN_INFO_ST win_arr[5])
{
	Uart_Printf("\n[SVC Win Lcd Init]");
	Lcd_Win_Init_arr(id, en, win_arr);
4000056c:	ea0009a0 	b	40002bf4 <Lcd_Win_Init_arr>

40000570 <_SVC_Lcd_Brightness_Control>:
}

void _SVC_Lcd_Brightness_Control(int level)
{
40000570:	e1a0c00d 	mov	ip, sp
40000574:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000578:	e1a04000 	mov	r4, r0
	Uart_Printf("\n[SVC Lcd Brightness Control]");
4000057c:	e3060d10 	movw	r0, #27920	; 0x6d10
	Uart_Printf("\n[SVC Win Lcd Init]");
	Lcd_Win_Init_arr(id, en, win_arr);
}

void _SVC_Lcd_Brightness_Control(int level)
{
40000580:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Lcd Brightness Control]");
40000584:	e3440001 	movt	r0, #16385	; 0x4001
40000588:	eb001342 	bl	40005298 <Uart1_Printf>
	Lcd_Brightness_Control(level);
4000058c:	e1a00004 	mov	r0, r4
}
40000590:	e24bd014 	sub	sp, fp, #20
40000594:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void _SVC_Lcd_Brightness_Control(int level)
{
	Uart_Printf("\n[SVC Lcd Brightness Control]");
	Lcd_Brightness_Control(level);
40000598:	ea000b23 	b	4000322c <Lcd_Brightness_Control>

4000059c <_SVC_Key_Poll_Init>:
}

void _SVC_Key_Poll_Init(void)
{
4000059c:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\n[SVC Key Poll Init]");
400005a0:	e3060d30 	movw	r0, #27952	; 0x6d30
	Uart_Printf("\n[SVC Lcd Brightness Control]");
	Lcd_Brightness_Control(level);
}

void _SVC_Key_Poll_Init(void)
{
400005a4:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("\n[SVC Key Poll Init]");
400005a8:	e3440001 	movt	r0, #16385	; 0x4001
	Uart_Printf("\n[SVC Lcd Brightness Control]");
	Lcd_Brightness_Control(level);
}

void _SVC_Key_Poll_Init(void)
{
400005ac:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Key Poll Init]");
400005b0:	eb001338 	bl	40005298 <Uart1_Printf>
	Key_Poll_Init();
}
400005b4:	e24bd00c 	sub	sp, fp, #12
400005b8:	e89d6800 	ldm	sp, {fp, sp, lr}
}

void _SVC_Key_Poll_Init(void)
{
	Uart_Printf("\n[SVC Key Poll Init]");
	Key_Poll_Init();
400005bc:	ea000e78 	b	40003fa4 <Key_Poll_Init>

400005c0 <_SVC_Lcd_Select_Draw_Frame_Buffer>:
}

void _SVC_Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
400005c0:	e1a0c00d 	mov	ip, sp
400005c4:	e92dd830 	push	{r4, r5, fp, ip, lr, pc}
400005c8:	e1a04000 	mov	r4, r0
	Uart_Printf("\n[SVC Lcd Select Draw Frame Buffer]");
400005cc:	e3060d48 	movw	r0, #27976	; 0x6d48
	Uart_Printf("\n[SVC Key Poll Init]");
	Key_Poll_Init();
}

void _SVC_Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
400005d0:	e1a05001 	mov	r5, r1
400005d4:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Lcd Select Draw Frame Buffer]");
400005d8:	e3440001 	movt	r0, #16385	; 0x4001
400005dc:	eb00132d 	bl	40005298 <Uart1_Printf>
	Lcd_Select_Draw_Frame_Buffer(win_id, buf_num);
400005e0:	e1a00004 	mov	r0, r4
400005e4:	e1a01005 	mov	r1, r5
}
400005e8:	e24bd014 	sub	sp, fp, #20
400005ec:	e89d6830 	ldm	sp, {r4, r5, fp, sp, lr}
}

void _SVC_Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	Uart_Printf("\n[SVC Lcd Select Draw Frame Buffer]");
	Lcd_Select_Draw_Frame_Buffer(win_id, buf_num);
400005f0:	ea000aef 	b	400031b4 <Lcd_Select_Draw_Frame_Buffer>

400005f4 <_SVC_Lcd_Select_Display_Frame_Buffer>:
}

void _SVC_Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
400005f4:	e1a0c00d 	mov	ip, sp
400005f8:	e92dd830 	push	{r4, r5, fp, ip, lr, pc}
400005fc:	e1a04000 	mov	r4, r0
	Uart_Printf("\n[SVC Lcd Select Display Frame Buffer]");
40000600:	e3060d6c 	movw	r0, #28012	; 0x6d6c
	Uart_Printf("\n[SVC Lcd Select Draw Frame Buffer]");
	Lcd_Select_Draw_Frame_Buffer(win_id, buf_num);
}

void _SVC_Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
40000604:	e1a05001 	mov	r5, r1
40000608:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\n[SVC Lcd Select Display Frame Buffer]");
4000060c:	e3440001 	movt	r0, #16385	; 0x4001
40000610:	eb001320 	bl	40005298 <Uart1_Printf>
	Lcd_Select_Display_Frame_Buffer(win_id, buf_num);
40000614:	e1a00004 	mov	r0, r4
40000618:	e1a01005 	mov	r1, r5
}
4000061c:	e24bd014 	sub	sp, fp, #20
40000620:	e89d6830 	ldm	sp, {r4, r5, fp, sp, lr}
}

void _SVC_Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	Uart_Printf("\n[SVC Lcd Select Display Frame Buffer]");
	Lcd_Select_Display_Frame_Buffer(win_id, buf_num);
40000624:	ea000aec 	b	400031dc <Lcd_Select_Display_Frame_Buffer>

40000628 <_SVC_Uart1_Get_Pressed>:
}

char _SVC_Uart1_Get_Pressed(void)
{
	return Uart1_Get_Pressed();
40000628:	ea00134a 	b	40005358 <Uart1_Get_Pressed>

4000062c <Undef_Handler>:
#include "device_driver.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
4000062c:	e1a0c00d 	mov	ip, sp
40000630:	e1a02001 	mov	r2, r1
40000634:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000638:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000063c:	e3060d94 	movw	r0, #28052	; 0x6d94
40000640:	e1a01004 	mov	r1, r4
40000644:	e3440001 	movt	r0, #16385	; 0x4001
#include "device_driver.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
40000648:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000064c:	eb001311 	bl	40005298 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
40000650:	e3060db8 	movw	r0, #28088	; 0x6db8
40000654:	e5941000 	ldr	r1, [r4]
40000658:	e3440001 	movt	r0, #16385	; 0x4001
4000065c:	eb00130d 	bl	40005298 <Uart1_Printf>
40000660:	eafffffe 	b	40000660 <Undef_Handler+0x34>

40000664 <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
40000664:	e1a0c00d 	mov	ip, sp
40000668:	e1a03000 	mov	r3, r0
4000066c:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000670:	e3060dd4 	movw	r0, #28116	; 0x6dd4
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
40000674:	e24cb004 	sub	fp, ip, #4
40000678:	e24dd008 	sub	sp, sp, #8
4000067c:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000680:	e1a01003 	mov	r1, r3
40000684:	e3440001 	movt	r0, #16385	; 0x4001
40000688:	eb001302 	bl	40005298 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
4000068c:	eb00143f 	bl	40005790 <DABT_Falut_Address>
40000690:	e1a01000 	mov	r1, r0
40000694:	e3060df8 	movw	r0, #28152	; 0x6df8
40000698:	e3440001 	movt	r0, #16385	; 0x4001
4000069c:	eb0012fd 	bl	40005298 <Uart1_Printf>
	sd = DABT_Falut_Status();
400006a0:	eb001438 	bl	40005788 <DABT_Falut_Status>
400006a4:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
400006a8:	e3060e14 	movw	r0, #28180	; 0x6e14
	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
400006ac:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
400006b0:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
400006b4:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
400006b8:	e58d2000 	str	r2, [sp]
400006bc:	e081120c 	add	r1, r1, ip, lsl #4
400006c0:	e7e32253 	ubfx	r2, r3, #4, #4
400006c4:	e3440001 	movt	r0, #16385	; 0x4001
400006c8:	e7e035d3 	ubfx	r3, r3, #11, #1
400006cc:	eb0012f1 	bl	40005298 <Uart1_Printf>

#if 0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}
400006d0:	e24bd00c 	sub	sp, fp, #12
400006d4:	e89da800 	ldm	sp, {fp, sp, pc}

400006d8 <Pabort_Handler>:

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400006d8:	e1a03000 	mov	r3, r0
400006dc:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400006e0:	e3060e60 	movw	r0, #28256	; 0x6e60
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400006e4:	e1a02001 	mov	r2, r1
400006e8:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400006ec:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400006f0:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400006f4:	e3440001 	movt	r0, #16385	; 0x4001
400006f8:	eb0012e6 	bl	40005298 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
400006fc:	eb00141f 	bl	40005780 <PABT_Falut_Address>
40000700:	e1a01000 	mov	r1, r0
40000704:	e3060e84 	movw	r0, #28292	; 0x6e84
40000708:	e3440001 	movt	r0, #16385	; 0x4001
4000070c:	eb0012e1 	bl	40005298 <Uart1_Printf>
	sd = PABT_Falut_Status();
40000710:	eb001418 	bl	40005778 <PABT_Falut_Status>
40000714:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000718:	e3060ea0 	movw	r0, #28320	; 0x6ea0
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
4000071c:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
40000720:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000724:	e0831201 	add	r1, r3, r1, lsl #4
40000728:	e7e02652 	ubfx	r2, r2, #12, #1
4000072c:	e3440001 	movt	r0, #16385	; 0x4001
40000730:	eb0012d8 	bl	40005298 <Uart1_Printf>
40000734:	eafffffe 	b	40000734 <Pabort_Handler+0x5c>

40000738 <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000738:	e1a0c00d 	mov	ip, sp
4000073c:	e3a02020 	mov	r2, #32
40000740:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40000744:	e24cb004 	sub	fp, ip, #4
40000748:	e24dd014 	sub	sp, sp, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000074c:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000750:	e3442400 	movt	r2, #17408	; 0x4400
40000754:	e2838001 	add	r8, r3, #1
40000758:	e2830002 	add	r0, r3, #2
4000075c:	e2837003 	add	r7, r3, #3
40000760:	e2836004 	add	r6, r3, #4
40000764:	e2835005 	add	r5, r3, #5
40000768:	e2834006 	add	r4, r3, #6
4000076c:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000770:	e1a0ea03 	lsl	lr, r3, #20
40000774:	e1a08a08 	lsl	r8, r8, #20
40000778:	e1a00a00 	lsl	r0, r0, #20
4000077c:	e1a07a07 	lsl	r7, r7, #20
40000780:	e1a06a06 	lsl	r6, r6, #20
40000784:	e1a05a05 	lsl	r5, r5, #20
40000788:	e1a04a04 	lsl	r4, r4, #20
4000078c:	e1a0ca0c 	lsl	ip, ip, #20
40000790:	e2833008 	add	r3, r3, #8
40000794:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000798:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000079c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400007a0:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400007a4:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400007a8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400007ac:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400007b0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400007b4:	e35300c8 	cmp	r3, #200	; 0xc8
400007b8:	e3800002 	orr	r0, r0, #2
400007bc:	e1a01002 	mov	r1, r2
400007c0:	e3888002 	orr	r8, r8, #2
400007c4:	e3877002 	orr	r7, r7, #2
400007c8:	e3866002 	orr	r6, r6, #2
400007cc:	e3855002 	orr	r5, r5, #2
400007d0:	e3844002 	orr	r4, r4, #2
400007d4:	e38cc002 	orr	ip, ip, #2
400007d8:	e38ee002 	orr	lr, lr, #2
400007dc:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400007e0:	f5d2f044 	pld	[r2, #68]	; 0x44
400007e4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400007e8:	e26300ce 	rsb	r0, r3, #206	; 0xce
400007ec:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400007f0:	e2822020 	add	r2, r2, #32
400007f4:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400007f8:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400007fc:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000800:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000804:	e501c004 	str	ip, [r1, #-4]
40000808:	1affffd1 	bne	40000754 <CoTTSet_L1L2+0x1c>
4000080c:	e0810100 	add	r0, r1, r0, lsl #2
40000810:	e1a02a03 	lsl	r2, r3, #20
40000814:	e2833001 	add	r3, r3, #1
40000818:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000081c:	e3822002 	orr	r2, r2, #2
40000820:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000824:	e1510000 	cmp	r1, r0
40000828:	1afffff8 	bne	40000810 <CoTTSet_L1L2+0xd8>
4000082c:	e3a02fd6 	mov	r2, #856	; 0x358
40000830:	e3a03000 	mov	r3, #0
40000834:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000838:	e1a00a03 	lsl	r0, r3, #20
4000083c:	e2833008 	add	r3, r3, #8
40000840:	e3530070 	cmp	r3, #112	; 0x70
40000844:	e1a08000 	mov	r8, r0
40000848:	e1a07000 	mov	r7, r0
4000084c:	e1a06000 	mov	r6, r0
40000850:	e1a05000 	mov	r5, r0
40000854:	e1a04000 	mov	r4, r0
40000858:	e1a0e000 	mov	lr, r0
4000085c:	e1a0c000 	mov	ip, r0
40000860:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40000864:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40000868:	e287740d 	add	r7, r7, #218103808	; 0xd000000
4000086c:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40000870:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40000874:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40000878:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
4000087c:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40000880:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000884:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000888:	e3877b03 	orr	r7, r7, #3072	; 0xc00
4000088c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000890:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000894:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000898:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
4000089c:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400008a0:	e3800002 	orr	r0, r0, #2
400008a4:	e1a01002 	mov	r1, r2
400008a8:	e3888002 	orr	r8, r8, #2
400008ac:	e3877002 	orr	r7, r7, #2
400008b0:	e3866002 	orr	r6, r6, #2
400008b4:	e3855002 	orr	r5, r5, #2
400008b8:	e3844002 	orr	r4, r4, #2
400008bc:	e38ee002 	orr	lr, lr, #2
400008c0:	e38cc002 	orr	ip, ip, #2
400008c4:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400008c8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400008cc:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400008d0:	e2630072 	rsb	r0, r3, #114	; 0x72
400008d4:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400008d8:	e2822020 	add	r2, r2, #32
400008dc:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
400008e0:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400008e4:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400008e8:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400008ec:	e501c004 	str	ip, [r1, #-4]
400008f0:	1affffd0 	bne	40000838 <CoTTSet_L1L2+0x100>
400008f4:	e2800070 	add	r0, r0, #112	; 0x70
400008f8:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400008fc:	e2833001 	add	r3, r3, #1
40000900:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000904:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40000908:	e3822b03 	orr	r2, r2, #3072	; 0xc00
4000090c:	e3822002 	orr	r2, r2, #2
40000910:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000914:	1afffff7 	bne	400008f8 <CoTTSet_L1L2+0x1c0>
40000918:	e3a02e52 	mov	r2, #1312	; 0x520
4000091c:	e3a03000 	mov	r3, #0
40000920:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000924:	e1a04a03 	lsl	r4, r3, #20
40000928:	e2830001 	add	r0, r3, #1
4000092c:	e2838002 	add	r8, r3, #2
40000930:	e1a00a00 	lsl	r0, r0, #20
40000934:	e2837003 	add	r7, r3, #3
40000938:	e1a08a08 	lsl	r8, r8, #20
4000093c:	e2836005 	add	r6, r3, #5
40000940:	e1a07a07 	lsl	r7, r7, #20
40000944:	e2835006 	add	r5, r3, #6
40000948:	e1a06a06 	lsl	r6, r6, #20
4000094c:	e283c007 	add	ip, r3, #7
40000950:	e1a05a05 	lsl	r5, r5, #20
40000954:	e1a0ca0c 	lsl	ip, ip, #20
40000958:	e1a0e004 	mov	lr, r4
4000095c:	e2833008 	add	r3, r3, #8
40000960:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40000964:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40000968:	e2877305 	add	r7, r7, #335544320	; 0x14000000
4000096c:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40000970:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40000974:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40000978:	e2844305 	add	r4, r4, #335544320	; 0x14000000
4000097c:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40000980:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000984:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000988:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000098c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000990:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000994:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000998:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000099c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400009a0:	e3530fae 	cmp	r3, #696	; 0x2b8
400009a4:	e3800002 	orr	r0, r0, #2
400009a8:	e1a01002 	mov	r1, r2
400009ac:	e3888002 	orr	r8, r8, #2
400009b0:	e3877002 	orr	r7, r7, #2
400009b4:	e3866002 	orr	r6, r6, #2
400009b8:	e3855002 	orr	r5, r5, #2
400009bc:	e38cc002 	orr	ip, ip, #2
400009c0:	e3844002 	orr	r4, r4, #2
400009c4:	e38ee002 	orr	lr, lr, #2
400009c8:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
400009cc:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400009d0:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400009d4:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400009d8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400009dc:	e2822020 	add	r2, r2, #32
400009e0:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400009e4:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
400009e8:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400009ec:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
400009f0:	e501c004 	str	ip, [r1, #-4]
400009f4:	1affffca 	bne	40000924 <CoTTSet_L1L2+0x1ec>
400009f8:	e2800fae 	add	r0, r0, #696	; 0x2b8
400009fc:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000a00:	e2833001 	add	r3, r3, #1
40000a04:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a08:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40000a0c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000a10:	e3822002 	orr	r2, r2, #2
40000a14:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000a18:	1afffff7 	bne	400009fc <CoTTSet_L1L2+0x2c4>
40000a1c:	e3a02a01 	mov	r2, #4096	; 0x1000
40000a20:	e3a00c11 	mov	r0, #4352	; 0x1100
40000a24:	e3442400 	movt	r2, #17408	; 0x4400
40000a28:	e3440400 	movt	r0, #17408	; 0x4400
40000a2c:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a30:	e1a03a01 	lsl	r3, r1, #20
40000a34:	e2811001 	add	r1, r1, #1
40000a38:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
40000a3c:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
40000a40:	e383300e 	orr	r3, r3, #14
40000a44:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000a48:	e1520000 	cmp	r2, r0
40000a4c:	1afffff7 	bne	40000a30 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a50:	e3a03a01 	mov	r3, #4096	; 0x1000
40000a54:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40000a58:	e3443400 	movt	r3, #17408	; 0x4400
40000a5c:	e3441400 	movt	r1, #17408	; 0x4400
40000a60:	e3012124 	movw	r2, #4388	; 0x1124
40000a64:	e5831100 	str	r1, [r3, #256]	; 0x100
40000a68:	e3442400 	movt	r2, #17408	; 0x4400
40000a6c:	e3a03000 	mov	r3, #0
40000a70:	e1a00a03 	lsl	r0, r3, #20
40000a74:	e2833008 	add	r3, r3, #8
40000a78:	e3530068 	cmp	r3, #104	; 0x68
40000a7c:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40000a80:	e1a01002 	mov	r1, r2
40000a84:	e1a08000 	mov	r8, r0
40000a88:	e1a07000 	mov	r7, r0
40000a8c:	e1a06000 	mov	r6, r0
40000a90:	e1a05000 	mov	r5, r0
40000a94:	e1a04000 	mov	r4, r0
40000a98:	e1a0e000 	mov	lr, r0
40000a9c:	e1a0c000 	mov	ip, r0
40000aa0:	e2888602 	add	r8, r8, #2097152	; 0x200000
40000aa4:	e2800601 	add	r0, r0, #1048576	; 0x100000
40000aa8:	e2877603 	add	r7, r7, #3145728	; 0x300000
40000aac:	e2866501 	add	r6, r6, #4194304	; 0x400000
40000ab0:	e2855605 	add	r5, r5, #5242880	; 0x500000
40000ab4:	e2844606 	add	r4, r4, #6291456	; 0x600000
40000ab8:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40000abc:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40000ac0:	e3800b07 	orr	r0, r0, #7168	; 0x1c00
40000ac4:	e3888b07 	orr	r8, r8, #7168	; 0x1c00
40000ac8:	e3877b07 	orr	r7, r7, #7168	; 0x1c00
40000acc:	e3866b07 	orr	r6, r6, #7168	; 0x1c00
40000ad0:	e3855b07 	orr	r5, r5, #7168	; 0x1c00
40000ad4:	e3844b07 	orr	r4, r4, #7168	; 0x1c00
40000ad8:	e38eeb07 	orr	lr, lr, #7168	; 0x1c00
40000adc:	e38ccb07 	orr	ip, ip, #7168	; 0x1c00
40000ae0:	e380000e 	orr	r0, r0, #14
40000ae4:	e388800e 	orr	r8, r8, #14
40000ae8:	e387700e 	orr	r7, r7, #14
40000aec:	e386600e 	orr	r6, r6, #14
40000af0:	e385500e 	orr	r5, r5, #14
40000af4:	e384400e 	orr	r4, r4, #14
40000af8:	e38ee00e 	orr	lr, lr, #14
40000afc:	e38cc00e 	orr	ip, ip, #14
40000b00:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000b04:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000b08:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000b0c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000b10:	e263006f 	rsb	r0, r3, #111	; 0x6f
40000b14:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40000b18:	e2822020 	add	r2, r2, #32
40000b1c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000b20:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000b24:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000b28:	e501c004 	str	ip, [r1, #-4]
40000b2c:	1affffcf 	bne	40000a70 <CoTTSet_L1L2+0x338>
40000b30:	e0810100 	add	r0, r1, r0, lsl #2
40000b34:	e1a02a03 	lsl	r2, r3, #20
40000b38:	e2833001 	add	r3, r3, #1
40000b3c:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40000b40:	e2822601 	add	r2, r2, #1048576	; 0x100000
40000b44:	e3822b07 	orr	r2, r2, #7168	; 0x1c00
40000b48:	e382200e 	orr	r2, r2, #14
40000b4c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000b50:	e1510000 	cmp	r1, r0
40000b54:	1afffff6 	bne	40000b34 <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000b58:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000b5c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000b60:	e3443400 	movt	r3, #17408	; 0x4400
40000b64:	e3a02a01 	mov	r2, #4096	; 0x1000
40000b68:	e3442400 	movt	r2, #17408	; 0x4400
40000b6c:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000b70:	e1a0900a 	mov	r9, sl
40000b74:	e1a0800a 	mov	r8, sl
40000b78:	e1a0700a 	mov	r7, sl
40000b7c:	e1a0600a 	mov	r6, sl
40000b80:	e1a0500a 	mov	r5, sl
40000b84:	e1a0400a 	mov	r4, sl
40000b88:	e1a0e00a 	mov	lr, sl
40000b8c:	e1a0c00a 	mov	ip, sl
40000b90:	e1a0000a 	mov	r0, sl
40000b94:	e1a0100a 	mov	r1, sl
40000b98:	e1a0300a 	mov	r3, sl
40000b9c:	e344ab00 	movt	sl, #19200	; 0x4b00
40000ba0:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000ba4:	e3445b50 	movt	r5, #19280	; 0x4b50
40000ba8:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000bac:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000bb0:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000bb4:	e3449b10 	movt	r9, #19216	; 0x4b10
40000bb8:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000bbc:	e3447b30 	movt	r7, #19248	; 0x4b30
40000bc0:	e3444b60 	movt	r4, #19296	; 0x4b60
40000bc4:	e344eb70 	movt	lr, #19312	; 0x4b70
40000bc8:	e3440b90 	movt	r0, #19344	; 0x4b90
40000bcc:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000bd0:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000bd4:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000bd8:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000bdc:	e3448b20 	movt	r8, #19232	; 0x4b20
40000be0:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000be4:	e3446b40 	movt	r6, #19264	; 0x4b40
40000be8:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000bec:	e344cb80 	movt	ip, #19328	; 0x4b80
40000bf0:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000bf4:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000bf8:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000bfc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c00:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000c04:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c08:	e1a04005 	mov	r4, r5
40000c0c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000c10:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000c14:	e1a0a003 	mov	sl, r3
40000c18:	e3443c70 	movt	r3, #19568	; 0x4c70
40000c1c:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000c20:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000c24:	e1a08009 	mov	r8, r9
40000c28:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000c2c:	e1a06007 	mov	r6, r7
40000c30:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000c34:	e3444c20 	movt	r4, #19488	; 0x4c20
40000c38:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000c3c:	e1a0c00e 	mov	ip, lr
40000c40:	e1a01000 	mov	r1, r0
40000c44:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000c48:	e5824308 	str	r4, [r2, #776]	; 0x308
40000c4c:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000c50:	e3448be0 	movt	r8, #19424	; 0x4be0
40000c54:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000c58:	e3446c00 	movt	r6, #19456	; 0x4c00
40000c5c:	e3445c10 	movt	r5, #19472	; 0x4c10
40000c60:	e344ec30 	movt	lr, #19504	; 0x4c30
40000c64:	e344cc40 	movt	ip, #19520	; 0x4c40
40000c68:	e3440c50 	movt	r0, #19536	; 0x4c50
40000c6c:	e3441c60 	movt	r1, #19552	; 0x4c60
40000c70:	e1a04003 	mov	r4, r3
40000c74:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000c78:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000c7c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c80:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000c84:	e1a08009 	mov	r8, r9
40000c88:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000c8c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c90:	e5826300 	str	r6, [r2, #768]	; 0x300
40000c94:	e1a06007 	mov	r6, r7
40000c98:	e5825304 	str	r5, [r2, #772]	; 0x304
40000c9c:	e344ac80 	movt	sl, #19584	; 0x4c80
40000ca0:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000ca4:	e3449c90 	movt	r9, #19600	; 0x4c90
40000ca8:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000cac:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000cb0:	e582c310 	str	ip, [r2, #784]	; 0x310
40000cb4:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000cb8:	e5820314 	str	r0, [r2, #788]	; 0x314
40000cbc:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000cc0:	e5821318 	str	r1, [r2, #792]	; 0x318
40000cc4:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000cc8:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000ccc:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000cd0:	e582a320 	str	sl, [r2, #800]	; 0x320
40000cd4:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000cd8:	e5829324 	str	r9, [r2, #804]	; 0x324
40000cdc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000ce0:	e5828328 	str	r8, [r2, #808]	; 0x328
40000ce4:	e1a0c00e 	mov	ip, lr
40000ce8:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000cec:	e1a01000 	mov	r1, r0
40000cf0:	e5826330 	str	r6, [r2, #816]	; 0x330
40000cf4:	e1a0a005 	mov	sl, r5
40000cf8:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000cfc:	e1a08009 	mov	r8, r9
40000d00:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000d04:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000d08:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000d0c:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000d10:	e344cd00 	movt	ip, #19712	; 0x4d00
40000d14:	e3440d10 	movt	r0, #19728	; 0x4d10
40000d18:	e3441d20 	movt	r1, #19744	; 0x4d20
40000d1c:	e3445d30 	movt	r5, #19760	; 0x4d30
40000d20:	e344ad40 	movt	sl, #19776	; 0x4d40
40000d24:	e3449d50 	movt	r9, #19792	; 0x4d50
40000d28:	e3448d60 	movt	r8, #19808	; 0x4d60
40000d2c:	e3447d70 	movt	r7, #19824	; 0x4d70
40000d30:	e5823334 	str	r3, [r2, #820]	; 0x334
40000d34:	e3a06000 	mov	r6, #0
40000d38:	e5824338 	str	r4, [r2, #824]	; 0x338
40000d3c:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000d40:	e582c340 	str	ip, [r2, #832]	; 0x340
40000d44:	e5820344 	str	r0, [r2, #836]	; 0x344
40000d48:	e5821348 	str	r1, [r2, #840]	; 0x348
40000d4c:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000d50:	e582a350 	str	sl, [r2, #848]	; 0x350
40000d54:	e5829354 	str	r9, [r2, #852]	; 0x354
40000d58:	e5828358 	str	r8, [r2, #856]	; 0x358
40000d5c:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000d60:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000d64:	e1a01a06 	lsl	r1, r6, #20
40000d68:	e2866008 	add	r6, r6, #8
40000d6c:	e3560e32 	cmp	r6, #800	; 0x320
40000d70:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000d74:	e1a02003 	mov	r2, r3
40000d78:	e1a08001 	mov	r8, r1
40000d7c:	e1a07001 	mov	r7, r1
40000d80:	e1a05001 	mov	r5, r1
40000d84:	e1a04001 	mov	r4, r1
40000d88:	e1a0e001 	mov	lr, r1
40000d8c:	e1a0c001 	mov	ip, r1
40000d90:	e1a00001 	mov	r0, r1
40000d94:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000d98:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000d9c:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000da0:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000da4:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000da8:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000dac:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000db0:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000db4:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000db8:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000dbc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000dc0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000dc4:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000dc8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000dcc:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000dd0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000dd4:	e3811002 	orr	r1, r1, #2
40000dd8:	e3888002 	orr	r8, r8, #2
40000ddc:	e3877002 	orr	r7, r7, #2
40000de0:	e3855002 	orr	r5, r5, #2
40000de4:	e3844002 	orr	r4, r4, #2
40000de8:	e38ee002 	orr	lr, lr, #2
40000dec:	e38cc002 	orr	ip, ip, #2
40000df0:	e3800002 	orr	r0, r0, #2
40000df4:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000df8:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000dfc:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000e00:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000e04:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000e08:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000e0c:	e2833020 	add	r3, r3, #32
40000e10:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000e14:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000e18:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000e1c:	e5020004 	str	r0, [r2, #-4]
40000e20:	1affffcf 	bne	40000d64 <CoTTSet_L1L2+0x62c>
40000e24:	e0821101 	add	r1, r2, r1, lsl #2
40000e28:	e1a03a06 	lsl	r3, r6, #20
40000e2c:	e2866001 	add	r6, r6, #1
40000e30:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000e34:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000e38:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000e3c:	e3833002 	orr	r3, r3, #2
40000e40:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000e44:	e1520001 	cmp	r2, r1
40000e48:	1afffff6 	bne	40000e28 <CoTTSet_L1L2+0x6f0>
40000e4c:	e3022020 	movw	r2, #8224	; 0x2020
40000e50:	e3a03000 	mov	r3, #0
40000e54:	e3442400 	movt	r2, #17408	; 0x4400
40000e58:	e30097f8 	movw	r9, #2040	; 0x7f8
40000e5c:	e2838001 	add	r8, r3, #1
40000e60:	e2830002 	add	r0, r3, #2
40000e64:	e2837003 	add	r7, r3, #3
40000e68:	e2836004 	add	r6, r3, #4
40000e6c:	e2835005 	add	r5, r3, #5
40000e70:	e2834006 	add	r4, r3, #6
40000e74:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000e78:	e1a0ea03 	lsl	lr, r3, #20
40000e7c:	e1a08a08 	lsl	r8, r8, #20
40000e80:	e1a00a00 	lsl	r0, r0, #20
40000e84:	e1a07a07 	lsl	r7, r7, #20
40000e88:	e1a06a06 	lsl	r6, r6, #20
40000e8c:	e1a05a05 	lsl	r5, r5, #20
40000e90:	e1a04a04 	lsl	r4, r4, #20
40000e94:	e1a0ca0c 	lsl	ip, ip, #20
40000e98:	e2833008 	add	r3, r3, #8
40000e9c:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000ea0:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000ea4:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000ea8:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000eac:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000eb0:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000eb4:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000eb8:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000ebc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000ec0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000ec4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000ec8:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000ecc:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000ed0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000ed4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000ed8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000edc:	e1530009 	cmp	r3, r9
40000ee0:	e3800002 	orr	r0, r0, #2
40000ee4:	e1a01002 	mov	r1, r2
40000ee8:	e3888002 	orr	r8, r8, #2
40000eec:	e3877002 	orr	r7, r7, #2
40000ef0:	e3866002 	orr	r6, r6, #2
40000ef4:	e3855002 	orr	r5, r5, #2
40000ef8:	e3844002 	orr	r4, r4, #2
40000efc:	e38cc002 	orr	ip, ip, #2
40000f00:	e38ee002 	orr	lr, lr, #2
40000f04:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000f08:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000f0c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000f10:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000f14:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000f18:	e2822020 	add	r2, r2, #32
40000f1c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000f20:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000f24:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000f28:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000f2c:	e501c004 	str	ip, [r1, #-4]
40000f30:	1affffc9 	bne	40000e5c <CoTTSet_L1L2+0x724>
40000f34:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000f38:	e2800008 	add	r0, r0, #8
40000f3c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000f40:	e2833001 	add	r3, r3, #1
40000f44:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000f48:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000f4c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000f50:	e3822002 	orr	r2, r2, #2
40000f54:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000f58:	1afffff7 	bne	40000f3c <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000f5c:	e3a00048 	mov	r0, #72	; 0x48
40000f60:	e3440400 	movt	r0, #17408	; 0x4400
40000f64:	eb0012a0 	bl	400059ec <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f68:	e3050551 	movw	r0, #21841	; 0x5551
40000f6c:	e3450555 	movt	r0, #21845	; 0x5555
}
40000f70:	e24bd028 	sub	sp, fp, #40	; 0x28
40000f74:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f78:	ea0012a2 	b	40005a08 <CoSetDomain>

40000f7c <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000f7c:	e1a0c00d 	mov	ip, sp
40000f80:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f84:	e24cb004 	sub	fp, ip, #4
40000f88:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000f8c:	e3510003 	cmp	r1, #3
40000f90:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f94:	ea000016 	b	40000ff4 <CoGetPAfromVA+0x78>
40000f98:	40000fe4 	andmi	r0, r0, r4, ror #31
40000f9c:	40000fec 	andmi	r0, r0, ip, ror #31
40000fa0:	40000fc4 	andmi	r0, r0, r4, asr #31
40000fa4:	40000fa8 	andmi	r0, r0, r8, lsr #31
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000fa8:	eb001212 	bl	400057f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000fac:	e3100001 	tst	r0, #1
40000fb0:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fb4:	03c0000f 	biceq	r0, r0, #15
40000fb8:	0a000006 	beq	40000fd8 <CoGetPAfromVA+0x5c>
40000fbc:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000fc0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000fc4:	eb001207 	bl	400057e8 <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000fc8:	e3100001 	tst	r0, #1
40000fcc:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fd0:	03c0000f 	biceq	r0, r0, #15
40000fd4:	1afffff8 	bne	40000fbc <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000fd8:	e7eb4054 	ubfx	r4, r4, #0, #12
40000fdc:	e1800004 	orr	r0, r0, r4
40000fe0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000fe4:	eb0011f7 	bl	400057c8 <CoGetOSReadPA>
40000fe8:	eaffffef 	b	40000fac <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000fec:	eb0011f9 	bl	400057d8 <CoGetOSWritePA>
40000ff0:	eaffffed 	b	40000fac <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000ff4:	e3a00000 	mov	r0, #0
40000ff8:	eafffff6 	b	40000fd8 <CoGetPAfromVA+0x5c>

40000ffc <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40000ffc:	e1a0c00d 	mov	ip, sp
40001000:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001004:	e24cb004 	sub	fp, ip, #4
40001008:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000100c:	e3510003 	cmp	r1, #3
40001010:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001014:	ea000018 	b	4000107c <L2C_Invalidate_VA+0x80>
40001018:	40001074 	andmi	r1, r0, r4, ror r0
4000101c:	4000106c 	andmi	r1, r0, ip, rrx
40001020:	40001064 	andmi	r1, r0, r4, rrx
40001024:	40001028 	andmi	r1, r0, r8, lsr #32
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001028:	eb0011f2 	bl	400057f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
4000102c:	e3100001 	tst	r0, #1
40001030:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001034:	03c0000f 	biceq	r0, r0, #15
40001038:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
4000103c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001040:	e1904004 	orrs	r4, r0, r4
40001044:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001048:	e3a03a02 	mov	r3, #8192	; 0x2000
4000104c:	e3c4401f 	bic	r4, r4, #31
40001050:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001054:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001058:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000105c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001060:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001064:	eb0011df 	bl	400057e8 <CoGetUserReadPA>
40001068:	eaffffef 	b	4000102c <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
4000106c:	eb0011d9 	bl	400057d8 <CoGetOSWritePA>
40001070:	eaffffed 	b	4000102c <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001074:	eb0011d3 	bl	400057c8 <CoGetOSReadPA>
40001078:	eaffffeb 	b	4000102c <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000107c:	e3a00000 	mov	r0, #0
40001080:	eaffffed 	b	4000103c <L2C_Invalidate_VA+0x40>

40001084 <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
40001084:	e1a0c00d 	mov	ip, sp
40001088:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000108c:	e24cb004 	sub	fp, ip, #4
40001090:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001094:	e3510003 	cmp	r1, #3
40001098:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
4000109c:	ea000018 	b	40001104 <L2C_Clean_VA+0x80>
400010a0:	400010fc 	strdmi	r1, [r0], -ip
400010a4:	400010f4 	strdmi	r1, [r0], -r4
400010a8:	400010ec 	andmi	r1, r0, ip, ror #1
400010ac:	400010b0 	strhmi	r1, [r0], -r0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400010b0:	eb0011d0 	bl	400057f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400010b4:	e3100001 	tst	r0, #1
400010b8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400010bc:	03c0000f 	biceq	r0, r0, #15
400010c0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
400010c4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
400010c8:	e1904004 	orrs	r4, r0, r4
400010cc:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400010d0:	e3a03a02 	mov	r3, #8192	; 0x2000
400010d4:	e3c4401f 	bic	r4, r4, #31
400010d8:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010dc:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400010e0:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010e4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400010e8:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
400010ec:	eb0011bd 	bl	400057e8 <CoGetUserReadPA>
400010f0:	eaffffef 	b	400010b4 <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
400010f4:	eb0011b7 	bl	400057d8 <CoGetOSWritePA>
400010f8:	eaffffed 	b	400010b4 <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
400010fc:	eb0011b1 	bl	400057c8 <CoGetOSReadPA>
40001100:	eaffffeb 	b	400010b4 <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001104:	e3a00000 	mov	r0, #0
40001108:	eaffffed 	b	400010c4 <L2C_Clean_VA+0x40>

4000110c <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
4000110c:	e1a0c00d 	mov	ip, sp
40001110:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001114:	e24cb004 	sub	fp, ip, #4
40001118:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000111c:	e3510003 	cmp	r1, #3
40001120:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001124:	ea000018 	b	4000118c <L2C_CleanAndInvalidate_VA+0x80>
40001128:	40001184 	andmi	r1, r0, r4, lsl #3
4000112c:	4000117c 	andmi	r1, r0, ip, ror r1
40001130:	40001174 	andmi	r1, r0, r4, ror r1
40001134:	40001138 	andmi	r1, r0, r8, lsr r1
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001138:	eb0011ae 	bl	400057f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
4000113c:	e3100001 	tst	r0, #1
40001140:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001144:	03c0000f 	biceq	r0, r0, #15
40001148:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
4000114c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001150:	e1904004 	orrs	r4, r0, r4
40001154:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001158:	e3a03a02 	mov	r3, #8192	; 0x2000
4000115c:	e3c4401f 	bic	r4, r4, #31
40001160:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001164:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001168:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000116c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001170:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001174:	eb00119b 	bl	400057e8 <CoGetUserReadPA>
40001178:	eaffffef 	b	4000113c <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
4000117c:	eb001195 	bl	400057d8 <CoGetOSWritePA>
40001180:	eaffffed 	b	4000113c <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001184:	eb00118f 	bl	400057c8 <CoGetOSReadPA>
40001188:	eaffffeb 	b	4000113c <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000118c:	e3a00000 	mov	r0, #0
40001190:	eaffffed 	b	4000114c <L2C_CleanAndInvalidate_VA+0x40>

40001194 <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001194:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001198:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000119c:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400011a0:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400011a4:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400011a8:	e3443100 	movt	r3, #16640	; 0x4100
400011ac:	e3a01e11 	mov	r1, #272	; 0x110
400011b0:	e3a02e12 	mov	r2, #288	; 0x120
400011b4:	eb00117f 	bl	400057b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400011b8:	e3a01000 	mov	r1, #0
400011bc:	e3a02001 	mov	r2, #1
400011c0:	e1a03001 	mov	r3, r1
400011c4:	e3472e47 	movt	r2, #32327	; 0x7e47
400011c8:	e3e00016 	mvn	r0, #22
400011cc:	eb001179 	bl	400057b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400011d0:	e3a02000 	mov	r2, #0
400011d4:	e3e00014 	mvn	r0, #20
400011d8:	e1a03002 	mov	r3, r2
400011dc:	e3a01001 	mov	r1, #1
400011e0:	eb001174 	bl	400057b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
400011e4:	e24bd00c 	sub	sp, fp, #12
400011e8:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400011ec:	ea001185 	b	40005808 <CoEnableL2PrefetchHint>

400011f0 <L2C_Disable>:
}

void L2C_Disable(void)
{
400011f0:	e1a0c00d 	mov	ip, sp
400011f4:	e92dd800 	push	{fp, ip, lr, pc}
400011f8:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
400011fc:	eb001185 	bl	40005818 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001200:	e3a01000 	mov	r1, #0
40001204:	e3e00014 	mvn	r0, #20
40001208:	e1a02001 	mov	r2, r1
4000120c:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
40001210:	e24bd00c 	sub	sp, fp, #12
40001214:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001218:	ea001166 	b	400057b8 <exynos_smc>

4000121c <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
4000121c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001220:	e30f2fff 	movw	r2, #65535	; 0xffff
40001224:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001228:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
4000122c:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001230:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001234:	e3a03a02 	mov	r3, #8192	; 0x2000
40001238:	e3413050 	movt	r3, #4176	; 0x1050
4000123c:	e3520000 	cmp	r2, #0
40001240:	1afffffa 	bne	40001230 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001244:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001248:	e12fff1e 	bx	lr

4000124c <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
4000124c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001250:	e3c0001f 	bic	r0, r0, #31
40001254:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001258:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
4000125c:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001260:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001264:	e12fff1e 	bx	lr

40001268 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001268:	e3a03a02 	mov	r3, #8192	; 0x2000
4000126c:	e3a02001 	mov	r2, #1
40001270:	e3413050 	movt	r3, #4176	; 0x1050
40001274:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001278:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
4000127c:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001280:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001284:	e3a03a02 	mov	r3, #8192	; 0x2000
40001288:	e3413050 	movt	r3, #4176	; 0x1050
4000128c:	e3520000 	cmp	r2, #0
40001290:	1afffffa 	bne	40001280 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001294:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001298:	e12fff1e 	bx	lr

4000129c <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
4000129c:	e3a03a02 	mov	r3, #8192	; 0x2000
400012a0:	e30f2fff 	movw	r2, #65535	; 0xffff
400012a4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012a8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
400012ac:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012b0:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
400012b4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012b8:	e3413050 	movt	r3, #4176	; 0x1050
400012bc:	e3520000 	cmp	r2, #0
400012c0:	1afffffa 	bne	400012b0 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012c4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012c8:	e12fff1e 	bx	lr

400012cc <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400012cc:	e3a03a02 	mov	r3, #8192	; 0x2000
400012d0:	e3c0001f 	bic	r0, r0, #31
400012d4:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012d8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400012dc:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012e0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012e4:	e12fff1e 	bx	lr

400012e8 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400012e8:	e1a00280 	lsl	r0, r0, #5
400012ec:	e3a03a02 	mov	r3, #8192	; 0x2000
400012f0:	e3413050 	movt	r3, #4176	; 0x1050
400012f4:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012f8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400012fc:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001300:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001304:	e12fff1e 	bx	lr

40001308 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001308:	e3a03a02 	mov	r3, #8192	; 0x2000
4000130c:	e3a02001 	mov	r2, #1
40001310:	e3413050 	movt	r3, #4176	; 0x1050
40001314:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001318:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
4000131c:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001320:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001324:	e3a03a02 	mov	r3, #8192	; 0x2000
40001328:	e3413050 	movt	r3, #4176	; 0x1050
4000132c:	e3520000 	cmp	r2, #0
40001330:	1afffffa 	bne	40001320 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001334:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001338:	e12fff1e 	bx	lr

4000133c <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000133c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001340:	e30f2fff 	movw	r2, #65535	; 0xffff
40001344:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001348:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000134c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001350:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001354:	e3a03a02 	mov	r3, #8192	; 0x2000
40001358:	e3413050 	movt	r3, #4176	; 0x1050
4000135c:	e3520000 	cmp	r2, #0
40001360:	1afffffa 	bne	40001350 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001364:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001368:	e12fff1e 	bx	lr

4000136c <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000136c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001370:	e3c0001f 	bic	r0, r0, #31
40001374:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001378:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000137c:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001380:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001384:	e12fff1e 	bx	lr

40001388 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001388:	e1a00280 	lsl	r0, r0, #5
4000138c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001390:	e3413050 	movt	r3, #4176	; 0x1050
40001394:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001398:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
4000139c:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013a0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400013a4:	e12fff1e 	bx	lr

400013a8 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400013a8:	e3a03a02 	mov	r3, #8192	; 0x2000
400013ac:	e3a02001 	mov	r2, #1
400013b0:	e3413050 	movt	r3, #4176	; 0x1050
400013b4:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013b8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400013bc:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013c0:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400013c4:	e3a03a02 	mov	r3, #8192	; 0x2000
400013c8:	e3413050 	movt	r3, #4176	; 0x1050
400013cc:	e3520000 	cmp	r2, #0
400013d0:	1afffffa 	bne	400013c0 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013d4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400013d8:	e12fff1e 	bx	lr

400013dc <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013dc:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400013e0:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400013e4:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013e8:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
400013ec:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400013f0:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400013f4:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013f8:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400013fc:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001400:	e0840a02 	add	r0, r4, r2, lsl #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001404:	e2822001 	add	r2, r2, #1
40001408:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000140c:	e1800003 	orr	r0, r0, r3
40001410:	e4810004 	str	r0, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001414:	2afffff9 	bcs	40001400 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001418:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000141c:	e12fff1e 	bx	lr

40001420 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001420:	e1a0c00d 	mov	ip, sp
40001424:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001428:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
4000142c:	eb001104 	bl	40005844 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001430:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001434:	eb00110d 	bl	40005870 <CoDisableDCache>
40001438:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
4000143c:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001440:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001444:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001448:	eb001192 	bl	40005a98 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
4000144c:	e3540c01 	cmp	r4, #256	; 0x100
40001450:	1afffffa 	bne	40001440 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001454:	e2866001 	add	r6, r6, #1
40001458:	e3560004 	cmp	r6, #4
4000145c:	1afffff5 	bne	40001438 <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001460:	eb00116d 	bl	40005a1c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001464:	eb0010eb 	bl	40005818 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001468:	e3a01000 	mov	r1, #0
4000146c:	e3e00014 	mvn	r0, #20
40001470:	e1a02001 	mov	r2, r1
40001474:	e1a03001 	mov	r3, r1
40001478:	eb0010ce 	bl	400057b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000147c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001480:	e30f2fff 	movw	r2, #65535	; 0xffff
40001484:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001488:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000148c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001490:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001494:	e3a03a02 	mov	r3, #8192	; 0x2000
40001498:	e3413050 	movt	r3, #4176	; 0x1050
4000149c:	e3520000 	cmp	r2, #0
400014a0:	1afffffa 	bne	40001490 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400014a4:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
400014a8:	eb001133 	bl	4000597c <CoDisableMmu>
	CoInvalidateMainTlb();
400014ac:	eb00118a 	bl	40005adc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400014b0:	eb001141 	bl	400059bc <CoDisableBranchPrediction>

	CoEnableMmu();
400014b4:	eb00112c 	bl	4000596c <CoEnableMmu>
	CoEnableICache();
400014b8:	eb0010da 	bl	40005828 <CoEnableICache>
	CoEnableBranchPrediction();
}
400014bc:	e24bd01c 	sub	sp, fp, #28
400014c0:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
400014c4:	ea001138 	b	400059ac <CoEnableBranchPrediction>

400014c8 <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
400014c8:	e1a0c00d 	mov	ip, sp
400014cc:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400014d0:	e24cb004 	sub	fp, ip, #4
400014d4:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400014d8:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
400014dc:	eb0010d8 	bl	40005844 <CoDisableICache>
	CoDisableDCache();
400014e0:	eb0010e2 	bl	40005870 <CoDisableDCache>
400014e4:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
400014e8:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400014ec:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400014f0:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400014f4:	eb001167 	bl	40005a98 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400014f8:	e3540c01 	cmp	r4, #256	; 0x100
400014fc:	1afffffa 	bne	400014ec <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001500:	e2866001 	add	r6, r6, #1
40001504:	e3560004 	cmp	r6, #4
40001508:	1afffff5 	bne	400014e4 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
4000150c:	eb001142 	bl	40005a1c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001510:	eb0010c0 	bl	40005818 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001514:	e3a01000 	mov	r1, #0
40001518:	e3e00014 	mvn	r0, #20
4000151c:	e1a02001 	mov	r2, r1
40001520:	e1a03001 	mov	r3, r1
40001524:	eb0010a3 	bl	400057b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001528:	e3a03a02 	mov	r3, #8192	; 0x2000
4000152c:	e30f1fff 	movw	r1, #65535	; 0xffff
40001530:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001534:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001538:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000153c:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001540:	e3a03a02 	mov	r3, #8192	; 0x2000
40001544:	e3413050 	movt	r3, #4176	; 0x1050
40001548:	e3540000 	cmp	r4, #0
4000154c:	1afffffa 	bne	4000153c <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001550:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001554:	eb001108 	bl	4000597c <CoDisableMmu>
	CoInvalidateMainTlb();
40001558:	eb00115f 	bl	40005adc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
4000155c:	eb001116 	bl	400059bc <CoDisableBranchPrediction>
40001560:	e3a02020 	mov	r2, #32
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001564:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
40001568:	e3442400 	movt	r2, #17408	; 0x4400
4000156c:	e2838001 	add	r8, r3, #1
40001570:	e2830002 	add	r0, r3, #2
40001574:	e2837003 	add	r7, r3, #3
40001578:	e2836004 	add	r6, r3, #4
4000157c:	e2835005 	add	r5, r3, #5
40001580:	e2834006 	add	r4, r3, #6
40001584:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001588:	e1a0ea03 	lsl	lr, r3, #20
4000158c:	e1a08a08 	lsl	r8, r8, #20
40001590:	e1a00a00 	lsl	r0, r0, #20
40001594:	e1a07a07 	lsl	r7, r7, #20
40001598:	e1a06a06 	lsl	r6, r6, #20
4000159c:	e1a05a05 	lsl	r5, r5, #20
400015a0:	e1a04a04 	lsl	r4, r4, #20
400015a4:	e1a0ca0c 	lsl	ip, ip, #20
400015a8:	e2833008 	add	r3, r3, #8
400015ac:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400015b0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400015b4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400015b8:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400015bc:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400015c0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400015c4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400015c8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400015cc:	e35300c8 	cmp	r3, #200	; 0xc8
400015d0:	e3800002 	orr	r0, r0, #2
400015d4:	e1a01002 	mov	r1, r2
400015d8:	e3888002 	orr	r8, r8, #2
400015dc:	e3877002 	orr	r7, r7, #2
400015e0:	e3866002 	orr	r6, r6, #2
400015e4:	e3855002 	orr	r5, r5, #2
400015e8:	e3844002 	orr	r4, r4, #2
400015ec:	e38cc002 	orr	ip, ip, #2
400015f0:	e38ee002 	orr	lr, lr, #2
400015f4:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400015f8:	f5d2f044 	pld	[r2, #68]	; 0x44
400015fc:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001600:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001604:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001608:	e2822020 	add	r2, r2, #32
4000160c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001610:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001614:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001618:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
4000161c:	e501c004 	str	ip, [r1, #-4]
40001620:	1affffd1 	bne	4000156c <CoStartMmuAndDCache+0xa4>
40001624:	e28000c8 	add	r0, r0, #200	; 0xc8
40001628:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000162c:	e2833001 	add	r3, r3, #1
40001630:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001634:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001638:	e3822002 	orr	r2, r2, #2
4000163c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001640:	1afffff8 	bne	40001628 <CoStartMmuAndDCache+0x160>
40001644:	e3a02fd6 	mov	r2, #856	; 0x358
40001648:	e3a03000 	mov	r3, #0
4000164c:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001650:	e1a00a03 	lsl	r0, r3, #20
40001654:	e2833008 	add	r3, r3, #8
40001658:	e3530070 	cmp	r3, #112	; 0x70
4000165c:	e1a08000 	mov	r8, r0
40001660:	e1a07000 	mov	r7, r0
40001664:	e1a06000 	mov	r6, r0
40001668:	e1a05000 	mov	r5, r0
4000166c:	e1a04000 	mov	r4, r0
40001670:	e1a0e000 	mov	lr, r0
40001674:	e1a0c000 	mov	ip, r0
40001678:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
4000167c:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40001680:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001684:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40001688:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
4000168c:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001690:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40001694:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40001698:	e3800b03 	orr	r0, r0, #3072	; 0xc00
4000169c:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400016a0:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400016a4:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400016a8:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400016ac:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400016b0:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400016b4:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400016b8:	e3800002 	orr	r0, r0, #2
400016bc:	e1a01002 	mov	r1, r2
400016c0:	e3888002 	orr	r8, r8, #2
400016c4:	e3877002 	orr	r7, r7, #2
400016c8:	e3866002 	orr	r6, r6, #2
400016cc:	e3855002 	orr	r5, r5, #2
400016d0:	e3844002 	orr	r4, r4, #2
400016d4:	e38ee002 	orr	lr, lr, #2
400016d8:	e38cc002 	orr	ip, ip, #2
400016dc:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400016e0:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400016e4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400016e8:	e2630072 	rsb	r0, r3, #114	; 0x72
400016ec:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400016f0:	e2822020 	add	r2, r2, #32
400016f4:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
400016f8:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400016fc:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001700:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001704:	e501c004 	str	ip, [r1, #-4]
40001708:	1affffd0 	bne	40001650 <CoStartMmuAndDCache+0x188>
4000170c:	e2800070 	add	r0, r0, #112	; 0x70
40001710:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001714:	e2833001 	add	r3, r3, #1
40001718:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000171c:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001720:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001724:	e3822002 	orr	r2, r2, #2
40001728:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000172c:	1afffff7 	bne	40001710 <CoStartMmuAndDCache+0x248>
40001730:	e3a02e52 	mov	r2, #1312	; 0x520
40001734:	e3a03000 	mov	r3, #0
40001738:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000173c:	e1a04a03 	lsl	r4, r3, #20
40001740:	e2830001 	add	r0, r3, #1
40001744:	e2838002 	add	r8, r3, #2
40001748:	e1a00a00 	lsl	r0, r0, #20
4000174c:	e2837003 	add	r7, r3, #3
40001750:	e1a08a08 	lsl	r8, r8, #20
40001754:	e2836005 	add	r6, r3, #5
40001758:	e1a07a07 	lsl	r7, r7, #20
4000175c:	e2835006 	add	r5, r3, #6
40001760:	e1a06a06 	lsl	r6, r6, #20
40001764:	e283c007 	add	ip, r3, #7
40001768:	e1a05a05 	lsl	r5, r5, #20
4000176c:	e1a0ca0c 	lsl	ip, ip, #20
40001770:	e1a0e004 	mov	lr, r4
40001774:	e2833008 	add	r3, r3, #8
40001778:	e2800305 	add	r0, r0, #335544320	; 0x14000000
4000177c:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40001780:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40001784:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40001788:	e2855305 	add	r5, r5, #335544320	; 0x14000000
4000178c:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40001790:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40001794:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40001798:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000179c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400017a0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400017a4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400017a8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400017ac:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400017b0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400017b4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400017b8:	e3530fae 	cmp	r3, #696	; 0x2b8
400017bc:	e3800002 	orr	r0, r0, #2
400017c0:	e1a01002 	mov	r1, r2
400017c4:	e3888002 	orr	r8, r8, #2
400017c8:	e3877002 	orr	r7, r7, #2
400017cc:	e3866002 	orr	r6, r6, #2
400017d0:	e3855002 	orr	r5, r5, #2
400017d4:	e38cc002 	orr	ip, ip, #2
400017d8:	e3844002 	orr	r4, r4, #2
400017dc:	e38ee002 	orr	lr, lr, #2
400017e0:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
400017e4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400017e8:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400017ec:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400017f0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400017f4:	e2822020 	add	r2, r2, #32
400017f8:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400017fc:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001800:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001804:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001808:	e501c004 	str	ip, [r1, #-4]
4000180c:	1affffca 	bne	4000173c <CoStartMmuAndDCache+0x274>
40001810:	e2800fae 	add	r0, r0, #696	; 0x2b8
40001814:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001818:	e2833001 	add	r3, r3, #1
4000181c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001820:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40001824:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001828:	e3822002 	orr	r2, r2, #2
4000182c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001830:	1afffff7 	bne	40001814 <CoStartMmuAndDCache+0x34c>
40001834:	e3a02a01 	mov	r2, #4096	; 0x1000
40001838:	e3a00c11 	mov	r0, #4352	; 0x1100
4000183c:	e3442400 	movt	r2, #17408	; 0x4400
40001840:	e3440400 	movt	r0, #17408	; 0x4400
40001844:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001848:	e1a03a01 	lsl	r3, r1, #20
4000184c:	e2811001 	add	r1, r1, #1
40001850:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
40001854:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
40001858:	e383300e 	orr	r3, r3, #14
4000185c:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001860:	e1520000 	cmp	r2, r0
40001864:	1afffff7 	bne	40001848 <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001868:	e3a03a01 	mov	r3, #4096	; 0x1000
4000186c:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40001870:	e3443400 	movt	r3, #17408	; 0x4400
40001874:	e3441400 	movt	r1, #17408	; 0x4400
40001878:	e3012124 	movw	r2, #4388	; 0x1124
4000187c:	e5831100 	str	r1, [r3, #256]	; 0x100
40001880:	e3442400 	movt	r2, #17408	; 0x4400
40001884:	e3a03000 	mov	r3, #0
40001888:	e1a00a03 	lsl	r0, r3, #20
4000188c:	e2833008 	add	r3, r3, #8
40001890:	e3530068 	cmp	r3, #104	; 0x68
40001894:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40001898:	e1a01002 	mov	r1, r2
4000189c:	e1a08000 	mov	r8, r0
400018a0:	e1a07000 	mov	r7, r0
400018a4:	e1a06000 	mov	r6, r0
400018a8:	e1a05000 	mov	r5, r0
400018ac:	e1a04000 	mov	r4, r0
400018b0:	e1a0e000 	mov	lr, r0
400018b4:	e1a0c000 	mov	ip, r0
400018b8:	e2888602 	add	r8, r8, #2097152	; 0x200000
400018bc:	e2800601 	add	r0, r0, #1048576	; 0x100000
400018c0:	e2877603 	add	r7, r7, #3145728	; 0x300000
400018c4:	e2866501 	add	r6, r6, #4194304	; 0x400000
400018c8:	e2855605 	add	r5, r5, #5242880	; 0x500000
400018cc:	e2844606 	add	r4, r4, #6291456	; 0x600000
400018d0:	e28ee607 	add	lr, lr, #7340032	; 0x700000
400018d4:	e28cc502 	add	ip, ip, #8388608	; 0x800000
400018d8:	e3800b07 	orr	r0, r0, #7168	; 0x1c00
400018dc:	e3888b07 	orr	r8, r8, #7168	; 0x1c00
400018e0:	e3877b07 	orr	r7, r7, #7168	; 0x1c00
400018e4:	e3866b07 	orr	r6, r6, #7168	; 0x1c00
400018e8:	e3855b07 	orr	r5, r5, #7168	; 0x1c00
400018ec:	e3844b07 	orr	r4, r4, #7168	; 0x1c00
400018f0:	e38eeb07 	orr	lr, lr, #7168	; 0x1c00
400018f4:	e38ccb07 	orr	ip, ip, #7168	; 0x1c00
400018f8:	e380000e 	orr	r0, r0, #14
400018fc:	e388800e 	orr	r8, r8, #14
40001900:	e387700e 	orr	r7, r7, #14
40001904:	e386600e 	orr	r6, r6, #14
40001908:	e385500e 	orr	r5, r5, #14
4000190c:	e384400e 	orr	r4, r4, #14
40001910:	e38ee00e 	orr	lr, lr, #14
40001914:	e38cc00e 	orr	ip, ip, #14
40001918:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
4000191c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001920:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001924:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001928:	e263006f 	rsb	r0, r3, #111	; 0x6f
4000192c:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001930:	e2822020 	add	r2, r2, #32
40001934:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001938:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
4000193c:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001940:	e501c004 	str	ip, [r1, #-4]
40001944:	1affffcf 	bne	40001888 <CoStartMmuAndDCache+0x3c0>
40001948:	e0810100 	add	r0, r1, r0, lsl #2
4000194c:	e1a02a03 	lsl	r2, r3, #20
40001950:	e2833001 	add	r3, r3, #1
40001954:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40001958:	e2822601 	add	r2, r2, #1048576	; 0x100000
4000195c:	e3822b07 	orr	r2, r2, #7168	; 0x1c00
40001960:	e382200e 	orr	r2, r2, #14
40001964:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001968:	e1510000 	cmp	r1, r0
4000196c:	1afffff6 	bne	4000194c <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001970:	e3a03d4e 	mov	r3, #4992	; 0x1380
40001974:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001978:	e3443400 	movt	r3, #17408	; 0x4400
4000197c:	e3a02a01 	mov	r2, #4096	; 0x1000
40001980:	e3442400 	movt	r2, #17408	; 0x4400
40001984:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40001988:	e1a0900a 	mov	r9, sl
4000198c:	e1a0800a 	mov	r8, sl
40001990:	e1a0700a 	mov	r7, sl
40001994:	e1a0600a 	mov	r6, sl
40001998:	e1a0500a 	mov	r5, sl
4000199c:	e1a0400a 	mov	r4, sl
400019a0:	e1a0e00a 	mov	lr, sl
400019a4:	e1a0c00a 	mov	ip, sl
400019a8:	e1a0000a 	mov	r0, sl
400019ac:	e1a0100a 	mov	r1, sl
400019b0:	e1a0300a 	mov	r3, sl
400019b4:	e344ab00 	movt	sl, #19200	; 0x4b00
400019b8:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
400019bc:	e3445b50 	movt	r5, #19280	; 0x4b50
400019c0:	e3443bb0 	movt	r3, #19376	; 0x4bb0
400019c4:	e300ac0a 	movw	sl, #3082	; 0xc0a
400019c8:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
400019cc:	e3444b60 	movt	r4, #19296	; 0x4b60
400019d0:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
400019d4:	e344abc0 	movt	sl, #19392	; 0x4bc0
400019d8:	e3005c0a 	movw	r5, #3082	; 0xc0a
400019dc:	e3003c0a 	movw	r3, #3082	; 0xc0a
400019e0:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
400019e4:	e3449b10 	movt	r9, #19216	; 0x4b10
400019e8:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
400019ec:	e3448b20 	movt	r8, #19232	; 0x4b20
400019f0:	e3447b30 	movt	r7, #19248	; 0x4b30
400019f4:	e3446b40 	movt	r6, #19264	; 0x4b40
400019f8:	e344eb70 	movt	lr, #19312	; 0x4b70
400019fc:	e344cb80 	movt	ip, #19328	; 0x4b80
40001a00:	e3440b90 	movt	r0, #19344	; 0x4b90
40001a04:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40001a08:	e1a04005 	mov	r4, r5
40001a0c:	e1a0a003 	mov	sl, r3
40001a10:	e3445c10 	movt	r5, #19472	; 0x4c10
40001a14:	e3443c70 	movt	r3, #19568	; 0x4c70
40001a18:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40001a1c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001a20:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40001a24:	e1a08009 	mov	r8, r9
40001a28:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40001a2c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001a30:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40001a34:	e1a06007 	mov	r6, r7
40001a38:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40001a3c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001a40:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40001a44:	e1a0c00e 	mov	ip, lr
40001a48:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40001a4c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001a50:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40001a54:	e1a01000 	mov	r1, r0
40001a58:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40001a5c:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40001a60:	e5825304 	str	r5, [r2, #772]	; 0x304
40001a64:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001a68:	e1a03005 	mov	r3, r5
40001a6c:	e3448be0 	movt	r8, #19424	; 0x4be0
40001a70:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40001a74:	e3446c00 	movt	r6, #19456	; 0x4c00
40001a78:	e3444c20 	movt	r4, #19488	; 0x4c20
40001a7c:	e344ec30 	movt	lr, #19504	; 0x4c30
40001a80:	e344cc40 	movt	ip, #19520	; 0x4c40
40001a84:	e3440c50 	movt	r0, #19536	; 0x4c50
40001a88:	e3441c60 	movt	r1, #19552	; 0x4c60
40001a8c:	e3443ce0 	movt	r3, #19680	; 0x4ce0
40001a90:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40001a94:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001a98:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40001a9c:	e1a08009 	mov	r8, r9
40001aa0:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40001aa4:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001aa8:	e5826300 	str	r6, [r2, #768]	; 0x300
40001aac:	e1a06007 	mov	r6, r7
40001ab0:	e5824308 	str	r4, [r2, #776]	; 0x308
40001ab4:	e344ac80 	movt	sl, #19584	; 0x4c80
40001ab8:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40001abc:	e3449c90 	movt	r9, #19600	; 0x4c90
40001ac0:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40001ac4:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40001ac8:	e582c310 	str	ip, [r2, #784]	; 0x310
40001acc:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40001ad0:	e5820314 	str	r0, [r2, #788]	; 0x314
40001ad4:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40001ad8:	e5821318 	str	r1, [r2, #792]	; 0x318
40001adc:	e3445cd0 	movt	r5, #19664	; 0x4cd0
40001ae0:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001ae4:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001ae8:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001aec:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001af0:	e582a320 	str	sl, [r2, #800]	; 0x320
40001af4:	e1a0c00e 	mov	ip, lr
40001af8:	e582331c 	str	r3, [r2, #796]	; 0x31c
40001afc:	e1a01000 	mov	r1, r0
40001b00:	e5829324 	str	r9, [r2, #804]	; 0x324
40001b04:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001b08:	e5828328 	str	r8, [r2, #808]	; 0x328
40001b0c:	e1a0a004 	mov	sl, r4
40001b10:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001b14:	e1a08009 	mov	r8, r9
40001b18:	e5826330 	str	r6, [r2, #816]	; 0x330
40001b1c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001b20:	e5825334 	str	r5, [r2, #820]	; 0x334
40001b24:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40001b28:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40001b2c:	e344cd00 	movt	ip, #19712	; 0x4d00
40001b30:	e3440d10 	movt	r0, #19728	; 0x4d10
40001b34:	e3441d20 	movt	r1, #19744	; 0x4d20
40001b38:	e3444d30 	movt	r4, #19760	; 0x4d30
40001b3c:	e344ad40 	movt	sl, #19776	; 0x4d40
40001b40:	e3449d50 	movt	r9, #19792	; 0x4d50
40001b44:	e3448d60 	movt	r8, #19808	; 0x4d60
40001b48:	e3447d70 	movt	r7, #19824	; 0x4d70
40001b4c:	e5823338 	str	r3, [r2, #824]	; 0x338
40001b50:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40001b54:	e3a06000 	mov	r6, #0
40001b58:	e582c340 	str	ip, [r2, #832]	; 0x340
40001b5c:	e5820344 	str	r0, [r2, #836]	; 0x344
40001b60:	e5821348 	str	r1, [r2, #840]	; 0x348
40001b64:	e582434c 	str	r4, [r2, #844]	; 0x34c
40001b68:	e582a350 	str	sl, [r2, #848]	; 0x350
40001b6c:	e5829354 	str	r9, [r2, #852]	; 0x354
40001b70:	e5828358 	str	r8, [r2, #856]	; 0x358
40001b74:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001b78:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40001b7c:	e1a01a06 	lsl	r1, r6, #20
40001b80:	e2866008 	add	r6, r6, #8
40001b84:	e3560e32 	cmp	r6, #800	; 0x320
40001b88:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40001b8c:	e1a02003 	mov	r2, r3
40001b90:	e1a08001 	mov	r8, r1
40001b94:	e1a07001 	mov	r7, r1
40001b98:	e1a05001 	mov	r5, r1
40001b9c:	e1a04001 	mov	r4, r1
40001ba0:	e1a0e001 	mov	lr, r1
40001ba4:	e1a0c001 	mov	ip, r1
40001ba8:	e1a00001 	mov	r0, r1
40001bac:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001bb0:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001bb4:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001bb8:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001bbc:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001bc0:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001bc4:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001bc8:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001bcc:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001bd0:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001bd4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001bd8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001bdc:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001be0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001be4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001be8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001bec:	e3811002 	orr	r1, r1, #2
40001bf0:	e3888002 	orr	r8, r8, #2
40001bf4:	e3877002 	orr	r7, r7, #2
40001bf8:	e3855002 	orr	r5, r5, #2
40001bfc:	e3844002 	orr	r4, r4, #2
40001c00:	e38ee002 	orr	lr, lr, #2
40001c04:	e38cc002 	orr	ip, ip, #2
40001c08:	e3800002 	orr	r0, r0, #2
40001c0c:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001c10:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001c14:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001c18:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001c1c:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001c20:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001c24:	e2833020 	add	r3, r3, #32
40001c28:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001c2c:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001c30:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001c34:	e5020004 	str	r0, [r2, #-4]
40001c38:	1affffcf 	bne	40001b7c <CoStartMmuAndDCache+0x6b4>
40001c3c:	e0821101 	add	r1, r2, r1, lsl #2
40001c40:	e1a03a06 	lsl	r3, r6, #20
40001c44:	e2866001 	add	r6, r6, #1
40001c48:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001c4c:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001c50:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001c54:	e3833002 	orr	r3, r3, #2
40001c58:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001c5c:	e1520001 	cmp	r2, r1
40001c60:	1afffff6 	bne	40001c40 <CoStartMmuAndDCache+0x778>
40001c64:	e3022020 	movw	r2, #8224	; 0x2020
40001c68:	e3a03000 	mov	r3, #0
40001c6c:	e3442400 	movt	r2, #17408	; 0x4400
40001c70:	e30097f8 	movw	r9, #2040	; 0x7f8
40001c74:	e2838001 	add	r8, r3, #1
40001c78:	e2830002 	add	r0, r3, #2
40001c7c:	e2837003 	add	r7, r3, #3
40001c80:	e2836004 	add	r6, r3, #4
40001c84:	e2835005 	add	r5, r3, #5
40001c88:	e2834006 	add	r4, r3, #6
40001c8c:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001c90:	e1a0ea03 	lsl	lr, r3, #20
40001c94:	e1a08a08 	lsl	r8, r8, #20
40001c98:	e1a00a00 	lsl	r0, r0, #20
40001c9c:	e1a07a07 	lsl	r7, r7, #20
40001ca0:	e1a06a06 	lsl	r6, r6, #20
40001ca4:	e1a05a05 	lsl	r5, r5, #20
40001ca8:	e1a04a04 	lsl	r4, r4, #20
40001cac:	e1a0ca0c 	lsl	ip, ip, #20
40001cb0:	e2833008 	add	r3, r3, #8
40001cb4:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001cb8:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40001cbc:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001cc0:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001cc4:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40001cc8:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40001ccc:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001cd0:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40001cd4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001cd8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001cdc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001ce0:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001ce4:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001ce8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001cec:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001cf0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001cf4:	e1530009 	cmp	r3, r9
40001cf8:	e3800002 	orr	r0, r0, #2
40001cfc:	e1a01002 	mov	r1, r2
40001d00:	e3888002 	orr	r8, r8, #2
40001d04:	e3877002 	orr	r7, r7, #2
40001d08:	e3866002 	orr	r6, r6, #2
40001d0c:	e3855002 	orr	r5, r5, #2
40001d10:	e3844002 	orr	r4, r4, #2
40001d14:	e38cc002 	orr	ip, ip, #2
40001d18:	e38ee002 	orr	lr, lr, #2
40001d1c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001d20:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001d24:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001d28:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40001d2c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001d30:	e2822020 	add	r2, r2, #32
40001d34:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001d38:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001d3c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001d40:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001d44:	e501c004 	str	ip, [r1, #-4]
40001d48:	1affffc9 	bne	40001c74 <CoStartMmuAndDCache+0x7ac>
40001d4c:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40001d50:	e2800008 	add	r0, r0, #8
40001d54:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001d58:	e2833001 	add	r3, r3, #1
40001d5c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001d60:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001d64:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001d68:	e3822002 	orr	r2, r2, #2
40001d6c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001d70:	1afffff7 	bne	40001d54 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40001d74:	e3a00048 	mov	r0, #72	; 0x48
40001d78:	e3440400 	movt	r0, #17408	; 0x4400
40001d7c:	eb000f1a 	bl	400059ec <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001d80:	e3050551 	movw	r0, #21841	; 0x5551
40001d84:	e3450555 	movt	r0, #21845	; 0x5555
40001d88:	eb000f1e 	bl	40005a08 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40001d8c:	eb000ef6 	bl	4000596c <CoEnableMmu>
	CoEnableICache();
40001d90:	eb000ea4 	bl	40005828 <CoEnableICache>
	CoEnableDCache();
40001d94:	eb000eb1 	bl	40005860 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001d98:	e24bd028 	sub	sp, fp, #40	; 0x28
40001d9c:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001da0:	ea000f01 	b	400059ac <CoEnableBranchPrediction>

40001da4 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40001da4:	e1a0c00d 	mov	ip, sp
40001da8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001dac:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001db0:	eb000ea3 	bl	40005844 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001db4:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001db8:	eb000eac 	bl	40005870 <CoDisableDCache>
	CoDisableMmu();
40001dbc:	eb000eee 	bl	4000597c <CoDisableMmu>
40001dc0:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40001dc4:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001dc8:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001dcc:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001dd0:	eb000f1c 	bl	40005a48 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001dd4:	e3540c01 	cmp	r4, #256	; 0x100
40001dd8:	1afffffa 	bne	40001dc8 <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001ddc:	e2866001 	add	r6, r6, #1
40001de0:	e3560004 	cmp	r6, #4
40001de4:	1afffff5 	bne	40001dc0 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001de8:	eb000f0b 	bl	40005a1c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001dec:	eb000e89 	bl	40005818 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001df0:	e3a01000 	mov	r1, #0
40001df4:	e3e00014 	mvn	r0, #20
40001df8:	e1a02001 	mov	r2, r1
40001dfc:	e1a03001 	mov	r3, r1
40001e00:	eb000e6c 	bl	400057b8 <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40001e04:	e3a01000 	mov	r1, #0
40001e08:	e3e00017 	mvn	r0, #23
40001e0c:	e1a02001 	mov	r2, r1
40001e10:	e1a03001 	mov	r3, r1
40001e14:	eb000e67 	bl	400057b8 <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
40001e18:	eb000f2f 	bl	40005adc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001e1c:	eb000ee6 	bl	400059bc <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001e20:	ebfffa44 	bl	40000738 <CoTTSet_L1L2>

	CoEnableMmu();
40001e24:	eb000ed0 	bl	4000596c <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001e28:	e3a03007 	mov	r3, #7
40001e2c:	e3e00015 	mvn	r0, #21
40001e30:	e3443100 	movt	r3, #16640	; 0x4100
40001e34:	e3a01e11 	mov	r1, #272	; 0x110
40001e38:	e3a02e12 	mov	r2, #288	; 0x120
40001e3c:	eb000e5d 	bl	400057b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001e40:	e3a01000 	mov	r1, #0
40001e44:	e3a02001 	mov	r2, #1
40001e48:	e1a03001 	mov	r3, r1
40001e4c:	e3472e47 	movt	r2, #32327	; 0x7e47
40001e50:	e3e00016 	mvn	r0, #22
40001e54:	eb000e57 	bl	400057b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001e58:	e3a02000 	mov	r2, #0
40001e5c:	e3e00014 	mvn	r0, #20
40001e60:	e1a03002 	mov	r3, r2
40001e64:	e3a01001 	mov	r1, #1
40001e68:	eb000e52 	bl	400057b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001e6c:	eb000e65 	bl	40005808 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001e70:	eb000e6c 	bl	40005828 <CoEnableICache>
	CoEnableDCache();
40001e74:	eb000e79 	bl	40005860 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001e78:	e24bd01c 	sub	sp, fp, #28
40001e7c:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001e80:	ea000ec9 	b	400059ac <CoEnableBranchPrediction>

40001e84 <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40001e84:	e1a0c00d 	mov	ip, sp
40001e88:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001e8c:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40001e90:	eb000e6b 	bl	40005844 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001e94:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40001e98:	eb000e74 	bl	40005870 <CoDisableDCache>
40001e9c:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40001ea0:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001ea4:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001ea8:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001eac:	eb000ef9 	bl	40005a98 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001eb0:	e3540c01 	cmp	r4, #256	; 0x100
40001eb4:	1afffffa 	bne	40001ea4 <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001eb8:	e2866001 	add	r6, r6, #1
40001ebc:	e3560004 	cmp	r6, #4
40001ec0:	1afffff5 	bne	40001e9c <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001ec4:	eb000ed4 	bl	40005a1c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001ec8:	eb000e52 	bl	40005818 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001ecc:	e3a01000 	mov	r1, #0
40001ed0:	e3e00014 	mvn	r0, #20
40001ed4:	e1a02001 	mov	r2, r1
40001ed8:	e1a03001 	mov	r3, r1
40001edc:	eb000e35 	bl	400057b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001ee0:	e3a03a02 	mov	r3, #8192	; 0x2000
40001ee4:	e30f1fff 	movw	r1, #65535	; 0xffff
40001ee8:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001eec:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001ef0:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001ef4:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001ef8:	e3a03a02 	mov	r3, #8192	; 0x2000
40001efc:	e3413050 	movt	r3, #4176	; 0x1050
40001f00:	e3540000 	cmp	r4, #0
40001f04:	1afffffa 	bne	40001ef4 <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001f08:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001f0c:	eb000e9a 	bl	4000597c <CoDisableMmu>
	CoInvalidateMainTlb();
40001f10:	eb000ef1 	bl	40005adc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001f14:	eb000ea8 	bl	400059bc <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001f18:	ebfffa06 	bl	40000738 <CoTTSet_L1L2>

	CoEnableMmu();
40001f1c:	eb000e92 	bl	4000596c <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001f20:	e3a03007 	mov	r3, #7
40001f24:	e3e00015 	mvn	r0, #21
40001f28:	e3443100 	movt	r3, #16640	; 0x4100
40001f2c:	e3a01e11 	mov	r1, #272	; 0x110
40001f30:	e3a02e12 	mov	r2, #288	; 0x120
40001f34:	eb000e1f 	bl	400057b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001f38:	e3a02001 	mov	r2, #1
40001f3c:	e1a01004 	mov	r1, r4
40001f40:	e1a03004 	mov	r3, r4
40001f44:	e3e00016 	mvn	r0, #22
40001f48:	e3472e47 	movt	r2, #32327	; 0x7e47
40001f4c:	eb000e19 	bl	400057b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001f50:	e1a02004 	mov	r2, r4
40001f54:	e3e00014 	mvn	r0, #20
40001f58:	e1a03004 	mov	r3, r4
40001f5c:	e3a01001 	mov	r1, #1
40001f60:	eb000e14 	bl	400057b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001f64:	eb000e27 	bl	40005808 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001f68:	eb000e2e 	bl	40005828 <CoEnableICache>
	CoEnableDCache();
40001f6c:	eb000e3b 	bl	40005860 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001f70:	e24bd01c 	sub	sp, fp, #28
40001f74:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001f78:	ea000e8b 	b	400059ac <CoEnableBranchPrediction>

40001f7c <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40001f7c:	e3a03000 	mov	r3, #0
40001f80:	e0500003 	subs	r0, r0, r3
40001f84:	e3413049 	movt	r3, #4169	; 0x1049
40001f88:	13a00001 	movne	r0, #1
40001f8c:	e5830000 	str	r0, [r3]
40001f90:	e12fff1e 	bx	lr

40001f94 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40001f94:	e30731a8 	movw	r3, #29096	; 0x71a8
40001f98:	e3443001 	movt	r3, #16385	; 0x4001
40001f9c:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40001fa0:	e5831000 	str	r1, [r3]
40001fa4:	e12fff1e 	bx	lr

40001fa8 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40001fa8:	e30731a8 	movw	r3, #29096	; 0x71a8
40001fac:	e3443001 	movt	r3, #16385	; 0x4001
40001fb0:	e0830100 	add	r0, r3, r0, lsl #2
40001fb4:	e5903010 	ldr	r3, [r0, #16]
40001fb8:	e5831000 	str	r1, [r3]
40001fbc:	e12fff1e 	bx	lr

40001fc0 <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001fc0:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40001fc4:	e30731a8 	movw	r3, #29096	; 0x71a8
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001fc8:	da000008 	ble	40001ff0 <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40001fcc:	e1a022c1 	asr	r2, r1, #5
40001fd0:	e3443001 	movt	r3, #16385	; 0x4001
40001fd4:	e201101f 	and	r1, r1, #31
40001fd8:	e0833102 	add	r3, r3, r2, lsl #2
40001fdc:	e3a02001 	mov	r2, #1
40001fe0:	e1a01112 	lsl	r1, r2, r1
40001fe4:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40001fe8:	e5831000 	str	r1, [r3]
40001fec:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40001ff0:	e3443001 	movt	r3, #16385	; 0x4001
40001ff4:	e3a02001 	mov	r2, #1
40001ff8:	e0833100 	add	r3, r3, r0, lsl #2
40001ffc:	e1a01112 	lsl	r1, r2, r1
40002000:	e5933020 	ldr	r3, [r3, #32]
40002004:	e5831000 	str	r1, [r3]
40002008:	e12fff1e 	bx	lr

4000200c <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
4000200c:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40002010:	e30731a8 	movw	r3, #29096	; 0x71a8
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002014:	da000008 	ble	4000203c <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40002018:	e1a022c1 	asr	r2, r1, #5
4000201c:	e3443001 	movt	r3, #16385	; 0x4001
40002020:	e201101f 	and	r1, r1, #31
40002024:	e0833102 	add	r3, r3, r2, lsl #2
40002028:	e3a02001 	mov	r2, #1
4000202c:	e1a01112 	lsl	r1, r2, r1
40002030:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40002034:	e5831000 	str	r1, [r3]
40002038:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
4000203c:	e3443001 	movt	r3, #16385	; 0x4001
40002040:	e3a02001 	mov	r2, #1
40002044:	e0833100 	add	r3, r3, r0, lsl #2
40002048:	e1a01112 	lsl	r1, r2, r1
4000204c:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40002050:	e5831000 	str	r1, [r3]
40002054:	e12fff1e 	bx	lr

40002058 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002058:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
4000205c:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002060:	e30731a8 	movw	r3, #29096	; 0x71a8
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002064:	da00000b 	ble	40002098 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40002068:	e3443001 	movt	r3, #16385	; 0x4001
4000206c:	e1a00141 	asr	r0, r1, #2
40002070:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002074:	e2011003 	and	r1, r1, #3
40002078:	e1a01181 	lsl	r1, r1, #3
4000207c:	e3a040ff 	mov	r4, #255	; 0xff
40002080:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002084:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002088:	e18c2112 	orr	r2, ip, r2, lsl r1
4000208c:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40002090:	e8bd0030 	pop	{r4, r5}
40002094:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002098:	e3443001 	movt	r3, #16385	; 0x4001
4000209c:	e1a04fc1 	asr	r4, r1, #31
400020a0:	e0833100 	add	r3, r3, r0, lsl #2
400020a4:	e1a0c141 	asr	ip, r1, #2
400020a8:	e1a04f24 	lsr	r4, r4, #30
400020ac:	e5933060 	ldr	r3, [r3, #96]	; 0x60
400020b0:	e3a050ff 	mov	r5, #255	; 0xff
400020b4:	e0811004 	add	r1, r1, r4
400020b8:	e2011003 	and	r1, r1, #3
400020bc:	e793010c 	ldr	r0, [r3, ip, lsl #2]
400020c0:	e0641001 	rsb	r1, r4, r1
400020c4:	e1a01181 	lsl	r1, r1, #3
400020c8:	e1c00115 	bic	r0, r0, r5, lsl r1
400020cc:	e1802112 	orr	r2, r0, r2, lsl r1
400020d0:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
400020d4:	e8bd0030 	pop	{r4, r5}
400020d8:	e12fff1e 	bx	lr

400020dc <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
400020dc:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
400020e0:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
400020e4:	e30731a8 	movw	r3, #29096	; 0x71a8
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
400020e8:	da00000c 	ble	40002120 <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
400020ec:	e3443001 	movt	r3, #16385	; 0x4001
400020f0:	e1a00141 	asr	r0, r1, #2
400020f4:	e5933070 	ldr	r3, [r3, #112]	; 0x70
400020f8:	e2011003 	and	r1, r1, #3
400020fc:	e1a01181 	lsl	r1, r1, #3
40002100:	e3a040ff 	mov	r4, #255	; 0xff
40002104:	e202200f 	and	r2, r2, #15
40002108:	e793c100 	ldr	ip, [r3, r0, lsl #2]
4000210c:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002110:	e18c1112 	orr	r1, ip, r2, lsl r1
40002114:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002118:	e8bd0030 	pop	{r4, r5}
4000211c:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002120:	e3443001 	movt	r3, #16385	; 0x4001
40002124:	e1a04fc1 	asr	r4, r1, #31
40002128:	e0833100 	add	r3, r3, r0, lsl #2
4000212c:	e1a0c141 	asr	ip, r1, #2
40002130:	e1a04f24 	lsr	r4, r4, #30
40002134:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002138:	e3a050ff 	mov	r5, #255	; 0xff
4000213c:	e0811004 	add	r1, r1, r4
40002140:	e202200f 	and	r2, r2, #15
40002144:	e2011003 	and	r1, r1, #3
40002148:	e793010c 	ldr	r0, [r3, ip, lsl #2]
4000214c:	e0641001 	rsb	r1, r4, r1
40002150:	e1a01181 	lsl	r1, r1, #3
40002154:	e1c00115 	bic	r0, r0, r5, lsl r1
40002158:	e1801112 	orr	r1, r0, r2, lsl r1
4000215c:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
40002160:	e8bd0030 	pop	{r4, r5}
40002164:	e12fff1e 	bx	lr

40002168 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002168:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
4000216c:	e30731a8 	movw	r3, #29096	; 0x71a8
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002170:	da000007 	ble	40002194 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40002174:	e3443001 	movt	r3, #16385	; 0x4001
40002178:	e201201f 	and	r2, r1, #31
4000217c:	e3a00001 	mov	r0, #1
40002180:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002184:	e1a012c1 	asr	r1, r1, #5
40002188:	e1a02210 	lsl	r2, r0, r2
4000218c:	e7832101 	str	r2, [r3, r1, lsl #2]
40002190:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002194:	e3443001 	movt	r3, #16385	; 0x4001
40002198:	e3a02001 	mov	r2, #1
4000219c:	e0833100 	add	r3, r3, r0, lsl #2
400021a0:	e1a01112 	lsl	r1, r2, r1
400021a4:	e5933080 	ldr	r3, [r3, #128]	; 0x80
400021a8:	e5831000 	str	r1, [r3]
400021ac:	e12fff1e 	bx	lr

400021b0 <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
400021b0:	e30731a8 	movw	r3, #29096	; 0x71a8
400021b4:	e3443001 	movt	r3, #16385	; 0x4001
400021b8:	e0830100 	add	r0, r3, r0, lsl #2
400021bc:	e5903090 	ldr	r3, [r0, #144]	; 0x90
400021c0:	e5930000 	ldr	r0, [r3]
}
400021c4:	e7ec0050 	ubfx	r0, r0, #0, #13
400021c8:	e12fff1e 	bx	lr

400021cc <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
400021cc:	e30731a8 	movw	r3, #29096	; 0x71a8
400021d0:	e3443001 	movt	r3, #16385	; 0x4001
400021d4:	e0830100 	add	r0, r3, r0, lsl #2
400021d8:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
400021dc:	e5831000 	str	r1, [r3]
400021e0:	e12fff1e 	bx	lr

400021e4 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
400021e4:	e1822801 	orr	r2, r2, r1, lsl #16
400021e8:	e3a03000 	mov	r3, #0
400021ec:	e3413049 	movt	r3, #4169	; 0x1049
400021f0:	e1820c00 	orr	r0, r2, r0, lsl #24
400021f4:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
400021f8:	e12fff1e 	bx	lr

400021fc <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
400021fc:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002200:	e3061ecc 	movw	r1, #28364	; 0x6ecc
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002204:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002208:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
4000220c:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
40002210:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002214:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002218:	e30256f0 	movw	r5, #9968	; 0x26f0
4000221c:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002220:	e1a00004 	mov	r0, r4
40002224:	e3441001 	movt	r1, #16385	; 0x4001
40002228:	e1a02003 	mov	r2, r3
4000222c:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
40002230:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002234:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
40002238:	eb000f63 	bl	40005fcc <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000223c:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
40002240:	e3075b60 	movw	r5, #31584	; 0x7b60
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002244:	e30e7700 	movw	r7, #59136	; 0xe700
40002248:	e3445001 	movt	r5, #16385	; 0x4001
4000224c:	e3447000 	movt	r7, #16384	; 0x4000
40002250:	e306c6e0 	movw	ip, #26336	; 0x66e0
40002254:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002258:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
4000225c:	e1a0a005 	mov	sl, r5
40002260:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002264:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
40002268:	e2844007 	add	r4, r4, #7
4000226c:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002270:	e3a07000 	mov	r7, #0
40002274:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
40002278:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
4000227c:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
40002280:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002284:	e5d15000 	ldrb	r5, [r1]
40002288:	e3550000 	cmp	r5, #0
4000228c:	0a00011b 	beq	40002700 <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
40002290:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40002294:	e2818001 	add	r8, r1, #1
40002298:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
4000229c:	9a000119 	bls	40002708 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
400022a0:	e5d12001 	ldrb	r2, [r1, #1]
400022a4:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400022a8:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
400022ac:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400022b0:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
400022b4:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400022b8:	e59c0000 	ldr	r0, [ip]
400022bc:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400022c0:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
400022c4:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400022c8:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400022cc:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
400022d0:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400022d4:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400022d8:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
400022dc:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400022e0:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
400022e4:	e0842082 	add	r2, r4, r2, lsl #1
400022e8:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
400022ec:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
400022f0:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400022f4:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400022f8:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400022fc:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002300:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40002304:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002308:	e0852003 	add	r2, r5, r3
4000230c:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002310:	e0851001 	add	r1, r5, r1
40002314:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002318:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
4000231c:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002320:	1a000175 	bne	400028fc <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
40002324:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002328:	e3530001 	cmp	r3, #1
4000232c:	13530018 	cmpne	r3, #24
40002330:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
40002334:	13a00d5b 	movne	r0, #5824	; 0x16c0
40002338:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000233c:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002340:	e0802282 	add	r2, r0, r2, lsl #5
40002344:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40002348:	e0811101 	add	r1, r1, r1, lsl #2
4000234c:	e1a0c005 	mov	ip, r5
40002350:	e0882002 	add	r2, r8, r2
40002354:	e0874381 	add	r4, r7, r1, lsl #7
40002358:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
4000235c:	e0844283 	add	r4, r4, r3, lsl #5
40002360:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40002364:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
40002368:	e5941004 	ldr	r1, [r4, #4]
4000236c:	e5942008 	ldr	r2, [r4, #8]
40002370:	e594300c 	ldr	r3, [r4, #12]
40002374:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002378:	e5940010 	ldr	r0, [r4, #16]
4000237c:	e5941014 	ldr	r1, [r4, #20]
40002380:	e5942018 	ldr	r2, [r4, #24]
40002384:	e594301c 	ldr	r3, [r4, #28]
40002388:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000238c:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002390:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002394:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002398:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
4000239c:	f26221f6 	vorr	q9, q9, q11
400023a0:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
400023a4:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
400023a8:	f26001f4 	vorr	q8, q8, q10
400023ac:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
400023b0:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
400023b4:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
400023b8:	e3a01002 	mov	r1, #2
400023bc:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
400023c0:	e3a07001 	mov	r7, #1
400023c4:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
400023c8:	e3a09000 	mov	r9, #0
400023cc:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
400023d0:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
400023d4:	e2888018 	add	r8, r8, #24
400023d8:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
400023dc:	e28cc019 	add	ip, ip, #25
400023e0:	e280001a 	add	r0, r0, #26
400023e4:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
400023e8:	e0844007 	add	r4, r4, r7
400023ec:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
400023f0:	e0855001 	add	r5, r5, r1
400023f4:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
400023f8:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
400023fc:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002400:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40002404:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002408:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
4000240c:	e2422001 	sub	r2, r2, #1
40002410:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
40002414:	e5d00000 	ldrb	r0, [r0]
40002418:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
4000241c:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002420:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40002424:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40002428:	e5d33001 	ldrb	r3, [r3, #1]
4000242c:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002430:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
40002434:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
40002438:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
4000243c:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
40002440:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002444:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002448:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
4000244c:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
40002450:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002454:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002458:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
4000245c:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002460:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002464:	03a02000 	moveq	r2, #0
40002468:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000246c:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002470:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002474:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002478:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000247c:	03a03000 	moveq	r3, #0
40002480:	13e03000 	mvnne	r3, #0
40002484:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002488:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
4000248c:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002490:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
40002494:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002498:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
4000249c:	e0258995 	mla	r5, r5, r9, r8
400024a0:	e59a8000 	ldr	r8, [sl]
400024a4:	e1a05085 	lsl	r5, r5, #1
400024a8:	e18820b5 	strh	r2, [r8, r5]
400024ac:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024b0:	e08a8285 	add	r8, sl, r5, lsl #5
400024b4:	e59a5000 	ldr	r5, [sl]
400024b8:	e5988014 	ldr	r8, [r8, #20]
400024bc:	e0280998 	mla	r8, r8, r9, r0
400024c0:	e1a08088 	lsl	r8, r8, #1
400024c4:	e18520b8 	strh	r2, [r5, r8]
400024c8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024cc:	e08a8285 	add	r8, sl, r5, lsl #5
400024d0:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400024d4:	e5988014 	ldr	r8, [r8, #20]
400024d8:	e0285998 	mla	r8, r8, r9, r5
400024dc:	e59a5000 	ldr	r5, [sl]
400024e0:	e1a08088 	lsl	r8, r8, #1
400024e4:	e18520b8 	strh	r2, [r5, r8]
400024e8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024ec:	e08a8285 	add	r8, sl, r5, lsl #5
400024f0:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
400024f4:	e5988014 	ldr	r8, [r8, #20]
400024f8:	e0285798 	mla	r8, r8, r7, r5
400024fc:	e59a5000 	ldr	r5, [sl]
40002500:	e1a08088 	lsl	r8, r8, #1
40002504:	e18520b8 	strh	r2, [r5, r8]
40002508:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000250c:	e08a8285 	add	r8, sl, r5, lsl #5
40002510:	e59a5000 	ldr	r5, [sl]
40002514:	e5988014 	ldr	r8, [r8, #20]
40002518:	e0280798 	mla	r8, r8, r7, r0
4000251c:	e1a08088 	lsl	r8, r8, #1
40002520:	e18520b8 	strh	r2, [r5, r8]
40002524:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002528:	e08a8285 	add	r8, sl, r5, lsl #5
4000252c:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002530:	e5988014 	ldr	r8, [r8, #20]
40002534:	e0285798 	mla	r8, r8, r7, r5
40002538:	e59a5000 	ldr	r5, [sl]
4000253c:	e1a08088 	lsl	r8, r8, #1
40002540:	e18520b8 	strh	r2, [r5, r8]
40002544:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002548:	e08a8285 	add	r8, sl, r5, lsl #5
4000254c:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002550:	e5988014 	ldr	r8, [r8, #20]
40002554:	e0285198 	mla	r8, r8, r1, r5
40002558:	e2855003 	add	r5, r5, #3
4000255c:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
40002560:	e59a5000 	ldr	r5, [sl]
40002564:	e1a08088 	lsl	r8, r8, #1
40002568:	e18520b8 	strh	r2, [r5, r8]
4000256c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002570:	e08a8285 	add	r8, sl, r5, lsl #5
40002574:	e59a5000 	ldr	r5, [sl]
40002578:	e5988014 	ldr	r8, [r8, #20]
4000257c:	e0280198 	mla	r8, r8, r1, r0
40002580:	e2800003 	add	r0, r0, #3
40002584:	e1a08088 	lsl	r8, r8, #1
40002588:	e18520b8 	strh	r2, [r5, r8]
4000258c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002590:	e08a8285 	add	r8, sl, r5, lsl #5
40002594:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002598:	e5988014 	ldr	r8, [r8, #20]
4000259c:	e0285198 	mla	r8, r8, r1, r5
400025a0:	e2855003 	add	r5, r5, #3
400025a4:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
400025a8:	e59a5000 	ldr	r5, [sl]
400025ac:	e1a08088 	lsl	r8, r8, #1
400025b0:	e18520b8 	strh	r2, [r5, r8]
400025b4:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025b8:	e59a8000 	ldr	r8, [sl]
400025bc:	e08a2282 	add	r2, sl, r2, lsl #5
400025c0:	e5922014 	ldr	r2, [r2, #20]
400025c4:	e0226992 	mla	r2, r2, r9, r6
400025c8:	e1a02082 	lsl	r2, r2, #1
400025cc:	e18830b2 	strh	r3, [r8, r2]
400025d0:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025d4:	e59a8000 	ldr	r8, [sl]
400025d8:	e08a2282 	add	r2, sl, r2, lsl #5
400025dc:	e5922014 	ldr	r2, [r2, #20]
400025e0:	e0224992 	mla	r2, r2, r9, r4
400025e4:	e1a02082 	lsl	r2, r2, #1
400025e8:	e18830b2 	strh	r3, [r8, r2]
400025ec:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025f0:	e59a8000 	ldr	r8, [sl]
400025f4:	e08a2282 	add	r2, sl, r2, lsl #5
400025f8:	e5922014 	ldr	r2, [r2, #20]
400025fc:	e022c992 	mla	r2, r2, r9, ip
40002600:	e1a02082 	lsl	r2, r2, #1
40002604:	e18830b2 	strh	r3, [r8, r2]
40002608:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000260c:	e59a8000 	ldr	r8, [sl]
40002610:	e08a2282 	add	r2, sl, r2, lsl #5
40002614:	e5922014 	ldr	r2, [r2, #20]
40002618:	e0226792 	mla	r2, r2, r7, r6
4000261c:	e1a02082 	lsl	r2, r2, #1
40002620:	e18830b2 	strh	r3, [r8, r2]
40002624:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002628:	e59a8000 	ldr	r8, [sl]
4000262c:	e08a2282 	add	r2, sl, r2, lsl #5
40002630:	e5922014 	ldr	r2, [r2, #20]
40002634:	e0224792 	mla	r2, r2, r7, r4
40002638:	e1a02082 	lsl	r2, r2, #1
4000263c:	e18830b2 	strh	r3, [r8, r2]
40002640:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002644:	e59a8000 	ldr	r8, [sl]
40002648:	e08a2282 	add	r2, sl, r2, lsl #5
4000264c:	e5922014 	ldr	r2, [r2, #20]
40002650:	e022c792 	mla	r2, r2, r7, ip
40002654:	e1a02082 	lsl	r2, r2, #1
40002658:	e18830b2 	strh	r3, [r8, r2]
4000265c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002660:	e59a8000 	ldr	r8, [sl]
40002664:	e08a2282 	add	r2, sl, r2, lsl #5
40002668:	e5922014 	ldr	r2, [r2, #20]
4000266c:	e0226192 	mla	r2, r2, r1, r6
40002670:	e2866003 	add	r6, r6, #3
40002674:	e1a02082 	lsl	r2, r2, #1
40002678:	e18830b2 	strh	r3, [r8, r2]
4000267c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002680:	e59a8000 	ldr	r8, [sl]
40002684:	e08a2282 	add	r2, sl, r2, lsl #5
40002688:	e5922014 	ldr	r2, [r2, #20]
4000268c:	e0224192 	mla	r2, r2, r1, r4
40002690:	e2844003 	add	r4, r4, #3
40002694:	e1a02082 	lsl	r2, r2, #1
40002698:	e18830b2 	strh	r3, [r8, r2]
4000269c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400026a0:	e59a8000 	ldr	r8, [sl]
400026a4:	e08a2282 	add	r2, sl, r2, lsl #5
400026a8:	e5922014 	ldr	r2, [r2, #20]
400026ac:	e022c192 	mla	r2, r2, r1, ip
400026b0:	e28cc003 	add	ip, ip, #3
400026b4:	e1a02082 	lsl	r2, r2, #1
400026b8:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400026bc:	1affff60 	bne	40002444 <Lcd_Printf.constprop.0+0x248>
400026c0:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
400026c4:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
400026c8:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
400026cc:	e2877003 	add	r7, r7, #3
400026d0:	e2811003 	add	r1, r1, #3
400026d4:	e2888002 	add	r8, r8, #2
400026d8:	e158000c 	cmp	r8, ip
400026dc:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
400026e0:	1affff46 	bne	40002400 <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400026e4:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400026e8:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400026ec:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400026f0:	e28cc030 	add	ip, ip, #48	; 0x30
400026f4:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400026f8:	e3550000 	cmp	r5, #0
400026fc:	1afffee3 	bne	40002290 <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40002700:	e24bd028 	sub	sp, fp, #40	; 0x28
40002704:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002708:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
4000270c:	e24b3f55 	sub	r3, fp, #340	; 0x154
40002710:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
40002714:	e3a0c001 	mov	ip, #1
40002718:	e5940000 	ldr	r0, [r4]
4000271c:	e5941004 	ldr	r1, [r4, #4]
40002720:	e24b4f53 	sub	r4, fp, #332	; 0x14c
40002724:	e0875205 	add	r5, r7, r5, lsl #4
40002728:	e284900f 	add	r9, r4, #15
4000272c:	e2448001 	sub	r8, r4, #1
40002730:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
40002734:	e8a30003 	stmia	r3!, {r0, r1}
40002738:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
4000273c:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
40002740:	e2877002 	add	r7, r7, #2
40002744:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
40002748:	e5951004 	ldr	r1, [r5, #4]
4000274c:	e5952008 	ldr	r2, [r5, #8]
40002750:	e595300c 	ldr	r3, [r5, #12]
40002754:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
40002758:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
4000275c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002760:	e5950010 	ldr	r0, [r5, #16]
40002764:	e5951014 	ldr	r1, [r5, #20]
40002768:	e5952018 	ldr	r2, [r5, #24]
4000276c:	e595301c 	ldr	r3, [r5, #28]
40002770:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002774:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002778:	e085500c 	add	r5, r5, ip
4000277c:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
40002780:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
40002784:	e24b0f55 	sub	r0, fp, #340	; 0x154
40002788:	e2406001 	sub	r6, r0, #1
4000278c:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
40002790:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002794:	e24c5001 	sub	r5, ip, #1
40002798:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
4000279c:	e28c4001 	add	r4, ip, #1
400027a0:	e5f78001 	ldrb	r8, [r7, #1]!
400027a4:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
400027a8:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400027ac:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400027b0:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400027b4:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400027b8:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400027bc:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400027c0:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400027c4:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400027c8:	03a03000 	moveq	r3, #0
400027cc:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400027d0:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400027d4:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400027d8:	e0270597 	mla	r7, r7, r5, r0
400027dc:	e1a07087 	lsl	r7, r7, #1
400027e0:	e18830b7 	strh	r3, [r8, r7]
400027e4:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027e8:	e59a8000 	ldr	r8, [sl]
400027ec:	e08a7287 	add	r7, sl, r7, lsl #5
400027f0:	e5977014 	ldr	r7, [r7, #20]
400027f4:	e0271597 	mla	r7, r7, r5, r1
400027f8:	e1a07087 	lsl	r7, r7, #1
400027fc:	e18830b7 	strh	r3, [r8, r7]
40002800:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002804:	e59a8000 	ldr	r8, [sl]
40002808:	e08a7287 	add	r7, sl, r7, lsl #5
4000280c:	e5977014 	ldr	r7, [r7, #20]
40002810:	e0272597 	mla	r7, r7, r5, r2
40002814:	e1a07087 	lsl	r7, r7, #1
40002818:	e18830b7 	strh	r3, [r8, r7]
4000281c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002820:	e59a8000 	ldr	r8, [sl]
40002824:	e08a7287 	add	r7, sl, r7, lsl #5
40002828:	e5977014 	ldr	r7, [r7, #20]
4000282c:	e0270c97 	mla	r7, r7, ip, r0
40002830:	e1a07087 	lsl	r7, r7, #1
40002834:	e18830b7 	strh	r3, [r8, r7]
40002838:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000283c:	e59a8000 	ldr	r8, [sl]
40002840:	e08a7287 	add	r7, sl, r7, lsl #5
40002844:	e5977014 	ldr	r7, [r7, #20]
40002848:	e0271c97 	mla	r7, r7, ip, r1
4000284c:	e1a07087 	lsl	r7, r7, #1
40002850:	e18830b7 	strh	r3, [r8, r7]
40002854:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002858:	e59a8000 	ldr	r8, [sl]
4000285c:	e08a7287 	add	r7, sl, r7, lsl #5
40002860:	e5977014 	ldr	r7, [r7, #20]
40002864:	e0272c97 	mla	r7, r7, ip, r2
40002868:	e1a07087 	lsl	r7, r7, #1
4000286c:	e18830b7 	strh	r3, [r8, r7]
40002870:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002874:	e59a8000 	ldr	r8, [sl]
40002878:	e08a7287 	add	r7, sl, r7, lsl #5
4000287c:	e5977014 	ldr	r7, [r7, #20]
40002880:	e0270497 	mla	r7, r7, r4, r0
40002884:	e2800003 	add	r0, r0, #3
40002888:	e1a07087 	lsl	r7, r7, #1
4000288c:	e18830b7 	strh	r3, [r8, r7]
40002890:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002894:	e59a8000 	ldr	r8, [sl]
40002898:	e08a7287 	add	r7, sl, r7, lsl #5
4000289c:	e5977014 	ldr	r7, [r7, #20]
400028a0:	e0271497 	mla	r7, r7, r4, r1
400028a4:	e2811003 	add	r1, r1, #3
400028a8:	e1a07087 	lsl	r7, r7, #1
400028ac:	e18830b7 	strh	r3, [r8, r7]
400028b0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400028b4:	e59a8000 	ldr	r8, [sl]
400028b8:	e08a7287 	add	r7, sl, r7, lsl #5
400028bc:	e5977014 	ldr	r7, [r7, #20]
400028c0:	e0272497 	mla	r7, r7, r4, r2
400028c4:	e2822003 	add	r2, r2, #3
400028c8:	e1a07087 	lsl	r7, r7, #1
400028cc:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400028d0:	1affffb5 	bne	400027ac <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400028d4:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
400028d8:	e28cc003 	add	ip, ip, #3
400028dc:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
400028e0:	e1540005 	cmp	r4, r5
400028e4:	1affffa5 	bne	40002780 <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400028e8:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400028ec:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400028f0:	e2844018 	add	r4, r4, #24
400028f4:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
400028f8:	eafffe61 	b	40002284 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400028fc:	e3530001 	cmp	r3, #1
40002900:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40002904:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40002908:	13a04d71 	movne	r4, #7232	; 0x1c40
4000290c:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40002910:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
40002914:	e0842282 	add	r2, r4, r2, lsl #5
40002918:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000291c:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002920:	e1a06286 	lsl	r6, r6, #5
40002924:	e0800100 	add	r0, r0, r0, lsl #2
40002928:	e24b5f53 	sub	r5, fp, #332	; 0x14c
4000292c:	e0611181 	rsb	r1, r1, r1, lsl #3
40002930:	e1a0c005 	mov	ip, r5
40002934:	e0840380 	add	r0, r4, r0, lsl #7
40002938:	e0882002 	add	r2, r8, r2
4000293c:	e0861381 	add	r1, r6, r1, lsl #7
40002940:	e0804283 	add	r4, r0, r3, lsl #5
40002944:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
40002948:	e0887001 	add	r7, r8, r1
4000294c:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40002950:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002954:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40002958:	e1a07006 	mov	r7, r6
4000295c:	e2866010 	add	r6, r6, #16
40002960:	e5941004 	ldr	r1, [r4, #4]
40002964:	e5942008 	ldr	r2, [r4, #8]
40002968:	e594300c 	ldr	r3, [r4, #12]
4000296c:	f4676a0f 	vld1.8	{d22-d23}, [r7]
40002970:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002974:	e5940010 	ldr	r0, [r4, #16]
40002978:	e5941014 	ldr	r1, [r4, #20]
4000297c:	e5942018 	ldr	r2, [r4, #24]
40002980:	e594301c 	ldr	r3, [r4, #28]
40002984:	f4664a0f 	vld1.8	{d20-d21}, [r6]
40002988:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000298c:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002990:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002994:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002998:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
4000299c:	f26221fa 	vorr	q9, q9, q13
400029a0:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400029a4:	f26221f6 	vorr	q9, q9, q11
400029a8:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
400029ac:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
400029b0:	f26001f4 	vorr	q8, q8, q10
400029b4:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
400029b8:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
400029bc:	eafffe7c 	b	400023b4 <Lcd_Printf.constprop.0+0x1b8>

400029c0 <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
400029c0:	e12fff1e 	bx	lr

400029c4 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400029c4:	e3a03903 	mov	r3, #49152	; 0xc000
400029c8:	e3413003 	movt	r3, #4099	; 0x1003
400029cc:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400029d0:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400029d4:	e3c22001 	bic	r2, r2, #1
400029d8:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400029dc:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400029e0:	e3c2200f 	bic	r2, r2, #15
400029e4:	e3822006 	orr	r2, r2, #6
400029e8:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400029ec:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400029f0:	e3822001 	orr	r2, r2, #1
400029f4:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400029f8:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400029fc:	e3c2200f 	bic	r2, r2, #15
40002a00:	e3822004 	orr	r2, r2, #4
40002a04:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002a08:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
40002a0c:	e3a03903 	mov	r3, #49152	; 0xc000
40002a10:	e3413003 	movt	r3, #4099	; 0x1003
40002a14:	e3120001 	tst	r2, #1
40002a18:	1afffffa 	bne	40002a08 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002a1c:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
40002a20:	e3822001 	orr	r2, r2, #1
40002a24:	e5832934 	str	r2, [r3, #2356]	; 0x934
40002a28:	e12fff1e 	bx	lr

40002a2c <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002a2c:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
40002a30:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002a34:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002a38:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002a3c:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
40002a40:	e3c22001 	bic	r2, r2, #1
40002a44:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40002a48:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40002a4c:	e3c2200f 	bic	r2, r2, #15
40002a50:	e3822006 	orr	r2, r2, #6
40002a54:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40002a58:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40002a5c:	e3822001 	orr	r2, r2, #1
40002a60:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40002a64:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40002a68:	e3c2200f 	bic	r2, r2, #15
40002a6c:	e3822004 	orr	r2, r2, #4
40002a70:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002a74:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
40002a78:	e3a02903 	mov	r2, #49152	; 0xc000
40002a7c:	e3412003 	movt	r2, #4099	; 0x1003
40002a80:	e2133001 	ands	r3, r3, #1
40002a84:	1afffffa 	bne	40002a74 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002a88:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a8c:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a90:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a94:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a98:	e3a01545 	mov	r1, #289406976	; 0x11400000
40002a9c:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002aa0:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002aa4:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002aa8:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002aac:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002ab0:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002ab4:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002ab8:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002abc:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002ac0:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002ac4:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002ac8:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002acc:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002ad0:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002ad4:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002ad8:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002adc:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002ae0:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002ae4:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002ae8:	e3a02547 	mov	r2, #297795584	; 0x11c00000
40002aec:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002af0:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002af4:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002af8:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002afc:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002b00:	e1a04824 	lsr	r4, r4, #16
40002b04:	e1a04804 	lsl	r4, r4, #16
40002b08:	e3844c22 	orr	r4, r4, #8704	; 0x2200
40002b0c:	e3844022 	orr	r4, r4, #34	; 0x22
40002b10:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
40002b14:	e5914188 	ldr	r4, [r1, #392]	; 0x188
40002b18:	e1a04824 	lsr	r4, r4, #16
40002b1c:	e1a04804 	lsl	r4, r4, #16
40002b20:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40002b24:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40002b28:	e1a04824 	lsr	r4, r4, #16
40002b2c:	e1a04804 	lsl	r4, r4, #16
40002b30:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
40002b34:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
40002b38:	e1a04824 	lsr	r4, r4, #16
40002b3c:	e1a04804 	lsl	r4, r4, #16
40002b40:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
40002b44:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
40002b48:	e3c440ff 	bic	r4, r4, #255	; 0xff
40002b4c:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002b50:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
40002b54:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
40002b58:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
40002b5c:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002b60:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
40002b64:	e3844080 	orr	r4, r4, #128	; 0x80
40002b68:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002b6c:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
40002b70:	e3c4400f 	bic	r4, r4, #15
40002b74:	e3844002 	orr	r4, r4, #2
40002b78:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002b7c:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
40002b80:	e3844002 	orr	r4, r4, #2
40002b84:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002b88:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002b8c:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
40002b90:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40002b94:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002b98:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002b9c:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002ba0:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40002ba4:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002ba8:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40002bac:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
40002bb0:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40002bb4:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002bb8:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40002bbc:	e3833080 	orr	r3, r3, #128	; 0x80
40002bc0:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002bc4:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
40002bc8:	e3c3300f 	bic	r3, r3, #15
40002bcc:	e3833002 	orr	r3, r3, #2
40002bd0:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40002bd4:	e5923000 	ldr	r3, [r2]
40002bd8:	e3833003 	orr	r3, r3, #3
40002bdc:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
40002be0:	e5923034 	ldr	r3, [r2, #52]	; 0x34
40002be4:	e383301f 	orr	r3, r3, #31
40002be8:	e5823034 	str	r3, [r2, #52]	; 0x34
}
40002bec:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40002bf0:	e12fff1e 	bx	lr

40002bf4 <Lcd_Win_Init_arr>:
void Lcd_Win_Init_arr(int id,int en, WIN_INFO_ST win_arr[5]) // for multi_app0(game)
{
40002bf4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
40002bf8:	e1a04280 	lsl	r4, r0, #5
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
40002bfc:	e792a280 	ldr	sl, [r2, r0, lsl #5]
40002c00:	e2809747 	add	r9, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
40002c04:	e0823004 	add	r3, r2, r4
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
40002c08:	e2899004 	add	r9, r9, #4
40002c0c:	e5935004 	ldr	r5, [r3, #4]
40002c10:	e1a09209 	lsl	r9, r9, #4
40002c14:	e7eaa05a 	ubfx	sl, sl, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
40002c18:	e5937010 	ldr	r7, [r3, #16]
40002c1c:	e593c018 	ldr	ip, [r3, #24]
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);
40002c20:	e2496040 	sub	r6, r9, #64	; 0x40

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
40002c24:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
40002c28:	e5938014 	ldr	r8, [r3, #20]
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
40002c2c:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
40002c30:	e5935008 	ldr	r5, [r3, #8]

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}
void Lcd_Win_Init_arr(int id,int en, WIN_INFO_ST win_arr[5]) // for multi_app0(game)
{
40002c34:	e24dd00c 	sub	sp, sp, #12

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
40002c38:	e589a000 	str	sl, [r9]
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);

	if(id == 0)
40002c3c:	e3500000 	cmp	r0, #0
	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);
40002c40:	e792a280 	ldr	sl, [r2, r0, lsl #5]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
40002c44:	e0652007 	rsb	r2, r5, r7
40002c48:	e002029c 	mul	r2, ip, r2
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);
40002c4c:	e5939008 	ldr	r9, [r3, #8]
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
40002c50:	e0080798 	mul	r8, r8, r7
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);
40002c54:	e08a9009 	add	r9, sl, r9
40002c58:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
40002c5c:	e58d2004 	str	r2, [sp, #4]
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);
40002c60:	e2499001 	sub	r9, r9, #1
40002c64:	e5932004 	ldr	r2, [r3, #4]
40002c68:	e7ea9059 	ubfx	r9, r9, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
40002c6c:	e008089c 	mul	r8, ip, r8
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);
40002c70:	e082700a 	add	r7, r2, sl
	int off_size;
	int page_width;

	fb_size 	= win_arr[id].v_sizex*win_arr[id].v_sizey*win_arr[id].bytes_per_pixel;
	off_size 	= (win_arr[id].v_sizex - win_arr[id].p_sizex) * win_arr[id].bytes_per_pixel;
	page_width 	= win_arr[id].p_sizex * win_arr[id].bytes_per_pixel;
40002c74:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((win_arr[id].posx&0x7ff)<<11)|(win_arr[id].posy&0x7ff);
	winosdnb(id) = (((win_arr[id].posx + win_arr[id].p_sizex-1)&0x7ff)<<11)|((win_arr[id].posy+win_arr[id].p_sizey-1)&0x7ff);
40002c78:	e2477001 	sub	r7, r7, #1
40002c7c:	e7ea7057 	ubfx	r7, r7, #0, #11
40002c80:	e1879589 	orr	r9, r7, r9, lsl #11
40002c84:	e5869044 	str	r9, [r6, #68]	; 0x44

	if(id == 0)
40002c88:	1a000028 	bne	40002d30 <Lcd_Win_Init_arr+0x13c>
	{
		winosdnc(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey)/2;
40002c8c:	e593500c 	ldr	r5, [r3, #12]
40002c90:	e5933008 	ldr	r3, [r3, #8]
40002c94:	e0030593 	mul	r3, r3, r5
40002c98:	e1a030a3 	lsr	r3, r3, #1
40002c9c:	e5863048 	str	r3, [r6, #72]	; 0x48
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002ca0:	e1a07080 	lsl	r7, r0, #1
40002ca4:	e3073258 	movw	r3, #29272	; 0x7258
40002ca8:	e3443001 	movt	r3, #16385	; 0x4001
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002cac:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002cb0:	e280678e 	add	r6, r0, #37224448	; 0x2380000
40002cb4:	e793a107 	ldr	sl, [r3, r7, lsl #2]
40002cb8:	e2866014 	add	r6, r6, #20
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002cbc:	e2809647 	add	r9, r0, #74448896	; 0x4700000
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002cc0:	e1a06186 	lsl	r6, r6, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002cc4:	e7ec2055 	ubfx	r2, r5, #0, #13
40002cc8:	e7ec505c 	ubfx	r5, ip, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002ccc:	e586a000 	str	sl, [r6]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002cd0:	e2899040 	add	r9, r9, #64	; 0x40
	{
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002cd4:	e793c107 	ldr	ip, [r3, r7, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002cd8:	e1852682 	orr	r2, r5, r2, lsl #13

	if(id == 0 || id == 1)
40002cdc:	e3500001 	cmp	r0, #1
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002ce0:	e1a00109 	lsl	r0, r9, #2
	{
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002ce4:	e088c00c 	add	ip, r8, ip
40002ce8:	e586c030 	str	ip, [r6, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002cec:	e5802000 	str	r2, [r0]

	if(id == 0 || id == 1)
40002cf0:	9a000015 	bls	40002d4c <Lcd_Win_Init_arr+0x158>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002cf4:	e3073b60 	movw	r3, #31584	; 0x7b60

	if(en) Macro_Set_Bit(winconn(id),0);
40002cf8:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002cfc:	e3443001 	movt	r3, #16385	; 0x4001
40002d00:	e0834004 	add	r4, r3, r4
40002d04:	e5943020 	ldr	r3, [r4, #32]
40002d08:	e1a03103 	lsl	r3, r3, #2
40002d0c:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40002d10:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40002d14:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
40002d18:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40002d1c:	03c33001 	biceq	r3, r3, #1
40002d20:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40002d24:	e28dd00c 	add	sp, sp, #12
40002d28:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002d2c:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40002d30:	e2405001 	sub	r5, r0, #1
40002d34:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (win_arr[id].p_sizex * win_arr[id].p_sizey);
40002d38:	9593500c 	ldrls	r5, [r3, #12]
40002d3c:	95933008 	ldrls	r3, [r3, #8]
40002d40:	90030593 	mulls	r3, r3, r5
40002d44:	9586304c 	strls	r3, [r6, #76]	; 0x4c
40002d48:	eaffffd4 	b	40002ca0 <Lcd_Win_Init_arr+0xac>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40002d4c:	e2872001 	add	r2, r7, #1
40002d50:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40002d54:	e5862004 	str	r2, [r6, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40002d58:	e7933107 	ldr	r3, [r3, r7, lsl #2]
40002d5c:	e0888003 	add	r8, r8, r3
40002d60:	e5868034 	str	r8, [r6, #52]	; 0x34
40002d64:	eaffffe2 	b	40002cf4 <Lcd_Win_Init_arr+0x100>

40002d68 <Lcd_Win_Init>:
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Win_Init(int id,int en)
{
40002d68:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002d6c:	e3072b60 	movw	r2, #31584	; 0x7b60
40002d70:	e1a04280 	lsl	r4, r0, #5
40002d74:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002d78:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002d7c:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002d80:	e2877004 	add	r7, r7, #4
40002d84:	e593a004 	ldr	sl, [r3, #4]
40002d88:	e1a07207 	lsl	r7, r7, #4
40002d8c:	e5935008 	ldr	r5, [r3, #8]
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Win_Init(int id,int en)
{
40002d90:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002d94:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002d98:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002d9c:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002da0:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002da4:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002da8:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002dac:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002db0:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
40002db4:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002db8:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002dbc:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002dc0:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002dc4:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002dc8:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002dcc:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002dd0:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
40002dd4:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002dd8:	e5936004 	ldr	r6, [r3, #4]
40002ddc:	e086700a 	add	r7, r6, sl
40002de0:	e5936010 	ldr	r6, [r3, #16]
40002de4:	e2477001 	sub	r7, r7, #1
40002de8:	e58d7000 	str	r7, [sp]
40002dec:	e5937008 	ldr	r7, [r3, #8]
40002df0:	e59d5000 	ldr	r5, [sp]
40002df4:	e087a006 	add	sl, r7, r6
40002df8:	e24aa001 	sub	sl, sl, #1
40002dfc:	e7ea7055 	ubfx	r7, r5, #0, #11
40002e00:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002e04:	e18a7587 	orr	r7, sl, r7, lsl #11
40002e08:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40002e0c:	1a000026 	bne	40002eac <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40002e10:	e5923010 	ldr	r3, [r2, #16]
40002e14:	e592500c 	ldr	r5, [r2, #12]
40002e18:	e0030395 	mul	r3, r5, r3
40002e1c:	e1a030a3 	lsr	r3, r3, #1
40002e20:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002e24:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002e28:	e1a08080 	lsl	r8, r0, #1
40002e2c:	e3073258 	movw	r3, #29272	; 0x7258
40002e30:	e3443001 	movt	r3, #16385	; 0x4001
40002e34:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002e38:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002e3c:	e2877014 	add	r7, r7, #20
40002e40:	e7935108 	ldr	r5, [r3, r8, lsl #2]
40002e44:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002e48:	e280a647 	add	sl, r0, #74448896	; 0x4700000
40002e4c:	e7ecc05c 	ubfx	ip, ip, #0, #13
40002e50:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002e54:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002e58:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002e5c:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
40002e60:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002e64:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002e68:	e089c005 	add	ip, r9, r5
40002e6c:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002e70:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
40002e74:	9a000013 	bls	40002ec8 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002e78:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40002e7c:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002e80:	e5923020 	ldr	r3, [r2, #32]
40002e84:	e1a03103 	lsl	r3, r3, #2
40002e88:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40002e8c:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40002e90:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
40002e94:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40002e98:	03c33001 	biceq	r3, r3, #1
40002e9c:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40002ea0:	e28dd00c 	add	sp, sp, #12
40002ea4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002ea8:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40002eac:	e2405001 	sub	r5, r0, #1
40002eb0:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
40002eb4:	95935010 	ldrls	r5, [r3, #16]
40002eb8:	9593300c 	ldrls	r3, [r3, #12]
40002ebc:	90030593 	mulls	r3, r3, r5
40002ec0:	9588304c 	strls	r3, [r8, #76]	; 0x4c
40002ec4:	eaffffd6 	b	40002e24 <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40002ec8:	e288c001 	add	ip, r8, #1
40002ecc:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40002ed0:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40002ed4:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40002ed8:	e0899003 	add	r9, r9, r3
40002edc:	e5879034 	str	r9, [r7, #52]	; 0x34
40002ee0:	eaffffe4 	b	40002e78 <Lcd_Win_Init+0x110>

40002ee4 <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002ee4:	e3073b60 	movw	r3, #31584	; 0x7b60
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40002ee8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002eec:	e3443001 	movt	r3, #16385	; 0x4001
40002ef0:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
40002ef4:	e593c000 	ldr	ip, [r3]
40002ef8:	e0833284 	add	r3, r3, r4, lsl #5
40002efc:	e5933014 	ldr	r3, [r3, #20]
40002f00:	e0210193 	mla	r1, r3, r1, r0
40002f04:	e1a03081 	lsl	r3, r1, #1
40002f08:	e18c20b3 	strh	r2, [ip, r3]
}
40002f0c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40002f10:	e12fff1e 	bx	lr

40002f14 <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002f14:	e3073b60 	movw	r3, #31584	; 0x7b60
40002f18:	e3443001 	movt	r3, #16385	; 0x4001
40002f1c:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002f20:	e5932000 	ldr	r2, [r3]
40002f24:	e083328c 	add	r3, r3, ip, lsl #5
40002f28:	e5933014 	ldr	r3, [r3, #20]
40002f2c:	e0210193 	mla	r1, r3, r1, r0
40002f30:	e1a03081 	lsl	r3, r1, #1
40002f34:	e19200b3 	ldrh	r0, [r2, r3]
}
40002f38:	e12fff1e 	bx	lr

40002f3c <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002f3c:	e3073b60 	movw	r3, #31584	; 0x7b60
40002f40:	e3443001 	movt	r3, #16385	; 0x4001
40002f44:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002f48:	e5932000 	ldr	r2, [r3]
40002f4c:	e083328c 	add	r3, r3, ip, lsl #5
40002f50:	e5933014 	ldr	r3, [r3, #20]
40002f54:	e0200193 	mla	r0, r3, r1, r0
}
40002f58:	e0820080 	add	r0, r2, r0, lsl #1
40002f5c:	e12fff1e 	bx	lr

40002f60 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002f60:	e3071b60 	movw	r1, #31584	; 0x7b60
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
40002f64:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002f68:	e3441001 	movt	r1, #16385	; 0x4001
40002f6c:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002f70:	e0812282 	add	r2, r1, r2, lsl #5
40002f74:	e5923018 	ldr	r3, [r2, #24]
40002f78:	e3530000 	cmp	r3, #0
40002f7c:	0a000017 	beq	40002fe0 <Lcd_Clr_Screen+0x80>
40002f80:	e5922014 	ldr	r2, [r2, #20]
40002f84:	e3a04000 	mov	r4, #0
40002f88:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002f8c:	e1a05004 	mov	r5, r4
40002f90:	e3520000 	cmp	r2, #0
40002f94:	0a00000d 	beq	40002fd0 <Lcd_Clr_Screen+0x70>
40002f98:	e3a00000 	mov	r0, #0
40002f9c:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fa0:	e0220294 	mla	r2, r4, r2, r0
40002fa4:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002fa8:	e2833001 	add	r3, r3, #1
40002fac:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fb0:	e1a02082 	lsl	r2, r2, #1
40002fb4:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002fb8:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002fbc:	e081c28c 	add	ip, r1, ip, lsl #5
40002fc0:	e59c2014 	ldr	r2, [ip, #20]
40002fc4:	e1530002 	cmp	r3, r2
40002fc8:	3afffff4 	bcc	40002fa0 <Lcd_Clr_Screen+0x40>
40002fcc:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002fd0:	e2866001 	add	r6, r6, #1
40002fd4:	e1560003 	cmp	r6, r3
40002fd8:	e1a04006 	mov	r4, r6
40002fdc:	3affffeb 	bcc	40002f90 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40002fe0:	e8bd0070 	pop	{r4, r5, r6}
40002fe4:	e12fff1e 	bx	lr

40002fe8 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002fe8:	e3071b60 	movw	r1, #31584	; 0x7b60
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40002fec:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002ff0:	e3441001 	movt	r1, #16385	; 0x4001
40002ff4:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002ff8:	e0812282 	add	r2, r1, r2, lsl #5
40002ffc:	e5923018 	ldr	r3, [r2, #24]
40003000:	e3530000 	cmp	r3, #0
40003004:	0a000017 	beq	40003068 <Lcd_Draw_Back_Color+0x80>
40003008:	e5922014 	ldr	r2, [r2, #20]
4000300c:	e3a04000 	mov	r4, #0
40003010:	e6ff5070 	uxth	r5, r0
40003014:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003018:	e3520000 	cmp	r2, #0
4000301c:	0a00000d 	beq	40003058 <Lcd_Draw_Back_Color+0x70>
40003020:	e3a00000 	mov	r0, #0
40003024:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003028:	e0220294 	mla	r2, r4, r2, r0
4000302c:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003030:	e2833001 	add	r3, r3, #1
40003034:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003038:	e1a02082 	lsl	r2, r2, #1
4000303c:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003040:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003044:	e081c28c 	add	ip, r1, ip, lsl #5
40003048:	e59c2014 	ldr	r2, [ip, #20]
4000304c:	e1530002 	cmp	r3, r2
40003050:	3afffff4 	bcc	40003028 <Lcd_Draw_Back_Color+0x40>
40003054:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003058:	e2866001 	add	r6, r6, #1
4000305c:	e1560003 	cmp	r6, r3
40003060:	e1a04006 	mov	r4, r6
40003064:	3affffeb 	bcc	40003018 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40003068:	e8bd0070 	pop	{r4, r5, r6}
4000306c:	e12fff1e 	bx	lr

40003070 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40003070:	e1d230b0 	ldrh	r3, [r2]
40003074:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40003078:	e1d230b2 	ldrh	r3, [r2, #2]
4000307c:	e5813000 	str	r3, [r1]
40003080:	e12fff1e 	bx	lr

40003084 <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003084:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003088:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
4000308c:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003090:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003094:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40003098:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
4000309c:	0a00001e 	beq	4000311c <Lcd_Draw_BMP+0x98>
400030a0:	e307cb60 	movw	ip, #31584	; 0x7b60
400030a4:	e1a03087 	lsl	r3, r7, #1
400030a8:	e344c001 	movt	ip, #16385	; 0x4001
400030ac:	e3a09000 	mov	r9, #0
400030b0:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
400030b4:	e3570000 	cmp	r7, #0
400030b8:	0a000012 	beq	40003108 <Lcd_Draw_BMP+0x84>
400030bc:	e59d400c 	ldr	r4, [sp, #12]
400030c0:	e1a01002 	mov	r1, r2
400030c4:	e3a03000 	mov	r3, #0
400030c8:	e58d2004 	str	r2, [sp, #4]
400030cc:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400030d0:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
400030d4:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
400030d8:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
400030dc:	e2833001 	add	r3, r3, #1
400030e0:	e1570003 	cmp	r7, r3
400030e4:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400030e8:	e08c6282 	add	r6, ip, r2, lsl #5
400030ec:	e5966014 	ldr	r6, [r6, #20]
400030f0:	e0255896 	mla	r5, r6, r8, r5
400030f4:	e59c6000 	ldr	r6, [ip]
400030f8:	e1a05085 	lsl	r5, r5, #1
400030fc:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003100:	cafffff2 	bgt	400030d0 <Lcd_Draw_BMP+0x4c>
40003104:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003108:	e2899001 	add	r9, r9, #1
4000310c:	e59d3008 	ldr	r3, [sp, #8]
40003110:	e15a0009 	cmp	sl, r9
40003114:	e0822003 	add	r2, r2, r3
40003118:	caffffe5 	bgt	400030b4 <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
4000311c:	e28dd014 	add	sp, sp, #20
40003120:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003124:	e12fff1e 	bx	lr

40003128 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40003128:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
4000312c:	e24dd00c 	sub	sp, sp, #12
40003130:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003134:	e35a0000 	cmp	sl, #0
40003138:	da00001a 	ble	400031a8 <Lcd_Draw_Image+0x80>
4000313c:	e307cb60 	movw	ip, #31584	; 0x7b60
40003140:	e1a09083 	lsl	r9, r3, #1
40003144:	e08aa001 	add	sl, sl, r1
40003148:	e2428002 	sub	r8, r2, #2
4000314c:	e344c001 	movt	ip, #16385	; 0x4001
40003150:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40003154:	e3530000 	cmp	r3, #0
40003158:	da00000e 	ble	40003198 <Lcd_Draw_Image+0x70>
4000315c:	e1a02000 	mov	r2, r0
40003160:	e1a04008 	mov	r4, r8
40003164:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003168:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
4000316c:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003170:	e08c5283 	add	r5, ip, r3, lsl #5
40003174:	e59c3000 	ldr	r3, [ip]
40003178:	e5955014 	ldr	r5, [r5, #20]
4000317c:	e0252195 	mla	r5, r5, r1, r2
40003180:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003184:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003188:	e1a05085 	lsl	r5, r5, #1
4000318c:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003190:	1afffff4 	bne	40003168 <Lcd_Draw_Image+0x40>
40003194:	e59d3004 	ldr	r3, [sp, #4]
40003198:	e2811001 	add	r1, r1, #1
4000319c:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
400031a0:	e151000a 	cmp	r1, sl
400031a4:	1affffea 	bne	40003154 <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
400031a8:	e28dd00c 	add	sp, sp, #12
400031ac:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400031b0:	e12fff1e 	bx	lr

400031b4 <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
400031b4:	e0812080 	add	r2, r1, r0, lsl #1
400031b8:	e3073258 	movw	r3, #29272	; 0x7258
400031bc:	e3443001 	movt	r3, #16385	; 0x4001
400031c0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
400031c4:	e3073b60 	movw	r3, #31584	; 0x7b60
400031c8:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
400031cc:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
400031d0:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
400031d4:	e58310a8 	str	r1, [r3, #168]	; 0xa8
400031d8:	e12fff1e 	bx	lr

400031dc <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
400031dc:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
400031e0:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
400031e4:	e2833008 	add	r3, r3, #8
400031e8:	e1a03103 	lsl	r3, r3, #2
400031ec:	e5932000 	ldr	r2, [r3]
400031f0:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
400031f4:	13822601 	orrne	r2, r2, #1048576	; 0x100000
400031f8:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
400031fc:	e3073b60 	movw	r3, #31584	; 0x7b60
40003200:	e3443001 	movt	r3, #16385	; 0x4001
40003204:	e0833100 	add	r3, r3, r0, lsl #2
40003208:	e58310b0 	str	r1, [r3, #176]	; 0xb0
4000320c:	e12fff1e 	bx	lr

40003210 <absf>:
}

__inline double absf(double data)
{
40003210:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40003214:	eef50bc0 	vcmpe.f64	d16, #0.0
40003218:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000321c:	bef11b60 	vneglt.f64	d17, d16
40003220:	bc510b31 	vmovlt	r0, r1, d17
40003224:	ac510b30 	vmovge	r0, r1, d16
}
40003228:	e12fff1e 	bx	lr

4000322c <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
4000322c:	e3a03545 	mov	r3, #289406976	; 0x11400000
40003230:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40003234:	e3c2200f 	bic	r2, r2, #15
40003238:	e3822001 	orr	r2, r2, #1
4000323c:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40003240:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40003244:	e3822001 	orr	r2, r2, #1
40003248:	e58320a4 	str	r2, [r3, #164]	; 0xa4
4000324c:	e12fff1e 	bx	lr

40003250 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003250:	e1a0c00d 	mov	ip, sp
40003254:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003258:	e24cb004 	sub	fp, ip, #4
4000325c:	e24dd01c 	sub	sp, sp, #28
40003260:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003264:	e3060edc 	movw	r0, #28380	; 0x6edc

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003268:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
4000326c:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003270:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003274:	e5d2600b 	ldrb	r6, [r2, #11]
40003278:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000327c:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003280:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003284:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003288:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
4000328c:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003290:	e0855406 	add	r5, r5, r6, lsl #8
40003294:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003298:	e0877804 	add	r7, r7, r4, lsl #16
4000329c:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400032a0:	e5d2e018 	ldrb	lr, [r2, #24]
400032a4:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400032a8:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400032ac:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400032b0:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400032b4:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400032b8:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400032bc:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400032c0:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400032c4:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400032c8:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400032cc:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400032d0:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
400032d4:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400032d8:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400032dc:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400032e0:	e1a02009 	mov	r2, r9
400032e4:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400032e8:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400032ec:	eb0007e9 	bl	40005298 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
400032f0:	e25aa001 	subs	sl, sl, #1
400032f4:	4a000024 	bmi	4000338c <Lcd_Draw_BMP_File_24bpp+0x13c>
400032f8:	e3074b60 	movw	r4, #31584	; 0x7b60
400032fc:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
40003300:	e3570000 	cmp	r7, #0
40003304:	0a00001c 	beq	4000337c <Lcd_Draw_BMP_File_24bpp+0x12c>
40003308:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
4000330c:	e1a03009 	mov	r3, r9
40003310:	e3a02000 	mov	r2, #0
40003314:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
40003318:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000331c:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003320:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003324:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003328:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000332c:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003330:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003334:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
40003338:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000333c:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003340:	e20110fc 	and	r1, r1, #252	; 0xfc
40003344:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003348:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000334c:	e08111a0 	add	r1, r1, r0, lsr #3
40003350:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003354:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003358:	e20000f8 	and	r0, r0, #248	; 0xf8
4000335c:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003360:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
40003364:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003368:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
4000336c:	1affffea 	bne	4000331c <Lcd_Draw_BMP_File_24bpp+0xcc>
40003370:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
40003374:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40003378:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
4000337c:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003380:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003384:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003388:	5affffdc 	bpl	40003300 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
4000338c:	e24bd028 	sub	sp, fp, #40	; 0x28
40003390:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

40003394 <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003394:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003398:	e24dd05c 	sub	sp, sp, #92	; 0x5c
4000339c:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400033a0:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400033a4:	e30e4700 	movw	r4, #59136	; 0xe700

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400033a8:	e1a09001 	mov	r9, r1
400033ac:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400033b0:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
400033b4:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400033b8:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
400033bc:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400033c0:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400033c4:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400033c8:	e30276f0 	movw	r7, #9968	; 0x26f0
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400033cc:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400033d0:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400033d4:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400033d8:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400033dc:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400033e0:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
400033e4:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400033e8:	e28d5030 	add	r5, sp, #48	; 0x30
400033ec:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
400033f0:	e0844082 	add	r4, r4, r2, lsl #1
400033f4:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
400033f8:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
400033fc:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003400:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003404:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003408:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
4000340c:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003410:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003414:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40003418:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000341c:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40003420:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003424:	e3580000 	cmp	r8, #0
40003428:	1a000097 	bne	4000368c <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
4000342c:	e30626e0 	movw	r2, #26336	; 0x66e0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003430:	e3530001 	cmp	r3, #1
40003434:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003438:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
4000343c:	13a04d5b 	movne	r4, #5824	; 0x16c0
40003440:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003444:	e0820001 	add	r0, r2, r1
40003448:	e0841281 	add	r1, r4, r1, lsl #5
4000344c:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40003450:	e2872e57 	add	r2, r7, #1392	; 0x570
40003454:	e2822008 	add	r2, r2, #8
40003458:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000345c:	e0822001 	add	r2, r2, r1
40003460:	e1a0400a 	mov	r4, sl
40003464:	e0800100 	add	r0, r0, r0, lsl #2
40003468:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
4000346c:	e0875380 	add	r5, r7, r0, lsl #7
40003470:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003474:	e0855283 	add	r5, r5, r3, lsl #5
40003478:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
4000347c:	e5951004 	ldr	r1, [r5, #4]
40003480:	e5952008 	ldr	r2, [r5, #8]
40003484:	e595300c 	ldr	r3, [r5, #12]
40003488:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
4000348c:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003490:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003494:	e5950010 	ldr	r0, [r5, #16]
40003498:	e5951014 	ldr	r1, [r5, #20]
4000349c:	e5952018 	ldr	r2, [r5, #24]
400034a0:	e595301c 	ldr	r3, [r5, #28]
400034a4:	f26221f6 	vorr	q9, q9, q11
400034a8:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
400034ac:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
400034b0:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400034b4:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
400034b8:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
400034bc:	f26001f4 	vorr	q8, q8, q10
400034c0:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
400034c4:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
400034c8:	e28d4037 	add	r4, sp, #55	; 0x37
400034cc:	e3073b60 	movw	r3, #31584	; 0x7b60
400034d0:	e1a0218c 	lsl	r2, ip, #3
400034d4:	e58d4000 	str	r4, [sp]
400034d8:	e3443001 	movt	r3, #16385	; 0x4001
400034dc:	e58da028 	str	sl, [sp, #40]	; 0x28
400034e0:	e1a0400a 	mov	r4, sl
400034e4:	e28d1058 	add	r1, sp, #88	; 0x58
400034e8:	e58d9010 	str	r9, [sp, #16]
400034ec:	e58d1004 	str	r1, [sp, #4]
400034f0:	e58d201c 	str	r2, [sp, #28]
400034f4:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
400034f8:	e28d102f 	add	r1, sp, #47	; 0x2f
400034fc:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40003500:	e5d44000 	ldrb	r4, [r4]
40003504:	e5d22001 	ldrb	r2, [r2, #1]
40003508:	e58d100c 	str	r1, [sp, #12]
4000350c:	e58d4020 	str	r4, [sp, #32]
40003510:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003514:	e5f1a001 	ldrb	sl, [r1, #1]!
40003518:	e59d2020 	ldr	r2, [sp, #32]
4000351c:	e59d8018 	ldr	r8, [sp, #24]
40003520:	e59d4014 	ldr	r4, [sp, #20]
40003524:	e11a0002 	tst	sl, r2
40003528:	e58d100c 	str	r1, [sp, #12]
4000352c:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40003530:	e3560000 	cmp	r6, #0
40003534:	da00001d 	ble	400035b0 <Lcd_Han_Putch+0x21c>
40003538:	e58da008 	str	sl, [sp, #8]
4000353c:	e3a07000 	mov	r7, #0
40003540:	e59da010 	ldr	sl, [sp, #16]
40003544:	e6ff8078 	uxth	r8, r8
40003548:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
4000354c:	e35c0000 	cmp	ip, #0
40003550:	da00000f 	ble	40003594 <Lcd_Han_Putch+0x200>
40003554:	e3a01000 	mov	r1, #0
40003558:	e087700a 	add	r7, r7, sl
4000355c:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003560:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003564:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003568:	e2822001 	add	r2, r2, #1
4000356c:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003570:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003574:	e152000c 	cmp	r2, ip
40003578:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000357c:	e5944014 	ldr	r4, [r4, #20]
40003580:	e0200794 	mla	r0, r4, r7, r0
40003584:	e5934000 	ldr	r4, [r3]
40003588:	e1a00080 	lsl	r0, r0, #1
4000358c:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003590:	bafffff2 	blt	40003560 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003594:	e2899001 	add	r9, r9, #1
40003598:	e6ef9079 	uxtb	r9, r9
4000359c:	e1590006 	cmp	r9, r6
400035a0:	e1a07009 	mov	r7, r9
400035a4:	baffffe8 	blt	4000354c <Lcd_Han_Putch+0x1b8>
400035a8:	e59da008 	ldr	sl, [sp, #8]
400035ac:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400035b0:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
400035b4:	e59d9018 	ldr	r9, [sp, #24]
400035b8:	e11a0001 	tst	sl, r1
400035bc:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
400035c0:	e3560000 	cmp	r6, #0
400035c4:	da00001f 	ble	40003648 <Lcd_Han_Putch+0x2b4>
400035c8:	e59d101c 	ldr	r1, [sp, #28]
400035cc:	e3a07000 	mov	r7, #0
400035d0:	e1a0a007 	mov	sl, r7
400035d4:	e58d5008 	str	r5, [sp, #8]
400035d8:	e6ff9079 	uxth	r9, r9
400035dc:	e0858001 	add	r8, r5, r1
400035e0:	e1a05007 	mov	r5, r7
400035e4:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
400035e8:	e35c0000 	cmp	ip, #0
400035ec:	da00000f 	ble	40003630 <Lcd_Han_Putch+0x29c>
400035f0:	e3a01000 	mov	r1, #0
400035f4:	e0855007 	add	r5, r5, r7
400035f8:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400035fc:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
40003600:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003604:	e2822001 	add	r2, r2, #1
40003608:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000360c:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003610:	e15c0002 	cmp	ip, r2
40003614:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003618:	e5944014 	ldr	r4, [r4, #20]
4000361c:	e0200594 	mla	r0, r4, r5, r0
40003620:	e5934000 	ldr	r4, [r3]
40003624:	e1a00080 	lsl	r0, r0, #1
40003628:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000362c:	cafffff2 	bgt	400035fc <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003630:	e28aa001 	add	sl, sl, #1
40003634:	e6efa07a 	uxtb	sl, sl
40003638:	e156000a 	cmp	r6, sl
4000363c:	e1a0500a 	mov	r5, sl
40003640:	caffffe8 	bgt	400035e8 <Lcd_Han_Putch+0x254>
40003644:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003648:	e59d100c 	ldr	r1, [sp, #12]
4000364c:	e085500c 	add	r5, r5, ip
40003650:	e59d2000 	ldr	r2, [sp]
40003654:	e1510002 	cmp	r1, r2
40003658:	1affffad 	bne	40003514 <Lcd_Han_Putch+0x180>
4000365c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40003660:	e59d2004 	ldr	r2, [sp, #4]
40003664:	e59d1010 	ldr	r1, [sp, #16]
40003668:	e2844002 	add	r4, r4, #2
4000366c:	e1540002 	cmp	r4, r2
40003670:	e58d4028 	str	r4, [sp, #40]	; 0x28
40003674:	e0811006 	add	r1, r1, r6
40003678:	e58d1010 	str	r1, [sp, #16]
4000367c:	1affff9c 	bne	400034f4 <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003680:	e28dd05c 	add	sp, sp, #92	; 0x5c
40003684:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003688:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
4000368c:	e30606e0 	movw	r0, #26336	; 0x66e0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003690:	e3530001 	cmp	r3, #1
40003694:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003698:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
4000369c:	13a04d71 	movne	r4, #7232	; 0x1c40
400036a0:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400036a4:	e0800001 	add	r0, r0, r1
400036a8:	e1a08288 	lsl	r8, r8, #5
400036ac:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
400036b0:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400036b4:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
400036b8:	e0841281 	add	r1, r4, r1, lsl #5
400036bc:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400036c0:	e0821001 	add	r1, r2, r1
400036c4:	e28da038 	add	sl, sp, #56	; 0x38
400036c8:	e0855105 	add	r5, r5, r5, lsl #2
400036cc:	e1a0400a 	mov	r4, sl
400036d0:	e0600180 	rsb	r0, r0, r0, lsl #3
400036d4:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
400036d8:	e0875385 	add	r5, r7, r5, lsl #7
400036dc:	e0880380 	add	r0, r8, r0, lsl #7
400036e0:	f4618a0f 	vld1.8	{d24-d25}, [r1]
400036e4:	e0855283 	add	r5, r5, r3, lsl #5
400036e8:	e0822000 	add	r2, r2, r0
400036ec:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400036f0:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
400036f4:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
400036f8:	e2877010 	add	r7, r7, #16
400036fc:	e5951004 	ldr	r1, [r5, #4]
40003700:	e5952008 	ldr	r2, [r5, #8]
40003704:	e595300c 	ldr	r3, [r5, #12]
40003708:	f4674a0f 	vld1.8	{d20-d21}, [r7]
4000370c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003710:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003714:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003718:	e5950010 	ldr	r0, [r5, #16]
4000371c:	e5951014 	ldr	r1, [r5, #20]
40003720:	e5952018 	ldr	r2, [r5, #24]
40003724:	e595301c 	ldr	r3, [r5, #28]
40003728:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000372c:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40003730:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003734:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003738:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
4000373c:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003740:	f26221f6 	vorr	q9, q9, q11
40003744:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003748:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
4000374c:	f26001f4 	vorr	q8, q8, q10
40003750:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003754:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003758:	eaffff5a 	b	400034c8 <Lcd_Han_Putch+0x134>

4000375c <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
4000375c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003760:	e24dd04c 	sub	sp, sp, #76	; 0x4c
40003764:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003768:	e30e4700 	movw	r4, #59136	; 0xe700
4000376c:	e3444000 	movt	r4, #16384	; 0x4000
40003770:	e30656e0 	movw	r5, #26336	; 0x66e0
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003774:	e1a0c001 	mov	ip, r1
40003778:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000377c:	e5941004 	ldr	r1, [r4, #4]
40003780:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003784:	e58d001c 	str	r0, [sp, #28]
40003788:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000378c:	e5940000 	ldr	r0, [r4]
40003790:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003794:	e58d2010 	str	r2, [sp, #16]
40003798:	e1a0900c 	mov	r9, ip
4000379c:	e58d3014 	str	r3, [sp, #20]
400037a0:	e307cb60 	movw	ip, #31584	; 0x7b60
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400037a4:	e8a50003 	stmia	r5!, {r0, r1}
400037a8:	e28d5028 	add	r5, sp, #40	; 0x28
400037ac:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
400037b0:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400037b4:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
400037b8:	e59da070 	ldr	sl, [sp, #112]	; 0x70
400037bc:	e5961004 	ldr	r1, [r6, #4]
400037c0:	e5962008 	ldr	r2, [r6, #8]
400037c4:	e596300c 	ldr	r3, [r6, #12]
400037c8:	e58d7000 	str	r7, [sp]
400037cc:	e58d7018 	str	r7, [sp, #24]
400037d0:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400037d4:	e5960010 	ldr	r0, [r6, #16]
400037d8:	e5961014 	ldr	r1, [r6, #20]
400037dc:	e5962018 	ldr	r2, [r6, #24]
400037e0:	e596301c 	ldr	r3, [r6, #28]
400037e4:	e28d6037 	add	r6, sp, #55	; 0x37
400037e8:	e58d6004 	str	r6, [sp, #4]
400037ec:	e1a06007 	mov	r6, r7
400037f0:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400037f4:	e28d701f 	add	r7, sp, #31
400037f8:	e5f60001 	ldrb	r0, [r6, #1]!
400037fc:	e58d7008 	str	r7, [sp, #8]
40003800:	e58d6018 	str	r6, [sp, #24]
40003804:	e59d601c 	ldr	r6, [sp, #28]
40003808:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000380c:	e59d7008 	ldr	r7, [sp, #8]
40003810:	e59d000c 	ldr	r0, [sp, #12]
40003814:	e59d2010 	ldr	r2, [sp, #16]
40003818:	e5f73001 	ldrb	r3, [r7, #1]!
4000381c:	e58d7008 	str	r7, [sp, #8]
40003820:	e1100003 	tst	r0, r3
40003824:	e59d7014 	ldr	r7, [sp, #20]
40003828:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
4000382c:	e35a0000 	cmp	sl, #0
40003830:	da000019 	ble	4000389c <Lcd_Eng_Putch+0x140>
40003834:	e3a05000 	mov	r5, #0
40003838:	e6ff7077 	uxth	r7, r7
4000383c:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
40003840:	e3540000 	cmp	r4, #0
40003844:	da00000f 	ble	40003888 <Lcd_Eng_Putch+0x12c>
40003848:	e3a02000 	mov	r2, #0
4000384c:	e0855009 	add	r5, r5, r9
40003850:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003854:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003858:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000385c:	e2833001 	add	r3, r3, #1
40003860:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003864:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003868:	e1530004 	cmp	r3, r4
4000386c:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003870:	e5900014 	ldr	r0, [r0, #20]
40003874:	e0211590 	mla	r1, r0, r5, r1
40003878:	e59c0000 	ldr	r0, [ip]
4000387c:	e1a01081 	lsl	r1, r1, #1
40003880:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003884:	bafffff2 	blt	40003854 <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003888:	e2888001 	add	r8, r8, #1
4000388c:	e6ef8078 	uxtb	r8, r8
40003890:	e158000a 	cmp	r8, sl
40003894:	e1a05008 	mov	r5, r8
40003898:	baffffe8 	blt	40003840 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000389c:	e59d2008 	ldr	r2, [sp, #8]
400038a0:	e0866004 	add	r6, r6, r4
400038a4:	e59d7000 	ldr	r7, [sp]
400038a8:	e1520007 	cmp	r2, r7
400038ac:	1affffd6 	bne	4000380c <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400038b0:	e59d6018 	ldr	r6, [sp, #24]
400038b4:	e089900a 	add	r9, r9, sl
400038b8:	e59d7004 	ldr	r7, [sp, #4]
400038bc:	e1560007 	cmp	r6, r7
400038c0:	1affffcb 	bne	400037f4 <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
400038c4:	e28dd04c 	add	sp, sp, #76	; 0x4c
400038c8:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400038cc:	e12fff1e 	bx	lr

400038d0 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400038d0:	e1a0c00d 	mov	ip, sp
400038d4:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400038d8:	e24cb004 	sub	fp, ip, #4
400038dc:	e24dd074 	sub	sp, sp, #116	; 0x74
400038e0:	e3074b60 	movw	r4, #31584	; 0x7b60
400038e4:	e3444001 	movt	r4, #16385	; 0x4001
400038e8:	e59ba008 	ldr	sl, [fp, #8]
400038ec:	e59b600c 	ldr	r6, [fp, #12]
400038f0:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
400038f4:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400038f8:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400038fc:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003900:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003904:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
40003908:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000390c:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003910:	e30ec700 	movw	ip, #59136	; 0xe700
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003914:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003918:	e344c000 	movt	ip, #16384	; 0x4000
4000391c:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40003920:	e306c6e0 	movw	ip, #26336	; 0x66e0
40003924:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003928:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
4000392c:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40003930:	e5d53000 	ldrb	r3, [r5]
40003934:	e3530000 	cmp	r3, #0
40003938:	0a000015 	beq	40003994 <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
4000393c:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003940:	e285c001 	add	ip, r5, #1
40003944:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
40003948:	9a000013 	bls	4000399c <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
4000394c:	e5d5c001 	ldrb	ip, [r5, #1]
40003950:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003954:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
40003958:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
4000395c:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003960:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003964:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003968:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
4000396c:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
40003970:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003974:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003978:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
4000397c:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
40003980:	e58dc000 	str	ip, [sp]
40003984:	ebfffe82 	bl	40003394 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003988:	e5d53000 	ldrb	r3, [r5]
4000398c:	e3530000 	cmp	r3, #0
40003990:	1affffe9 	bne	4000393c <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
40003994:	e24bd028 	sub	sp, fp, #40	; 0x28
40003998:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
4000399c:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
400039a0:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400039a4:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
400039a8:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
400039ac:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
400039b0:	e5950000 	ldr	r0, [r5]
400039b4:	e08c5203 	add	r5, ip, r3, lsl #4
400039b8:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
400039bc:	e24b3054 	sub	r3, fp, #84	; 0x54
400039c0:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
400039c4:	e59c1004 	ldr	r1, [ip, #4]
400039c8:	e24bc04c 	sub	ip, fp, #76	; 0x4c
400039cc:	e8a30003 	stmia	r3!, {r0, r1}
400039d0:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400039d4:	e5951004 	ldr	r1, [r5, #4]
400039d8:	e5952008 	ldr	r2, [r5, #8]
400039dc:	e595300c 	ldr	r3, [r5, #12]
400039e0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400039e4:	e5950010 	ldr	r0, [r5, #16]
400039e8:	e5951014 	ldr	r1, [r5, #20]
400039ec:	e5952018 	ldr	r2, [r5, #24]
400039f0:	e595301c 	ldr	r3, [r5, #28]
400039f4:	e24b503d 	sub	r5, fp, #61	; 0x3d
400039f8:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
400039fc:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40003a00:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003a04:	e24bc055 	sub	ip, fp, #85	; 0x55
40003a08:	e5f50001 	ldrb	r0, [r5, #1]!
40003a0c:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40003a10:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
40003a14:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40003a18:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003a1c:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
40003a20:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
40003a24:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
40003a28:	e5fc3001 	ldrb	r3, [ip, #1]!
40003a2c:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40003a30:	e1100003 	tst	r0, r3
40003a34:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
40003a38:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003a3c:	e3590000 	cmp	r9, #0
40003a40:	da000019 	ble	40003aac <Lcd_Puts+0x1dc>
40003a44:	e3a07000 	mov	r7, #0
40003a48:	e6ff6076 	uxth	r6, r6
40003a4c:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003a50:	e35a0000 	cmp	sl, #0
40003a54:	da00000f 	ble	40003a98 <Lcd_Puts+0x1c8>
40003a58:	e3a03000 	mov	r3, #0
40003a5c:	e08cc008 	add	ip, ip, r8
40003a60:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a64:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003a68:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003a6c:	e2833001 	add	r3, r3, #1
40003a70:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a74:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003a78:	e15a0003 	cmp	sl, r3
40003a7c:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a80:	e5900014 	ldr	r0, [r0, #20]
40003a84:	e0211c90 	mla	r1, r0, ip, r1
40003a88:	e5940000 	ldr	r0, [r4]
40003a8c:	e1a01081 	lsl	r1, r1, #1
40003a90:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003a94:	cafffff2 	bgt	40003a64 <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003a98:	e2877001 	add	r7, r7, #1
40003a9c:	e6ef7077 	uxtb	r7, r7
40003aa0:	e1590007 	cmp	r9, r7
40003aa4:	e1a0c007 	mov	ip, r7
40003aa8:	caffffe8 	bgt	40003a50 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003aac:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
40003ab0:	e085500a 	add	r5, r5, sl
40003ab4:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
40003ab8:	e152000c 	cmp	r2, ip
40003abc:	1affffd6 	bne	40003a1c <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003ac0:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40003ac4:	e0888009 	add	r8, r8, r9
40003ac8:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
40003acc:	e155000c 	cmp	r5, ip
40003ad0:	1affffcb 	bne	40003a04 <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003ad4:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40003ad8:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
40003adc:	e085500c 	add	r5, r5, ip
40003ae0:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003ae4:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
40003ae8:	eaffff90 	b	40003930 <Lcd_Puts+0x60>

40003aec <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
40003aec:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40003af0:	e92d01f0 	push	{r4, r5, r6, r7, r8}
40003af4:	a1a0c000 	movge	ip, r0
40003af8:	a1a00002 	movge	r0, r2
40003afc:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40003b00:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40003b04:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40003b08:	a1a0c001 	movge	ip, r1
40003b0c:	a1a01003 	movge	r1, r3
40003b10:	a1a0300c 	movge	r3, ip
40003b14:	e3074b60 	movw	r4, #31584	; 0x7b60
40003b18:	e6ff8078 	uxth	r8, r8
40003b1c:	e3444001 	movt	r4, #16385	; 0x4001
40003b20:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003b24:	e1500002 	cmp	r0, r2
40003b28:	ca00000a 	bgt	40003b58 <Lcd_Draw_Bar+0x6c>
40003b2c:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b30:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003b34:	e5946000 	ldr	r6, [r4]
40003b38:	e0845285 	add	r5, r4, r5, lsl #5
40003b3c:	e5955014 	ldr	r5, [r5, #20]
40003b40:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003b44:	e28cc001 	add	ip, ip, #1
40003b48:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b4c:	e1a05085 	lsl	r5, r5, #1
40003b50:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003b54:	1afffff5 	bne	40003b30 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
40003b58:	e2811001 	add	r1, r1, #1
40003b5c:	e1510003 	cmp	r1, r3
40003b60:	daffffef 	ble	40003b24 <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
40003b64:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
40003b68:	e12fff1e 	bx	lr

40003b6c <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003b6c:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
40003b70:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003b74:	ee07ca90 	vmov	s15, ip
40003b78:	e060c002 	rsb	ip, r0, r2
40003b7c:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40003b80:	ee071a90 	vmov	s15, r1
40003b84:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
40003b88:	ee07ca90 	vmov	s15, ip
40003b8c:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003b90:	eef54bc0 	vcmpe.f64	d20, #0.0
40003b94:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003b98:	bef12b64 	vneglt.f64	d18, d20
40003b9c:	eef55bc0 	vcmpe.f64	d21, #0.0
40003ba0:	aef02b64 	vmovge.f64	d18, d20
40003ba4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40003ba8:	ee070a90 	vmov	s15, r0
40003bac:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003bb0:	ba000004 	blt	40003bc8 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40003bb4:	eef45be2 	vcmpe.f64	d21, d18
40003bb8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003bbc:	da000005 	ble	40003bd8 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003bc0:	eef06b65 	vmov.f64	d22, d21
40003bc4:	ea000032 	b	40003c94 <Lcd_Draw_Line+0x128>
40003bc8:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40003bcc:	eef42be3 	vcmpe.f64	d18, d19
40003bd0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003bd4:	4a00002a 	bmi	40003c84 <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003bd8:	eef54bc0 	vcmpe.f64	d20, #0.0
40003bdc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003be0:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
40003be4:	da00004a 	ble	40003d14 <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
40003be8:	ee073a90 	vmov	s15, r3
40003bec:	e3073b60 	movw	r3, #31584	; 0x7b60
40003bf0:	eef82be7 	vcvt.f64.s32	d18, s15
40003bf4:	e3443001 	movt	r3, #16385	; 0x4001
40003bf8:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
40003bfc:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
40003c00:	eef40b62 	vcmp.f64	d16, d18
40003c04:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003c08:	e6ff4072 	uxth	r4, r2
40003c0c:	0a00000f 	beq	40003c50 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003c10:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c14:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003c18:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c1c:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003c20:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c24:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003c28:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003c2c:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c30:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003c34:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003c38:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
40003c3c:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c40:	e0222c90 	mla	r2, r0, ip, r2
40003c44:	e1a02082 	lsl	r2, r2, #1
40003c48:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003c4c:	1affffef 	bne	40003c10 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c50:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003c54:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c58:	e5932000 	ldr	r2, [r3]
40003c5c:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003c60:	ee17ca90 	vmov	ip, s15
40003c64:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c68:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003c6c:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c70:	e0230c91 	mla	r3, r1, ip, r0
40003c74:	e1a03083 	lsl	r3, r3, #1
40003c78:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40003c7c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003c80:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003c84:	eef55bc0 	vcmpe.f64	d21, #0.0
40003c88:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003c8c:	bef06b63 	vmovlt.f64	d22, d19
40003c90:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003c94:	ee072a90 	vmov	s15, r2
40003c98:	e3073b60 	movw	r3, #31584	; 0x7b60
40003c9c:	eef82be7 	vcvt.f64.s32	d18, s15
40003ca0:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003ca4:	eef55bc0 	vcmpe.f64	d21, #0.0
40003ca8:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003cac:	e59d2004 	ldr	r2, [sp, #4]
40003cb0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003cb4:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
40003cb8:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003cbc:	cef03b65 	vmovgt.f64	d19, d21
40003cc0:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
40003cc4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
40003cc8:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003ccc:	0affffdf 	beq	40003c50 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003cd0:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003cd4:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
40003cd8:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003cdc:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003ce0:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ce4:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003ce8:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
40003cec:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003cf0:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003cf4:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003cf8:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003cfc:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003d00:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d04:	e1a02082 	lsl	r2, r2, #1
40003d08:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003d0c:	1affffef 	bne	40003cd0 <Lcd_Draw_Line+0x164>
40003d10:	eaffffce 	b	40003c50 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003d14:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003d18:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003d1c:	eaffffb1 	b	40003be8 <Lcd_Draw_Line+0x7c>

40003d20 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003d20:	e1a0c00d 	mov	ip, sp
40003d24:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003d28:	e24cb004 	sub	fp, ip, #4
40003d2c:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003d30:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003d34:	e30666e0 	movw	r6, #26336	; 0x66e0
40003d38:	e59ba004 	ldr	sl, [fp, #4]
40003d3c:	e3074b60 	movw	r4, #31584	; 0x7b60
40003d40:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003d44:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003d48:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003d4c:	e30ec700 	movw	ip, #59136	; 0xe700
40003d50:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003d54:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40003d58:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003d5c:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
40003d60:	e59b100c 	ldr	r1, [fp, #12]
40003d64:	e3444001 	movt	r4, #16385	; 0x4001
40003d68:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003d6c:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003d70:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003d74:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40003d78:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003d7c:	eb000892 	bl	40005fcc <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003d80:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003d84:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003d88:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40003d8c:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40003d90:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003d94:	e344c001 	movt	ip, #16385	; 0x4001
40003d98:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003d9c:	e5d65000 	ldrb	r5, [r6]
40003da0:	e3550000 	cmp	r5, #0
40003da4:	0a000014 	beq	40003dfc <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40003da8:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003dac:	e286c001 	add	ip, r6, #1
40003db0:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
40003db4:	9a000012 	bls	40003e04 <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40003db8:	e5d63001 	ldrb	r3, [r6, #1]
40003dbc:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003dc0:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
40003dc4:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003dc8:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003dcc:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003dd0:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003dd4:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003dd8:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40003ddc:	e58d5000 	str	r5, [sp]
40003de0:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
40003de4:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40003de8:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003dec:	ebfffd68 	bl	40003394 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003df0:	e5d65000 	ldrb	r5, [r6]
40003df4:	e3550000 	cmp	r5, #0
40003df8:	1affffea 	bne	40003da8 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40003dfc:	e24bd028 	sub	sp, fp, #40	; 0x28
40003e00:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e04:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40003e08:	e24b3f55 	sub	r3, fp, #340	; 0x154
40003e0c:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003e10:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
40003e14:	e5960000 	ldr	r0, [r6]
40003e18:	e5961004 	ldr	r1, [r6, #4]
40003e1c:	e24b6f55 	sub	r6, fp, #340	; 0x154
40003e20:	e08c5205 	add	r5, ip, r5, lsl #4
40003e24:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40003e28:	e2866007 	add	r6, r6, #7
40003e2c:	e8a30003 	stmia	r3!, {r0, r1}
40003e30:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003e34:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40003e38:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003e3c:	e2866010 	add	r6, r6, #16
40003e40:	e5951004 	ldr	r1, [r5, #4]
40003e44:	e5952008 	ldr	r2, [r5, #8]
40003e48:	e595300c 	ldr	r3, [r5, #12]
40003e4c:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
40003e50:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003e54:	e5950010 	ldr	r0, [r5, #16]
40003e58:	e5951014 	ldr	r1, [r5, #20]
40003e5c:	e5952018 	ldr	r2, [r5, #24]
40003e60:	e595301c 	ldr	r3, [r5, #28]
40003e64:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003e68:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
40003e6c:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40003e70:	e5f6c001 	ldrb	ip, [r6, #1]!
40003e74:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40003e78:	e24bcf55 	sub	ip, fp, #340	; 0x154
40003e7c:	e24cc001 	sub	ip, ip, #1
40003e80:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003e84:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003e88:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40003e8c:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40003e90:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
40003e94:	e5fc3001 	ldrb	r3, [ip, #1]!
40003e98:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40003e9c:	e1100003 	tst	r0, r3
40003ea0:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
40003ea4:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003ea8:	e3590000 	cmp	r9, #0
40003eac:	da000019 	ble	40003f18 <Lcd_Printf+0x1f8>
40003eb0:	e3a07000 	mov	r7, #0
40003eb4:	e6ff6076 	uxth	r6, r6
40003eb8:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003ebc:	e35a0000 	cmp	sl, #0
40003ec0:	da00000f 	ble	40003f04 <Lcd_Printf+0x1e4>
40003ec4:	e3a03000 	mov	r3, #0
40003ec8:	e08cc008 	add	ip, ip, r8
40003ecc:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ed0:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003ed4:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003ed8:	e2833001 	add	r3, r3, #1
40003edc:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ee0:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003ee4:	e15a0003 	cmp	sl, r3
40003ee8:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003eec:	e5900014 	ldr	r0, [r0, #20]
40003ef0:	e0211c90 	mla	r1, r0, ip, r1
40003ef4:	e5940000 	ldr	r0, [r4]
40003ef8:	e1a01081 	lsl	r1, r1, #1
40003efc:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003f00:	cafffff2 	bgt	40003ed0 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003f04:	e2877001 	add	r7, r7, #1
40003f08:	e6ef7077 	uxtb	r7, r7
40003f0c:	e1590007 	cmp	r9, r7
40003f10:	e1a0c007 	mov	ip, r7
40003f14:	caffffe8 	bgt	40003ebc <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003f18:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40003f1c:	e085500a 	add	r5, r5, sl
40003f20:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
40003f24:	e1520006 	cmp	r2, r6
40003f28:	1affffd6 	bne	40003e88 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003f2c:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40003f30:	e0888009 	add	r8, r8, r9
40003f34:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40003f38:	e15c0006 	cmp	ip, r6
40003f3c:	1affffc9 	bne	40003e68 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003f40:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
40003f44:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40003f48:	e086600c 	add	r6, r6, ip
40003f4c:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003f50:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
40003f54:	eaffff90 	b	40003d9c <Lcd_Printf+0x7c>

40003f58 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003f58:	e1a0c00d 	mov	ip, sp
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003f5c:	e3063ecc 	movw	r3, #28364	; 0x6ecc
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003f60:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003f64:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003f68:	e24dd010 	sub	sp, sp, #16
40003f6c:	e24cb004 	sub	fp, ip, #4
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003f70:	e3a02003 	mov	r2, #3
40003f74:	e3a0c001 	mov	ip, #1
40003f78:	e3443001 	movt	r3, #16385	; 0x4001
40003f7c:	e1a01000 	mov	r1, r0
40003f80:	e58d3008 	str	r3, [sp, #8]
40003f84:	e58d2000 	str	r2, [sp]
40003f88:	e1a03000 	mov	r3, r0
40003f8c:	e58d2004 	str	r2, [sp, #4]
40003f90:	e30f2fff 	movw	r2, #65535	; 0xffff
40003f94:	e58dc00c 	str	ip, [sp, #12]
40003f98:	ebfff897 	bl	400021fc <Lcd_Printf.constprop.0>
}
40003f9c:	e24bd00c 	sub	sp, fp, #12
40003fa0:	e89da800 	ldm	sp, {fp, sp, pc}

40003fa4 <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
40003fa4:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003fa8:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003fac:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003fb0:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40003fb4:	e12fff1e 	bx	lr

40003fb8 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40003fb8:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003fbc:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003fc0:	e1e00000 	mvn	r0, r0
}
40003fc4:	e7e101d0 	ubfx	r0, r0, #3, #2
40003fc8:	e12fff1e 	bx	lr

40003fcc <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40003fcc:	e3a02411 	mov	r2, #285212672	; 0x11000000
40003fd0:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40003fd4:	e1e03003 	mvn	r3, r3
40003fd8:	e3130018 	tst	r3, #24
40003fdc:	1afffffb 	bne	40003fd0 <Key_Wait_Key_Released+0x4>
}
40003fe0:	e12fff1e 	bx	lr

40003fe4 <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40003fe4:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003fe8:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003fec:	e1e00000 	mvn	r0, r0
40003ff0:	e7e101d0 	ubfx	r0, r0, #3, #2
40003ff4:	e3500000 	cmp	r0, #0
40003ff8:	0afffffa 	beq	40003fe8 <Key_Wait_Key_Pressed+0x4>
	return x;
}
40003ffc:	e12fff1e 	bx	lr

40004000 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40004000:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004004:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004008:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
4000400c:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40004010:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40004014:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40004018:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
4000401c:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40004020:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004024:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40004028:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
4000402c:	e12fff1e 	bx	lr

40004030 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40004030:	e1a0c00d 	mov	ip, sp
40004034:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40004038:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
4000403c:	e24cb004 	sub	fp, ip, #4
	if(en)
40004040:	1a000006 	bne	40004060 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40004044:	e3a01033 	mov	r1, #51	; 0x33
40004048:	ebfff7ef 	bl	4000200c <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
4000404c:	e1a00004 	mov	r0, r4
40004050:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40004054:	e24bd014 	sub	sp, fp, #20
40004058:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
4000405c:	eafff7ea 	b	4000200c <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40004060:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004064:	e3a02018 	mov	r2, #24
40004068:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
4000406c:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004070:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004074:	e1a02000 	mov	r2, r0
40004078:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
4000407c:	e3ccc018 	bic	ip, ip, #24
40004080:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004084:	ebfff7f3 	bl	40002058 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40004088:	e3a00000 	mov	r0, #0
4000408c:	e3a01033 	mov	r1, #51	; 0x33
40004090:	ebfff7ca 	bl	40001fc0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40004094:	e3a00000 	mov	r0, #0
40004098:	e3a01033 	mov	r1, #51	; 0x33
4000409c:	e3a02001 	mov	r2, #1
400040a0:	ebfff80d 	bl	400020dc <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
400040a4:	e3a00000 	mov	r0, #0
400040a8:	e3a01034 	mov	r1, #52	; 0x34
400040ac:	e1a02000 	mov	r2, r0
400040b0:	ebfff7e8 	bl	40002058 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
400040b4:	e3a00000 	mov	r0, #0
400040b8:	e3a01034 	mov	r1, #52	; 0x34
400040bc:	ebfff7bf 	bl	40001fc0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
400040c0:	e3a00000 	mov	r0, #0
400040c4:	e3a01034 	mov	r1, #52	; 0x34
400040c8:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
400040cc:	e24bd014 	sub	sp, fp, #20
400040d0:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
400040d4:	eafff800 	b	400020dc <GIC_Set_Processor_Target>

400040d8 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
400040d8:	e3a03411 	mov	r3, #285212672	; 0x11000000
400040dc:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
400040e0:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
400040e4:	e3822811 	orr	r2, r2, #1114112	; 0x110000
400040e8:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
400040ec:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
400040f0:	e3c22030 	bic	r2, r2, #48	; 0x30
400040f4:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
400040f8:	e12fff1e 	bx	lr

400040fc <LED_Display>:
400040fc:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004100:	e2000003 	and	r0, r0, #3
40004104:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004108:	e3c22030 	bic	r2, r2, #48	; 0x30
4000410c:	e1820200 	orr	r0, r2, r0, lsl #4
40004110:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40004114:	e12fff1e 	bx	lr

40004118 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004118:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
4000411c:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004120:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004124:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004128:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
4000412c:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004130:	e1a04000 	mov	r4, r0
40004134:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004138:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
4000413c:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004140:	e3a01001 	mov	r1, #1
40004144:	e1a00004 	mov	r0, r4
40004148:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
4000414c:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004150:	eb00030f 	bl	40004d94 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004154:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40004158:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
4000415c:	8afffff7 	bhi	40004140 <App_Read+0x28>
40004160:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40004164 <Main>:
		addr += SECTOR_SIZE;
	}
}

int Main(void)
{
40004164:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004168:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

int Main(void)
{
4000416c:	e92dd800 	push	{fp, ip, lr, pc}
40004170:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
40004174:	ebfff70a 	bl	40001da4 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200); // UART init
40004178:	e3a00cc2 	mov	r0, #49664	; 0xc200
4000417c:	e3400001 	movt	r0, #1
40004180:	eb0003e0 	bl	40005108 <Uart1_Init>
	LED_Init();
40004184:	ebffffd3 	bl	400040d8 <LED_Init>
	Key_Poll_Init(); // polling 하는 코드인가?
40004188:	ebffff85 	bl	40003fa4 <Key_Poll_Init>

	Uart_Printf("\nLoader & Executor\n");
4000418c:	e3060efc 	movw	r0, #28412	; 0x6efc
40004190:	e3440001 	movt	r0, #16385	; 0x4001
40004194:	eb00043f 	bl	40005298 <Uart1_Printf>

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004198:	e3073b64 	movw	r3, #31588	; 0x7b64
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
4000419c:	e3a02f96 	mov	r2, #600	; 0x258
	Key_Poll_Init(); // polling 하는 코드인가?

	Uart_Printf("\nLoader & Executor\n");

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
400041a0:	e3443001 	movt	r3, #16385	; 0x4001
400041a4:	e3a0c005 	mov	ip, #5
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
400041a8:	e3a01b01 	mov	r1, #1024	; 0x400

	Uart_Printf("\nLoader & Executor\n");

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
400041ac:	e3a00002 	mov	r0, #2
400041b0:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
400041b4:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
400041b8:	e5831010 	str	r1, [r3, #16]
	Key_Poll_Init(); // polling 하는 코드인가?

	Uart_Printf("\nLoader & Executor\n");

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
400041bc:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
400041c0:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
400041c4:	e5832014 	str	r2, [r3, #20]
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
400041c8:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
400041cc:	e5834004 	str	r4, [r3, #4]

	// LCD init
	Lcd_Init();
400041d0:	ebfffa15 	bl	40002a2c <Lcd_Init>
	Lcd_Win_Init(0, 1);
400041d4:	e3a01001 	mov	r1, #1
400041d8:	e1a00004 	mov	r0, r4
400041dc:	ebfffae1 	bl	40002d68 <Lcd_Win_Init>
	Lcd_Brightness_Control(1);
400041e0:	e3a00001 	mov	r0, #1
400041e4:	ebfffc10 	bl	4000322c <Lcd_Brightness_Control>

	// draw (color)
	Lcd_Select_Display_Frame_Buffer(0, 0);
400041e8:	e1a00004 	mov	r0, r4
400041ec:	e1a01004 	mov	r1, r4
400041f0:	ebfffbf9 	bl	400031dc <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
400041f4:	e1a01004 	mov	r1, r4
400041f8:	e1a00004 	mov	r0, r4
400041fc:	ebfffbec 	bl	400031b4 <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(BLUE);
40004200:	e3a0001f 	mov	r0, #31
40004204:	ebfffb77 	bl	40002fe8 <Lcd_Draw_Back_Color>

	// GIC = Generic Interrupt Controller
	GIC_CPU_Interface_Enable(0,1);
40004208:	e1a00004 	mov	r0, r4
4000420c:	e3a01001 	mov	r1, #1
40004210:	ebfff75f 	bl	40001f94 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
40004214:	e1a00004 	mov	r0, r4
40004218:	e3a010ff 	mov	r1, #255	; 0xff
4000421c:	ebfff761 	bl	40001fa8 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40004220:	e3a00001 	mov	r0, #1
40004224:	ebfff754 	bl	40001f7c <GIC_Distributor_Enable>
	}
#endif

	for(;;)
	{
		Uart_Printf("\nAPP0 RUN\n");
40004228:	e3060f10 	movw	r0, #28432	; 0x6f10
4000422c:	e3440001 	movt	r0, #16385	; 0x4001
40004230:	eb000418 	bl	40005298 <Uart1_Printf>
		Run_App(RAM_APP0, STACK_BASE_APP0);
40004234:	e3a00000 	mov	r0, #0
40004238:	e1a01000 	mov	r1, r0
4000423c:	e3440410 	movt	r0, #17424	; 0x4410
40004240:	e34414a0 	movt	r1, #17568	; 0x44a0
40004244:	eb00053b 	bl	40005738 <Run_App>
		Delay(1000);
40004248:	e3a00ffa 	mov	r0, #1000	; 0x3e8
4000424c:	eb00001f 	bl	400042d0 <Delay>
40004250:	eafffff4 	b	40004228 <Main+0xc4>

40004254 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004254:	e3073c18 	movw	r3, #31768	; 0x7c18

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40004258:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000425c:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004260:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004264:	e5932000 	ldr	r2, [r3]
40004268:	e3520000 	cmp	r2, #0
4000426c:	059f0028 	ldreq	r0, [pc, #40]	; 4000429c <_sbrk+0x48>
40004270:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004274:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40004278:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000427c:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004280:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004284:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004288:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
4000428c:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40004290:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004294:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40004298:	e12fff1e 	bx	lr
4000429c:	40017c67 	andmi	r7, r1, r7, ror #24

400042a0 <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
400042a0:	e3a00311 	mov	r0, #1140850688	; 0x44000000
400042a4:	e12fff1e 	bx	lr

400042a8 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
400042a8:	e3a00000 	mov	r0, #0
400042ac:	e3440380 	movt	r0, #17280	; 0x4380
400042b0:	e12fff1e 	bx	lr

400042b4 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
400042b4:	e59f0004 	ldr	r0, [pc, #4]	; 400042c0 <Get_Heap_Base+0xc>
}
400042b8:	e3c00007 	bic	r0, r0, #7
400042bc:	e12fff1e 	bx	lr
400042c0:	40017c67 	andmi	r7, r1, r7, ror #24

400042c4 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
400042c4:	e30f0ff8 	movw	r0, #65528	; 0xfff8
400042c8:	e344037f 	movt	r0, #17279	; 0x437f
400042cc:	e12fff1e 	bx	lr

400042d0 <Delay>:

void Delay(unsigned int v)
{
400042d0:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
400042d4:	e3a03000 	mov	r3, #0
400042d8:	e58d3004 	str	r3, [sp, #4]
400042dc:	e59d3004 	ldr	r3, [sp, #4]
400042e0:	e1500003 	cmp	r0, r3
400042e4:	9a000005 	bls	40004300 <Delay+0x30>
400042e8:	e59d3004 	ldr	r3, [sp, #4]
400042ec:	e2833001 	add	r3, r3, #1
400042f0:	e58d3004 	str	r3, [sp, #4]
400042f4:	e59d3004 	ldr	r3, [sp, #4]
400042f8:	e1530000 	cmp	r3, r0
400042fc:	3afffff9 	bcc	400042e8 <Delay+0x18>
}
40004300:	e28dd008 	add	sp, sp, #8
40004304:	e12fff1e 	bx	lr

40004308 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004308:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
4000430c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004310:	e5924080 	ldr	r4, [r2, #128]	; 0x80
40004314:	e3020222 	movw	r0, #8738	; 0x2222
40004318:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
4000431c:	e3a03903 	mov	r3, #49152	; 0xc000
40004320:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004324:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004328:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
4000432c:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004330:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004334:	e307cb48 	movw	ip, #31560	; 0x7b48
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004338:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000433c:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40004340:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
40004344:	e1e00720 	mvn	r0, r0, lsr #14
40004348:	e1e00700 	mvn	r0, r0, lsl #14
4000434c:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40004350:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40004354:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40004358:	e3c0003f 	bic	r0, r0, #63	; 0x3f
4000435c:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004360:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004364:	e3c2200f 	bic	r2, r2, #15
40004368:	e3822007 	orr	r2, r2, #7
4000436c:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
40004370:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004374:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40004378:	e3822c01 	orr	r2, r2, #256	; 0x100
4000437c:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
40004380:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40004384:	e3822080 	orr	r2, r2, #128	; 0x80
40004388:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
4000438c:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
40004390:	e1e03523 	mvn	r3, r3, lsr #10
40004394:	e1e03503 	mvn	r3, r3, lsl #10
40004398:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000439c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
400043a0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400043a4:	e7e03853 	ubfx	r3, r3, #16, #1
400043a8:	e58c3000 	str	r3, [ip]
}
400043ac:	e12fff1e 	bx	lr

400043b0 <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400043b0:	e3a03000 	mov	r3, #0
400043b4:	e3a0200e 	mov	r2, #14
400043b8:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
400043bc:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400043c0:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400043c4:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
400043c8:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400043cc:	e3822001 	orr	r2, r2, #1
400043d0:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400043d4:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
400043d8:	e3a03000 	mov	r3, #0
400043dc:	e3413253 	movt	r3, #4691	; 0x1253
400043e0:	e3120002 	tst	r2, #2
400043e4:	0afffffa 	beq	400043d4 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
400043e8:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400043ec:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
400043f0:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
400043f4:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
400043f8:	e38cc004 	orr	ip, ip, #4
400043fc:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
40004400:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
40004404:	e38cc001 	orr	ip, ip, #1
40004408:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
4000440c:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
40004410:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004414:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004418:	e3a02000 	mov	r2, #0
4000441c:	e3412253 	movt	r2, #4691	; 0x1253
40004420:	e2131001 	ands	r1, r3, #1
40004424:	1afffffa 	bne	40004414 <SDHC_Card_Init+0x64>
40004428:	e3073b58 	movw	r3, #31576	; 0x7b58
	rARGUMENT2 = 0x0;
4000442c:	e5821008 	str	r1, [r2, #8]
40004430:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004434:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004438:	e5932000 	ldr	r2, [r3]
4000443c:	e307cb58 	movw	ip, #31576	; 0x7b58
40004440:	e344c001 	movt	ip, #16385	; 0x4001
40004444:	e3520000 	cmp	r2, #0
40004448:	0afffffa 	beq	40004438 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000444c:	e3a01000 	mov	r1, #0
40004450:	e3075c1c 	movw	r5, #31772	; 0x7c1c

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004454:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004458:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000445c:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004460:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004464:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004468:	e1a02001 	mov	r2, r1
4000446c:	e1a00001 	mov	r0, r1
40004470:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004474:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004478:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000447c:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004480:	e6ff9079 	uxth	r9, r9
40004484:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004488:	e5921024 	ldr	r1, [r2, #36]	; 0x24
4000448c:	e3110001 	tst	r1, #1
40004490:	1afffffc 	bne	40004488 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40004494:	e1d510b0 	ldrh	r1, [r5]
40004498:	e1a01801 	lsl	r1, r1, #16
4000449c:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400044a0:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
400044a4:	e5931000 	ldr	r1, [r3]
400044a8:	e3510000 	cmp	r1, #0
400044ac:	0afffffc 	beq	400044a4 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
400044b0:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400044b4:	e5921024 	ldr	r1, [r2, #36]	; 0x24
400044b8:	e3110001 	tst	r1, #1
400044bc:	1afffffc 	bne	400044b4 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
400044c0:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400044c4:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
400044c8:	e5931000 	ldr	r1, [r3]
400044cc:	e3510000 	cmp	r1, #0
400044d0:	0afffffc 	beq	400044c8 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
400044d4:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400044d8:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
400044dc:	e3510000 	cmp	r1, #0
400044e0:	aaffffe8 	bge	40004488 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400044e4:	e3a00000 	mov	r0, #0
400044e8:	e3410253 	movt	r0, #4691	; 0x1253
400044ec:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400044f0:	e3a01000 	mov	r1, #0
400044f4:	e3411253 	movt	r1, #4691	; 0x1253
400044f8:	e2122001 	ands	r2, r2, #1
400044fc:	1afffffa 	bne	400044ec <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004500:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004504:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004508:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
4000450c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004510:	e5931000 	ldr	r1, [r3]
40004514:	e3072b58 	movw	r2, #31576	; 0x7b58
40004518:	e3442001 	movt	r2, #16385	; 0x4001
4000451c:	e3510000 	cmp	r1, #0
40004520:	0afffffa 	beq	40004510 <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004524:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004528:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000452c:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004530:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004534:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004538:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
4000453c:	e6ff2072 	uxth	r2, r2
40004540:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004544:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004548:	e3a01000 	mov	r1, #0
4000454c:	e3411253 	movt	r1, #4691	; 0x1253
40004550:	e2122001 	ands	r2, r2, #1
40004554:	1afffffa 	bne	40004544 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004558:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
4000455c:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004560:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004564:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004568:	e5931000 	ldr	r1, [r3]
4000456c:	e3072b58 	movw	r2, #31576	; 0x7b58
40004570:	e3442001 	movt	r2, #16385	; 0x4001
40004574:	e3510000 	cmp	r1, #0
40004578:	0afffffa 	beq	40004568 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000457c:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004580:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004584:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004588:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
4000458c:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004590:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004594:	e6ff2072 	uxth	r2, r2
40004598:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
4000459c:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
400045a0:	e1a02822 	lsr	r2, r2, #16
400045a4:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
400045a8:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400045ac:	e3a01000 	mov	r1, #0
400045b0:	e3411253 	movt	r1, #4691	; 0x1253
400045b4:	e2122003 	ands	r2, r2, #3
400045b8:	1afffffa 	bne	400045a8 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
400045bc:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400045c0:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400045c4:	e1d500b0 	ldrh	r0, [r5]
400045c8:	e1a00800 	lsl	r0, r0, #16
400045cc:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400045d0:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
400045d4:	e5931000 	ldr	r1, [r3]
400045d8:	e3072b58 	movw	r2, #31576	; 0x7b58
400045dc:	e3442001 	movt	r2, #16385	; 0x4001
400045e0:	e3510000 	cmp	r1, #0
400045e4:	0afffffa 	beq	400045d4 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400045e8:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045ec:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400045f0:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045f4:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045f8:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400045fc:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004600:	e6ff2072 	uxth	r2, r2
40004604:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004608:	e5901024 	ldr	r1, [r0, #36]	; 0x24
4000460c:	e3a02000 	mov	r2, #0
40004610:	e3412253 	movt	r2, #4691	; 0x1253
40004614:	e3110001 	tst	r1, #1
40004618:	1afffffa 	bne	40004608 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
4000461c:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004620:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004624:	e1a00800 	lsl	r0, r0, #16
40004628:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000462c:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004630:	e5931000 	ldr	r1, [r3]
40004634:	e3072b58 	movw	r2, #31576	; 0x7b58
40004638:	e3442001 	movt	r2, #16385	; 0x4001
4000463c:	e3510000 	cmp	r1, #0
40004640:	0afffffa 	beq	40004630 <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004644:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004648:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000464c:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004650:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004654:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004658:	e3a01000 	mov	r1, #0
4000465c:	e3411253 	movt	r1, #4691	; 0x1253
40004660:	e2122001 	ands	r2, r2, #1
40004664:	1afffffa 	bne	40004654 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004668:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000466c:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004670:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40004674:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004678:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
4000467c:	e5931000 	ldr	r1, [r3]
40004680:	e3072b58 	movw	r2, #31576	; 0x7b58
40004684:	e3442001 	movt	r2, #16385	; 0x4001
40004688:	e3510000 	cmp	r1, #0
4000468c:	0afffffa 	beq	4000467c <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004690:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004694:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004698:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000469c:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400046a0:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
400046a4:	e6ff2072 	uxth	r2, r2
400046a8:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
400046ac:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
400046b0:	e3822002 	orr	r2, r2, #2
400046b4:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
400046b8:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400046bc:	e12fff1e 	bx	lr

400046c0 <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400046c0:	e3a03411 	mov	r3, #285212672	; 0x11000000
400046c4:	e3022222 	movw	r2, #8738	; 0x2222
400046c8:	e5931080 	ldr	r1, [r3, #128]	; 0x80
400046cc:	e3402222 	movt	r2, #546	; 0x222
400046d0:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
400046d4:	e1812002 	orr	r2, r1, r2
400046d8:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400046dc:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
400046e0:	e1e02722 	mvn	r2, r2, lsr #14
400046e4:	e1e02702 	mvn	r2, r2, lsl #14
400046e8:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
400046ec:	e5932088 	ldr	r2, [r3, #136]	; 0x88
400046f0:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
400046f4:	e3c2203f 	bic	r2, r2, #63	; 0x3f
400046f8:	e5832088 	str	r2, [r3, #136]	; 0x88
400046fc:	e12fff1e 	bx	lr

40004700 <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004700:	e3a03000 	mov	r3, #0
40004704:	e3a0200e 	mov	r2, #14
40004708:	e3413253 	movt	r3, #4691	; 0x1253
4000470c:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004710:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004714:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004718:	e3822001 	orr	r2, r2, #1
4000471c:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004720:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004724:	e3a03000 	mov	r3, #0
40004728:	e3413253 	movt	r3, #4691	; 0x1253
4000472c:	e3120002 	tst	r2, #2
40004730:	0afffffa 	beq	40004720 <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
40004734:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004738:	e3822004 	orr	r2, r2, #4
4000473c:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004740:	e12fff1e 	bx	lr

40004744 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40004744:	e3a03000 	mov	r3, #0
40004748:	e3413253 	movt	r3, #4691	; 0x1253
4000474c:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004750:	e3c22001 	bic	r2, r2, #1
40004754:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004758:	e12fff1e 	bx	lr

4000475c <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000475c:	e3a01000 	mov	r1, #0
40004760:	e3411253 	movt	r1, #4691	; 0x1253
40004764:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004768:	e3a02000 	mov	r2, #0
4000476c:	e3412253 	movt	r2, #4691	; 0x1253
40004770:	e2133001 	ands	r3, r3, #1
40004774:	1afffffa 	bne	40004764 <SDHC_CMD0+0x8>
40004778:	e3071b58 	movw	r1, #31576	; 0x7b58
	rARGUMENT2 = 0x0;
4000477c:	e5823008 	str	r3, [r2, #8]
40004780:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004784:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40004788:	e5912000 	ldr	r2, [r1]
4000478c:	e3073b58 	movw	r3, #31576	; 0x7b58
40004790:	e3443001 	movt	r3, #16385	; 0x4001
40004794:	e3520000 	cmp	r2, #0
40004798:	0afffffa 	beq	40004788 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000479c:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047a0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400047a4:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047a8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400047ac:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400047b0:	e6ff3073 	uxth	r3, r3
400047b4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
400047b8:	e12fff1e 	bx	lr

400047bc <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400047bc:	e3a01000 	mov	r1, #0
400047c0:	e3411253 	movt	r1, #4691	; 0x1253
400047c4:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400047c8:	e3a02000 	mov	r2, #0
400047cc:	e3412253 	movt	r2, #4691	; 0x1253
400047d0:	e2133001 	ands	r3, r3, #1
400047d4:	1afffffa 	bne	400047c4 <SDHC_CMD8+0x8>
400047d8:	e3071b58 	movw	r1, #31576	; 0x7b58

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400047dc:	e3a00b02 	mov	r0, #2048	; 0x800
400047e0:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
400047e4:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400047e8:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400047ec:	e5912000 	ldr	r2, [r1]
400047f0:	e3073b58 	movw	r3, #31576	; 0x7b58
400047f4:	e3443001 	movt	r3, #16385	; 0x4001
400047f8:	e3520000 	cmp	r2, #0
400047fc:	0afffffa 	beq	400047ec <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004800:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004804:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004808:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000480c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004810:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004814:	e6ff3073 	uxth	r3, r3
40004818:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
4000481c:	e5920010 	ldr	r0, [r2, #16]
}
40004820:	e12fff1e 	bx	lr

40004824 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004824:	e3a01000 	mov	r1, #0
40004828:	e3411253 	movt	r1, #4691	; 0x1253
4000482c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004830:	e3a03000 	mov	r3, #0
40004834:	e3413253 	movt	r3, #4691	; 0x1253
40004838:	e3120001 	tst	r2, #1
4000483c:	1afffffa 	bne	4000482c <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
40004840:	e3072c1c 	movw	r2, #31772	; 0x7c1c
40004844:	e3071b58 	movw	r1, #31576	; 0x7b58
40004848:	e3442001 	movt	r2, #16385	; 0x4001
4000484c:	e3441001 	movt	r1, #16385	; 0x4001
40004850:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004854:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004858:	e1a00800 	lsl	r0, r0, #16
4000485c:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004860:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40004864:	e5912000 	ldr	r2, [r1]
40004868:	e3073b58 	movw	r3, #31576	; 0x7b58
4000486c:	e3443001 	movt	r3, #16385	; 0x4001
40004870:	e3520000 	cmp	r2, #0
40004874:	0afffffa 	beq	40004864 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40004878:	e3a02000 	mov	r2, #0
4000487c:	e5832000 	str	r2, [r3]
40004880:	e12fff1e 	bx	lr

40004884 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004884:	e3a01000 	mov	r1, #0
40004888:	e3411253 	movt	r1, #4691	; 0x1253
4000488c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004890:	e3a03000 	mov	r3, #0
40004894:	e3413253 	movt	r3, #4691	; 0x1253
40004898:	e3120001 	tst	r2, #1
4000489c:	1afffffa 	bne	4000488c <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
400048a0:	e3071c1c 	movw	r1, #31772	; 0x7c1c
400048a4:	e3072b58 	movw	r2, #31576	; 0x7b58
400048a8:	e3441001 	movt	r1, #16385	; 0x4001
400048ac:	e3442001 	movt	r2, #16385	; 0x4001
400048b0:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400048b4:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400048b8:	e1a00800 	lsl	r0, r0, #16
400048bc:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400048c0:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400048c4:	e5921000 	ldr	r1, [r2]
400048c8:	e3073b58 	movw	r3, #31576	; 0x7b58
400048cc:	e3443001 	movt	r3, #16385	; 0x4001
400048d0:	e3510000 	cmp	r1, #0
400048d4:	0afffffa 	beq	400048c4 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048d8:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048dc:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048e0:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048e4:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048e8:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400048ec:	e3a03000 	mov	r3, #0
400048f0:	e3413253 	movt	r3, #4691	; 0x1253
400048f4:	e3110001 	tst	r1, #1
400048f8:	1afffffa 	bne	400048e8 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
400048fc:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004900:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004904:	e34010ff 	movt	r1, #255	; 0xff
40004908:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000490c:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
40004910:	e5921000 	ldr	r1, [r2]
40004914:	e3073b58 	movw	r3, #31576	; 0x7b58
40004918:	e3443001 	movt	r3, #16385	; 0x4001
4000491c:	e3510000 	cmp	r1, #0
40004920:	0afffffa 	beq	40004910 <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004924:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004928:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
4000492c:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004930:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004934:	e5920010 	ldr	r0, [r2, #16]
}
40004938:	e1a00fa0 	lsr	r0, r0, #31
4000493c:	e12fff1e 	bx	lr

40004940 <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004940:	e3a01000 	mov	r1, #0
40004944:	e3411253 	movt	r1, #4691	; 0x1253
40004948:	e5913024 	ldr	r3, [r1, #36]	; 0x24
4000494c:	e3a02000 	mov	r2, #0
40004950:	e3412253 	movt	r2, #4691	; 0x1253
40004954:	e2133001 	ands	r3, r3, #1
40004958:	1afffffa 	bne	40004948 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
4000495c:	e3071b58 	movw	r1, #31576	; 0x7b58
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004960:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004964:	e3441001 	movt	r1, #16385	; 0x4001
40004968:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
4000496c:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004970:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40004974:	e5912000 	ldr	r2, [r1]
40004978:	e3073b58 	movw	r3, #31576	; 0x7b58
4000497c:	e3443001 	movt	r3, #16385	; 0x4001
40004980:	e3520000 	cmp	r2, #0
40004984:	0afffffa 	beq	40004974 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004988:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000498c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004990:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004994:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004998:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000499c:	e6ff3073 	uxth	r3, r3
400049a0:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
400049a4:	e12fff1e 	bx	lr

400049a8 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400049a8:	e3a01000 	mov	r1, #0
400049ac:	e3411253 	movt	r1, #4691	; 0x1253
400049b0:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400049b4:	e3a02000 	mov	r2, #0
400049b8:	e3412253 	movt	r2, #4691	; 0x1253
400049bc:	e2133001 	ands	r3, r3, #1
400049c0:	1afffffa 	bne	400049b0 <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
400049c4:	e3071b58 	movw	r1, #31576	; 0x7b58
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400049c8:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
400049cc:	e3441001 	movt	r1, #16385	; 0x4001
400049d0:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
400049d4:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400049d8:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400049dc:	e5912000 	ldr	r2, [r1]
400049e0:	e3073b58 	movw	r3, #31576	; 0x7b58
400049e4:	e3443001 	movt	r3, #16385	; 0x4001
400049e8:	e3520000 	cmp	r2, #0
400049ec:	0afffffa 	beq	400049dc <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400049f0:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400049f4:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400049f8:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400049fc:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004a00:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004a04:	e6ff3073 	uxth	r3, r3
40004a08:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40004a0c:	e5920010 	ldr	r0, [r2, #16]
}
40004a10:	e12fff1e 	bx	lr

40004a14 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004a14:	e3a01000 	mov	r1, #0
40004a18:	e3411253 	movt	r1, #4691	; 0x1253
40004a1c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004a20:	e3a02000 	mov	r2, #0
40004a24:	e3412253 	movt	r2, #4691	; 0x1253
40004a28:	e2133003 	ands	r3, r3, #3
40004a2c:	1afffffa 	bne	40004a1c <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
40004a30:	e3071b58 	movw	r1, #31576	; 0x7b58

	if (en)
40004a34:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40004a38:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004a3c:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40004a40:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004a44:	13073c1c 	movwne	r3, #31772	; 0x7c1c
40004a48:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004a4c:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004a50:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40004a54:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004a58:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004a5c:	11a03803 	lslne	r3, r3, #16
40004a60:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004a64:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004a68:	e5912000 	ldr	r2, [r1]
40004a6c:	e3073b58 	movw	r3, #31576	; 0x7b58
40004a70:	e3443001 	movt	r3, #16385	; 0x4001
40004a74:	e3520000 	cmp	r2, #0
40004a78:	0afffffa 	beq	40004a68 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004a7c:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004a80:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004a84:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004a88:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004a8c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004a90:	e6ff3073 	uxth	r3, r3
40004a94:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004a98:	e12fff1e 	bx	lr

40004a9c <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a9c:	e3a01000 	mov	r1, #0
40004aa0:	e3411253 	movt	r1, #4691	; 0x1253
40004aa4:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004aa8:	e3a03000 	mov	r3, #0
40004aac:	e3413253 	movt	r3, #4691	; 0x1253
40004ab0:	e3120001 	tst	r2, #1
40004ab4:	1afffffa 	bne	40004aa4 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40004ab8:	e3071c1c 	movw	r1, #31772	; 0x7c1c
40004abc:	e3072b58 	movw	r2, #31576	; 0x7b58
40004ac0:	e3441001 	movt	r1, #16385	; 0x4001
40004ac4:	e3442001 	movt	r2, #16385	; 0x4001
40004ac8:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004acc:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004ad0:	e1a00800 	lsl	r0, r0, #16
40004ad4:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004ad8:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004adc:	e5921000 	ldr	r1, [r2]
40004ae0:	e3073b58 	movw	r3, #31576	; 0x7b58
40004ae4:	e3443001 	movt	r3, #16385	; 0x4001
40004ae8:	e3510000 	cmp	r1, #0
40004aec:	0afffffa 	beq	40004adc <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004af0:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004af4:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004af8:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004afc:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b00:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004b04:	e3a01000 	mov	r1, #0
40004b08:	e3411253 	movt	r1, #4691	; 0x1253
40004b0c:	e2133001 	ands	r3, r3, #1
40004b10:	1afffffa 	bne	40004b00 <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004b14:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b18:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004b1c:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004b20:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b24:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004b28:	e5921000 	ldr	r1, [r2]
40004b2c:	e3073b58 	movw	r3, #31576	; 0x7b58
40004b30:	e3443001 	movt	r3, #16385	; 0x4001
40004b34:	e3510000 	cmp	r1, #0
40004b38:	0afffffa 	beq	40004b28 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b3c:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b40:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b44:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b48:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b4c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004b50:	e6ff3073 	uxth	r3, r3
40004b54:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004b58:	e12fff1e 	bx	lr

40004b5c <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004b5c:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40004b60:	e1a0c00d 	mov	ip, sp
40004b64:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40004b68:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004b6c:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004b70:	1a000014 	bne	40004bc8 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004b74:	e3413253 	movt	r3, #4691	; 0x1253
40004b78:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40004b7c:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004b80:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004b84:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004b88:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40004b8c:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004b90:	e0065005 	and	r5, r6, r5
40004b94:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004b98:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40004b9c:	e0054004 	and	r4, r5, r4
40004ba0:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004ba4:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40004ba8:	e004c00c 	and	ip, r4, ip
40004bac:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40004bb0:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
40004bb4:	e00c2002 	and	r2, ip, r2
40004bb8:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
40004bbc:	e24bd01c 	sub	sp, fp, #28
40004bc0:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004bc4:	eafff510 	b	4000200c <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40004bc8:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004bcc:	e3413253 	movt	r3, #4691	; 0x1253
40004bd0:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40004bd4:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004bd8:	e3822003 	orr	r2, r2, #3
40004bdc:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40004be0:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40004be4:	e3822003 	orr	r2, r2, #3
40004be8:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
40004bec:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
40004bf0:	e38220f0 	orr	r2, r2, #240	; 0xf0
40004bf4:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
40004bf8:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40004bfc:	e38220f0 	orr	r2, r2, #240	; 0xf0
40004c00:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
40004c04:	ebfff557 	bl	40002168 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
40004c08:	e3a00000 	mov	r0, #0
40004c0c:	e3a0106b 	mov	r1, #107	; 0x6b
40004c10:	e1a02000 	mov	r2, r0
40004c14:	ebfff50f 	bl	40002058 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
40004c18:	e3a00000 	mov	r0, #0
40004c1c:	e3a0106b 	mov	r1, #107	; 0x6b
40004c20:	ebfff4e6 	bl	40001fc0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
40004c24:	e3a00000 	mov	r0, #0
40004c28:	e3a0106b 	mov	r1, #107	; 0x6b
40004c2c:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
40004c30:	e24bd01c 	sub	sp, fp, #28
40004c34:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
40004c38:	eafff527 	b	400020dc <GIC_Set_Processor_Target>

40004c3c <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
40004c3c:	e3a03000 	mov	r3, #0
40004c40:	e3413253 	movt	r3, #4691	; 0x1253
40004c44:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
40004c48:	e7e22c52 	ubfx	r2, r2, #24, #3
40004c4c:	e2422001 	sub	r2, r2, #1
40004c50:	e3520006 	cmp	r2, #6
40004c54:	8a000007 	bhi	40004c78 <SDHC_BusPower_Control+0x3c>
40004c58:	e3a01001 	mov	r1, #1
40004c5c:	e1a02211 	lsl	r2, r1, r2
40004c60:	e3120055 	tst	r2, #85	; 0x55
40004c64:	1a000009 	bne	40004c90 <SDHC_BusPower_Control+0x54>
40004c68:	e3120022 	tst	r2, #34	; 0x22
40004c6c:	1a000010 	bne	40004cb4 <SDHC_BusPower_Control+0x78>
40004c70:	e3120008 	tst	r2, #8
40004c74:	1a000009 	bne	40004ca0 <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40004c78:	e3a03000 	mov	r3, #0
40004c7c:	e3413253 	movt	r3, #4691	; 0x1253
40004c80:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004c84:	e3822001 	orr	r2, r2, #1
40004c88:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40004c8c:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40004c90:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004c94:	e382200e 	orr	r2, r2, #14
40004c98:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004c9c:	eafffff5 	b	40004c78 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40004ca0:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004ca4:	e20220f1 	and	r2, r2, #241	; 0xf1
40004ca8:	e382200a 	orr	r2, r2, #10
40004cac:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004cb0:	eafffff0 	b	40004c78 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40004cb4:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004cb8:	e20220f1 	and	r2, r2, #241	; 0xf1
40004cbc:	e382200c 	orr	r2, r2, #12
40004cc0:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004cc4:	eaffffeb 	b	40004c78 <SDHC_BusPower_Control+0x3c>

40004cc8 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cc8:	e3a01000 	mov	r1, #0
40004ccc:	e3411253 	movt	r1, #4691	; 0x1253
40004cd0:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004cd4:	e3a03000 	mov	r3, #0
40004cd8:	e3413253 	movt	r3, #4691	; 0x1253
40004cdc:	e3120001 	tst	r2, #1
40004ce0:	1afffffa 	bne	40004cd0 <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40004ce4:	e3071c1c 	movw	r1, #31772	; 0x7c1c
40004ce8:	e3072b58 	movw	r2, #31576	; 0x7b58
40004cec:	e3441001 	movt	r1, #16385	; 0x4001
40004cf0:	e3442001 	movt	r2, #16385	; 0x4001
40004cf4:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004cf8:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004cfc:	e1a00800 	lsl	r0, r0, #16
40004d00:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004d04:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004d08:	e5921000 	ldr	r1, [r2]
40004d0c:	e3073b58 	movw	r3, #31576	; 0x7b58
40004d10:	e3443001 	movt	r3, #16385	; 0x4001
40004d14:	e3510000 	cmp	r1, #0
40004d18:	0afffffa 	beq	40004d08 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d1c:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d20:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d24:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d28:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d2c:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004d30:	e3a01000 	mov	r1, #0
40004d34:	e3411253 	movt	r1, #4691	; 0x1253
40004d38:	e2133001 	ands	r3, r3, #1
40004d3c:	1afffffa 	bne	40004d2c <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004d40:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004d44:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004d48:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004d4c:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004d50:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004d54:	e5921000 	ldr	r1, [r2]
40004d58:	e3073b58 	movw	r3, #31576	; 0x7b58
40004d5c:	e3443001 	movt	r3, #16385	; 0x4001
40004d60:	e3510000 	cmp	r1, #0
40004d64:	0afffffa 	beq	40004d54 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d68:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d6c:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d70:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d74:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d78:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004d7c:	e6ff3073 	uxth	r3, r3
40004d80:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004d84:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40004d88:	e3833002 	orr	r3, r3, #2
40004d8c:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40004d90:	e12fff1e 	bx	lr

40004d94 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004d94:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004d98:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004d9c:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004da0:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004da4:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004da8:	e6ff2071 	uxth	r2, r1
40004dac:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004db0:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004db4:	e3a02000 	mov	r2, #0
40004db8:	e3412253 	movt	r2, #4691	; 0x1253
40004dbc:	e21cc002 	ands	ip, ip, #2
40004dc0:	1afffffa 	bne	40004db0 <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004dc4:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004dc8:	e3074b58 	movw	r4, #31576	; 0x7b58

	if (n == 1)
40004dcc:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004dd0:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004dd4:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004dd8:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ddc:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40004de0:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004de4:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004de8:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004dec:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004df0:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004df4:	e5942000 	ldr	r2, [r4]
40004df8:	e3070b58 	movw	r0, #31576	; 0x7b58
40004dfc:	e3440001 	movt	r0, #16385	; 0x4001
40004e00:	e3520000 	cmp	r2, #0
40004e04:	0afffffa 	beq	40004df4 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e08:	e3a02000 	mov	r2, #0

	while (n--)
40004e0c:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e10:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e14:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e18:	e5806000 	str	r6, [r0]
40004e1c:	e3075b4c 	movw	r5, #31564	; 0x7b4c
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e20:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004e24:	e1a00002 	mov	r0, r2
40004e28:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e2c:	e6ffc07c 	uxth	ip, ip
40004e30:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004e34:	3a00000f 	bcc	40004e78 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
40004e38:	e5954000 	ldr	r4, [r5]
40004e3c:	e307cb4c 	movw	ip, #31564	; 0x7b4c
40004e40:	e344c001 	movt	ip, #16385	; 0x4001
40004e44:	e3540000 	cmp	r4, #0
40004e48:	0afffffa 	beq	40004e38 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40004e4c:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004e50:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004e54:	e31c0b02 	tst	ip, #2048	; 0x800
40004e58:	0afffffc 	beq	40004e50 <SD_Read_Sector+0xbc>
40004e5c:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40004e60:	e5902020 	ldr	r2, [r0, #32]
40004e64:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004e68:	e153000c 	cmp	r3, ip
40004e6c:	1afffffb 	bne	40004e60 <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004e70:	e2511001 	subs	r1, r1, #1
40004e74:	2affffef 	bcs	40004e38 <SD_Read_Sector+0xa4>
40004e78:	e3071b54 	movw	r1, #31572	; 0x7b54
40004e7c:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40004e80:	e5912000 	ldr	r2, [r1]
40004e84:	e3073b54 	movw	r3, #31572	; 0x7b54
40004e88:	e3443001 	movt	r3, #16385	; 0x4001
40004e8c:	e3520000 	cmp	r2, #0
40004e90:	0afffffa 	beq	40004e80 <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40004e94:	e3a02000 	mov	r2, #0
40004e98:	e5832000 	str	r2, [r3]
}
40004e9c:	e8bd0070 	pop	{r4, r5, r6}
40004ea0:	e12fff1e 	bx	lr

40004ea4 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004ea4:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004ea8:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004eac:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004eb0:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004eb4:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004eb8:	e6ff2071 	uxth	r2, r1
40004ebc:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004ec0:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004ec4:	e3a02000 	mov	r2, #0
40004ec8:	e3412253 	movt	r2, #4691	; 0x1253
40004ecc:	e21cc002 	ands	ip, ip, #2
40004ed0:	1afffffa 	bne	40004ec0 <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004ed4:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004ed8:	e3074b58 	movw	r4, #31576	; 0x7b58

	if (n == 0)
40004edc:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004ee0:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004ee4:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004ee8:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004eec:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004ef0:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004ef4:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ef8:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004efc:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004f00:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004f04:	e5942000 	ldr	r2, [r4]
40004f08:	e3070b58 	movw	r0, #31576	; 0x7b58
40004f0c:	e3440001 	movt	r0, #16385	; 0x4001
40004f10:	e3520000 	cmp	r2, #0
40004f14:	0afffffa 	beq	40004f04 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f18:	e3a02000 	mov	r2, #0

	while (n--)
40004f1c:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f20:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f24:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f28:	e5806000 	str	r6, [r0]
40004f2c:	e3075b50 	movw	r5, #31568	; 0x7b50
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f30:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004f34:	e1a00002 	mov	r0, r2
40004f38:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f3c:	e6ffc07c 	uxth	ip, ip
40004f40:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004f44:	3a00000f 	bcc	40004f88 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
40004f48:	e5954000 	ldr	r4, [r5]
40004f4c:	e307cb50 	movw	ip, #31568	; 0x7b50
40004f50:	e344c001 	movt	ip, #16385	; 0x4001
40004f54:	e3540000 	cmp	r4, #0
40004f58:	0afffffa 	beq	40004f48 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40004f5c:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004f60:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004f64:	e31c0b01 	tst	ip, #1024	; 0x400
40004f68:	0afffffc 	beq	40004f60 <SD_Write_Sector+0xbc>
40004f6c:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40004f70:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004f74:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40004f78:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004f7c:	1afffffb 	bne	40004f70 <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004f80:	e2511001 	subs	r1, r1, #1
40004f84:	2affffef 	bcs	40004f48 <SD_Write_Sector+0xa4>
40004f88:	e3071b54 	movw	r1, #31572	; 0x7b54
40004f8c:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40004f90:	e5912000 	ldr	r2, [r1]
40004f94:	e3073b54 	movw	r3, #31572	; 0x7b54
40004f98:	e3443001 	movt	r3, #16385	; 0x4001
40004f9c:	e3520000 	cmp	r2, #0
40004fa0:	0afffffa 	beq	40004f90 <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004fa4:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004fa8:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004fac:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004fb0:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004fb4:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004fb8:	e6ff3073 	uxth	r3, r3
40004fbc:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40004fc0:	e8bd0070 	pop	{r4, r5, r6}
40004fc4:	e12fff1e 	bx	lr

40004fc8 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004fc8:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004fcc:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004fd0:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004fd4:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004fd8:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40004fdc:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004fe0:	e3c000ff 	bic	r0, r0, #255	; 0xff
40004fe4:	e380007c 	orr	r0, r0, #124	; 0x7c
40004fe8:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
40004fec:	e5930004 	ldr	r0, [r3, #4]
40004ff0:	e3c0000f 	bic	r0, r0, #15
40004ff4:	e3800004 	orr	r0, r0, #4
40004ff8:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004ffc:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40005000:	e5932008 	ldr	r2, [r3, #8]
40005004:	e3c2201f 	bic	r2, r2, #31
40005008:	e3822002 	orr	r2, r2, #2
4000500c:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40005010:	e5932008 	ldr	r2, [r3, #8]
40005014:	e3c2201f 	bic	r2, r2, #31
40005018:	e3822001 	orr	r2, r2, #1
4000501c:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40005020:	e5912044 	ldr	r2, [r1, #68]	; 0x44
40005024:	e3a03000 	mov	r3, #0
40005028:	e341339d 	movt	r3, #5021	; 0x139d
4000502c:	e3120020 	tst	r2, #32
40005030:	0afffffa 	beq	40005020 <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
40005034:	e3a02020 	mov	r2, #32
40005038:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
4000503c:	e5932008 	ldr	r2, [r3, #8]
40005040:	e3c2201f 	bic	r2, r2, #31
40005044:	e5832008 	str	r2, [r3, #8]
40005048:	e12fff1e 	bx	lr

4000504c <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
4000504c:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime)
{
40005050:	e1a0c00d 	mov	ip, sp
40005054:	e92dd800 	push	{fp, ip, lr, pc}
40005058:	e24cb004 	sub	fp, ip, #4
	if(en)
4000505c:	1a000003 	bne	40005070 <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40005060:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40005064:	e24bd00c 	sub	sp, fp, #12
40005068:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
4000506c:	eafff3e6 	b	4000200c <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005070:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40005074:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005078:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
4000507c:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005080:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40005084:	e3a00000 	mov	r0, #0
40005088:	e1a02000 	mov	r2, r0
4000508c:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005090:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40005094:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40005098:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
4000509c:	e593e004 	ldr	lr, [r3, #4]
400050a0:	e3cee00f 	bic	lr, lr, #15
400050a4:	e38ee004 	orr	lr, lr, #4
400050a8:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
400050ac:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
400050b0:	e593c044 	ldr	ip, [r3, #68]	; 0x44
400050b4:	e38cc001 	orr	ip, ip, #1
400050b8:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
400050bc:	e593c008 	ldr	ip, [r3, #8]
400050c0:	e3ccc01f 	bic	ip, ip, #31
400050c4:	e38cc00a 	orr	ip, ip, #10
400050c8:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
400050cc:	e593c008 	ldr	ip, [r3, #8]
400050d0:	e3ccc01f 	bic	ip, ip, #31
400050d4:	e38cc009 	orr	ip, ip, #9
400050d8:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
400050dc:	ebfff3dd 	bl	40002058 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
400050e0:	e3a00000 	mov	r0, #0
400050e4:	e3a01045 	mov	r1, #69	; 0x45
400050e8:	ebfff3b4 	bl	40001fc0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
400050ec:	e3a00000 	mov	r0, #0
400050f0:	e3a01045 	mov	r1, #69	; 0x45
400050f4:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
400050f8:	e24bd00c 	sub	sp, fp, #12
400050fc:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
40005100:	eafff3f5 	b	400020dc <GIC_Set_Processor_Target>
40005104:	00000000 	andeq	r0, r0, r0

40005108 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005108:	e1a00200 	lsl	r0, r0, #4
4000510c:	eddf3b2f 	vldr	d19, [pc, #188]	; 400051d0 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005110:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005114:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005118:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
4000511c:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005120:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40005124:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005128:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
4000512c:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005130:	eef82be6 	vcvt.f64.s32	d18, s13
40005134:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005138:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
4000513c:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40005140:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40005144:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40005148:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
4000514c:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005150:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
40005154:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40005158:	e5925250 	ldr	r5, [r2, #592]	; 0x250
4000515c:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005160:	e3855060 	orr	r5, r5, #96	; 0x60
40005164:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40005168:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
4000516c:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005170:	e3855070 	orr	r5, r5, #112	; 0x70
40005174:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40005178:	e59c2000 	ldr	r2, [ip]
4000517c:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40005180:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40005184:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005188:	ee377b61 	vsub.f64	d7, d7, d17
4000518c:	eefc6bc7 	vcvt.u32.f64	s13, d7
40005190:	edcd6a01 	vstr	s13, [sp, #4]
40005194:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40005198:	e59d2004 	ldr	r2, [sp, #4]
4000519c:	ee062a90 	vmov	s13, r2
400051a0:	eef81b66 	vcvt.f64.u32	d17, s13
400051a4:	ee377b61 	vsub.f64	d7, d7, d17
400051a8:	ee277b20 	vmul.f64	d7, d7, d16
400051ac:	eebc7bc7 	vcvt.u32.f64	s14, d7
400051b0:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
400051b4:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
400051b8:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
400051bc:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
400051c0:	e583100c 	str	r1, [r3, #12]
}
400051c4:	e28dd008 	add	sp, sp, #8
400051c8:	e8bd0030 	pop	{r4, r5}
400051cc:	e12fff1e 	bx	lr
400051d0:	00000000 	andeq	r0, r0, r0
400051d4:	4197d784 	orrsmi	sp, r7, r4, lsl #15

400051d8 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400051d8:	e350000a 	cmp	r0, #10
400051dc:	0a000008 	beq	40005204 <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400051e0:	e3a01000 	mov	r1, #0
400051e4:	e3411381 	movt	r1, #4993	; 0x1381
400051e8:	e5912010 	ldr	r2, [r1, #16]
400051ec:	e3a03000 	mov	r3, #0
400051f0:	e3413381 	movt	r3, #4993	; 0x1381
400051f4:	e3120002 	tst	r2, #2
400051f8:	0afffffa 	beq	400051e8 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
400051fc:	e5830020 	str	r0, [r3, #32]
40005200:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005204:	e3a01000 	mov	r1, #0
40005208:	e3411381 	movt	r1, #4993	; 0x1381
4000520c:	e5912010 	ldr	r2, [r1, #16]
40005210:	e3a03000 	mov	r3, #0
40005214:	e3413381 	movt	r3, #4993	; 0x1381
40005218:	e3120002 	tst	r2, #2
4000521c:	0afffffa 	beq	4000520c <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40005220:	e3a0200d 	mov	r2, #13
40005224:	e5832020 	str	r2, [r3, #32]
40005228:	eaffffec 	b	400051e0 <Uart1_Send_Byte+0x8>

4000522c <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
4000522c:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40005230:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
40005234:	e35c0000 	cmp	ip, #0
40005238:	0a00000d 	beq	40005274 <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000523c:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40005240:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005244:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005248:	e35c000a 	cmp	ip, #10
4000524c:	0a00000a 	beq	4000527c <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005250:	e5912010 	ldr	r2, [r1, #16]
40005254:	e3a03000 	mov	r3, #0
40005258:	e3413381 	movt	r3, #4993	; 0x1381
4000525c:	e3120002 	tst	r2, #2
40005260:	0afffffa 	beq	40005250 <Uart1_Send_String+0x24>
	rUTXH1 = data;
40005264:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005268:	e5f0c001 	ldrb	ip, [r0, #1]!
4000526c:	e35c0000 	cmp	ip, #0
40005270:	1afffff4 	bne	40005248 <Uart1_Send_String+0x1c>
}
40005274:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005278:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000527c:	e5912010 	ldr	r2, [r1, #16]
40005280:	e3a03000 	mov	r3, #0
40005284:	e3413381 	movt	r3, #4993	; 0x1381
40005288:	e3120002 	tst	r2, #2
4000528c:	0afffffa 	beq	4000527c <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40005290:	e5834020 	str	r4, [r3, #32]
40005294:	eaffffed 	b	40005250 <Uart1_Send_String+0x24>

40005298 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40005298:	e1a0c00d 	mov	ip, sp
4000529c:	e92d000f 	push	{r0, r1, r2, r3}
400052a0:	e92dd810 	push	{r4, fp, ip, lr, pc}
400052a4:	e24cb014 	sub	fp, ip, #20
400052a8:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400052ac:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
400052b0:	e1a02003 	mov	r2, r3
400052b4:	e24b0f45 	sub	r0, fp, #276	; 0x114
400052b8:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400052bc:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
400052c0:	eb000341 	bl	40005fcc <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400052c4:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
400052c8:	e3500000 	cmp	r0, #0
400052cc:	0a00000e 	beq	4000530c <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052d0:	e3a01000 	mov	r1, #0
400052d4:	e24bcf45 	sub	ip, fp, #276	; 0x114
400052d8:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
400052dc:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400052e0:	e350000a 	cmp	r0, #10
400052e4:	0a00000a 	beq	40005314 <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052e8:	e5912010 	ldr	r2, [r1, #16]
400052ec:	e3a03000 	mov	r3, #0
400052f0:	e3413381 	movt	r3, #4993	; 0x1381
400052f4:	e3120002 	tst	r2, #2
400052f8:	0afffffa 	beq	400052e8 <Uart1_Printf+0x50>
	rUTXH1 = data;
400052fc:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005300:	e5fc0001 	ldrb	r0, [ip, #1]!
40005304:	e3500000 	cmp	r0, #0
40005308:	1afffff4 	bne	400052e0 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
4000530c:	e24bd010 	sub	sp, fp, #16
40005310:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005314:	e5912010 	ldr	r2, [r1, #16]
40005318:	e3a03000 	mov	r3, #0
4000531c:	e3413381 	movt	r3, #4993	; 0x1381
40005320:	e3120002 	tst	r2, #2
40005324:	0afffffa 	beq	40005314 <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40005328:	e5834020 	str	r4, [r3, #32]
4000532c:	eaffffed 	b	400052e8 <Uart1_Printf+0x50>

40005330 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005330:	e3a01000 	mov	r1, #0
40005334:	e3411381 	movt	r1, #4993	; 0x1381
40005338:	e5912010 	ldr	r2, [r1, #16]
4000533c:	e3a03000 	mov	r3, #0
40005340:	e3413381 	movt	r3, #4993	; 0x1381
40005344:	e3120001 	tst	r2, #1
40005348:	0afffffa 	beq	40005338 <Uart1_Get_Char+0x8>
	return rURXH1;
4000534c:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40005350:	e6ef0070 	uxtb	r0, r0
40005354:	e12fff1e 	bx	lr

40005358 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40005358:	e3a03000 	mov	r3, #0
4000535c:	e3413381 	movt	r3, #4993	; 0x1381
40005360:	e5930010 	ldr	r0, [r3, #16]
40005364:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40005368:	15930024 	ldrne	r0, [r3, #36]	; 0x24
4000536c:	16ef0070 	uxtbne	r0, r0
}
40005370:	e12fff1e 	bx	lr

40005374 <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005374:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40005378:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
4000537c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005380:	e3a04000 	mov	r4, #0
40005384:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005388:	e24cb004 	sub	fp, ip, #4
4000538c:	e1a06000 	mov	r6, r0
40005390:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005394:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40005398:	e3a00000 	mov	r0, #0
4000539c:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
400053a0:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
400053a4:	e18cc003 	orr	ip, ip, r3
400053a8:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
400053ac:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
400053b0:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
400053b4:	ebfff36b 	bl	40002168 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400053b8:	e5942038 	ldr	r2, [r4, #56]	; 0x38
400053bc:	e3550000 	cmp	r5, #0
400053c0:	13a03008 	movne	r3, #8
400053c4:	03a0300c 	moveq	r3, #12
400053c8:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
400053cc:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400053d0:	e3c2200f 	bic	r2, r2, #15
400053d4:	03a07002 	moveq	r7, #2
400053d8:	13a07000 	movne	r7, #0
400053dc:	e3560000 	cmp	r6, #0
400053e0:	11a06002 	movne	r6, r2
400053e4:	03826001 	orreq	r6, r2, #1
400053e8:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
400053ec:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400053f0:	e1867007 	orr	r7, r6, r7
400053f4:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
400053f8:	1a000003 	bne	4000540c <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400053fc:	e3a01055 	mov	r1, #85	; 0x55
	}
}
40005400:	e24bd01c 	sub	sp, fp, #28
40005404:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005408:	eafff2ff 	b	4000200c <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
4000540c:	e3a00000 	mov	r0, #0
40005410:	e3a01055 	mov	r1, #85	; 0x55
40005414:	e1a02000 	mov	r2, r0
40005418:	ebfff30e 	bl	40002058 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
4000541c:	e3a00000 	mov	r0, #0
40005420:	e3a01055 	mov	r1, #85	; 0x55
40005424:	ebfff2e5 	bl	40001fc0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40005428:	e3a00000 	mov	r0, #0
4000542c:	e3a01055 	mov	r1, #85	; 0x55
40005430:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
40005434:	e24bd01c 	sub	sp, fp, #28
40005438:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
4000543c:	eafff326 	b	400020dc <GIC_Set_Processor_Target>

40005440 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005440:	e1a0c00d 	mov	ip, sp
40005444:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005448:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
4000544c:	e24cb004 	sub	fp, ip, #4
40005450:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005454:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005458:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
4000545c:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005460:	e5942010 	ldr	r2, [r4, #16]
40005464:	e3a03000 	mov	r3, #0
40005468:	e3413381 	movt	r3, #4993	; 0x1381
4000546c:	e3120001 	tst	r2, #1
40005470:	0afffffa 	beq	40005460 <Uart1_GetString+0x20>
	return rURXH1;
40005474:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005478:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
4000547c:	e351000d 	cmp	r1, #13
40005480:	0a00001a 	beq	400054f0 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
40005484:	e3510008 	cmp	r1, #8
40005488:	0a000011 	beq	400054d4 <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000548c:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005490:	e5c51000 	strb	r1, [r5]
40005494:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005498:	0a000006 	beq	400054b8 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000549c:	e5942010 	ldr	r2, [r4, #16]
400054a0:	e3a03000 	mov	r3, #0
400054a4:	e3413381 	movt	r3, #4993	; 0x1381
400054a8:	e3120002 	tst	r2, #2
400054ac:	0afffffa 	beq	4000549c <Uart1_GetString+0x5c>
	rUTXH1 = data;
400054b0:	e5831020 	str	r1, [r3, #32]
400054b4:	eaffffe9 	b	40005460 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400054b8:	e5942010 	ldr	r2, [r4, #16]
400054bc:	e3a03000 	mov	r3, #0
400054c0:	e3413381 	movt	r3, #4993	; 0x1381
400054c4:	e3120002 	tst	r2, #2
400054c8:	0afffffa 	beq	400054b8 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
400054cc:	e5837020 	str	r7, [r3, #32]
400054d0:	eafffff1 	b	4000549c <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400054d4:	e1560005 	cmp	r6, r5
400054d8:	aaffffe0 	bge	40005460 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
400054dc:	e3060f1c 	movw	r0, #28444	; 0x6f1c
                string--;
400054e0:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400054e4:	e3440001 	movt	r0, #16385	; 0x4001
400054e8:	ebffff6a 	bl	40005298 <Uart1_Printf>
400054ec:	eaffffdb 	b	40005460 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400054f0:	e3a02000 	mov	r2, #0
400054f4:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400054f8:	e5931010 	ldr	r1, [r3, #16]
400054fc:	e3a02000 	mov	r2, #0
40005500:	e3412381 	movt	r2, #4993	; 0x1381
40005504:	e3110002 	tst	r1, #2
40005508:	0afffffa 	beq	400054f8 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000550c:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005510:	e3a0300d 	mov	r3, #13
40005514:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005518:	e5912010 	ldr	r2, [r1, #16]
4000551c:	e3a03000 	mov	r3, #0
40005520:	e3413381 	movt	r3, #4993	; 0x1381
40005524:	e3120002 	tst	r2, #2
40005528:	0afffffa 	beq	40005518 <Uart1_GetString+0xd8>
	rUTXH1 = data;
4000552c:	e3a0200a 	mov	r2, #10
40005530:	e5832020 	str	r2, [r3, #32]
40005534:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40005538 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40005538:	e1a0c00d 	mov	ip, sp
4000553c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40005540:	e24cb004 	sub	fp, ip, #4
40005544:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40005548:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000554c:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40005550:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005554:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005558:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000555c:	e5942010 	ldr	r2, [r4, #16]
40005560:	e3a03000 	mov	r3, #0
40005564:	e3413381 	movt	r3, #4993	; 0x1381
40005568:	e3120001 	tst	r2, #1
4000556c:	0afffffa 	beq	4000555c <Uart1_GetIntNum+0x24>
	return rURXH1;
40005570:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005574:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005578:	e351000d 	cmp	r1, #13
4000557c:	0a00001a 	beq	400055ec <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40005580:	e3510008 	cmp	r1, #8
40005584:	0a000011 	beq	400055d0 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005588:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
4000558c:	e5c51000 	strb	r1, [r5]
40005590:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005594:	0a000006 	beq	400055b4 <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005598:	e5942010 	ldr	r2, [r4, #16]
4000559c:	e3a03000 	mov	r3, #0
400055a0:	e3413381 	movt	r3, #4993	; 0x1381
400055a4:	e3120002 	tst	r2, #2
400055a8:	0afffffa 	beq	40005598 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
400055ac:	e5831020 	str	r1, [r3, #32]
400055b0:	eaffffe9 	b	4000555c <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400055b4:	e5942010 	ldr	r2, [r4, #16]
400055b8:	e3a03000 	mov	r3, #0
400055bc:	e3413381 	movt	r3, #4993	; 0x1381
400055c0:	e3120002 	tst	r2, #2
400055c4:	0afffffa 	beq	400055b4 <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
400055c8:	e5837020 	str	r7, [r3, #32]
400055cc:	eafffff1 	b	40005598 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400055d0:	e1550006 	cmp	r5, r6
400055d4:	daffffe0 	ble	4000555c <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
400055d8:	e3060f1c 	movw	r0, #28444	; 0x6f1c
                string--;
400055dc:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400055e0:	e3440001 	movt	r0, #16385	; 0x4001
400055e4:	ebffff2b 	bl	40005298 <Uart1_Printf>
400055e8:	eaffffdb 	b	4000555c <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400055ec:	e3a02000 	mov	r2, #0
400055f0:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400055f4:	e5931010 	ldr	r1, [r3, #16]
400055f8:	e3a02000 	mov	r2, #0
400055fc:	e3412381 	movt	r2, #4993	; 0x1381
40005600:	e3110002 	tst	r1, #2
40005604:	0afffffa 	beq	400055f4 <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005608:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
4000560c:	e3a0300d 	mov	r3, #13
40005610:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005614:	e5912010 	ldr	r2, [r1, #16]
40005618:	e3a03000 	mov	r3, #0
4000561c:	e3413381 	movt	r3, #4993	; 0x1381
40005620:	e3120002 	tst	r2, #2
40005624:	0afffffa 	beq	40005614 <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40005628:	e3a0200a 	mov	r2, #10
4000562c:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40005630:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
40005634:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40005638:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
4000563c:	03a04001 	moveq	r4, #1
        string++;
40005640:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
40005644:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005648:	e3530030 	cmp	r3, #48	; 0x30
4000564c:	0a00002f 	beq	40005710 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40005650:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40005654:	e1a00006 	mov	r0, r6
40005658:	eb0001b1 	bl	40005d24 <strlen>
4000565c:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40005660:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40005664:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40005668:	ba00002f 	blt	4000572c <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
4000566c:	e7d63000 	ldrb	r3, [r6, r0]
40005670:	e20330df 	and	r3, r3, #223	; 0xdf
40005674:	e3530048 	cmp	r3, #72	; 0x48
40005678:	1a00001c 	bne	400056f0 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
4000567c:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005680:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005684:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005688:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
4000568c:	0a000012 	beq	400056dc <Uart1_GetIntNum+0x1a4>
40005690:	e3072280 	movw	r2, #29312	; 0x7280
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005694:	e3a03000 	mov	r3, #0
40005698:	e3442001 	movt	r2, #16385	; 0x4001
4000569c:	e1a0c003 	mov	ip, r3
400056a0:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400056a4:	e7d62003 	ldrb	r2, [r6, r3]
400056a8:	e0871002 	add	r1, r7, r2
400056ac:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400056b0:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400056b4:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400056b8:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400056bc:	0a000003 	beq	400056d0 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
400056c0:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
400056c4:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
400056c8:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
400056cc:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
400056d0:	e2833001 	add	r3, r3, #1
400056d4:	e1550003 	cmp	r5, r3
400056d8:	aafffff1 	bge	400056a4 <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
400056dc:	e3540000 	cmp	r4, #0
400056e0:	126c0000 	rsbne	r0, ip, #0
400056e4:	01a0000c 	moveq	r0, ip
    }
    return result;
}
400056e8:	e24bd01c 	sub	sp, fp, #28
400056ec:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
400056f0:	e357000a 	cmp	r7, #10
400056f4:	1affffe5 	bne	40005690 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
400056f8:	e1a00006 	mov	r0, r6
400056fc:	eb00017c 	bl	40005cf4 <atoi>
        result = minus ? (-1*result):result;
40005700:	e3540000 	cmp	r4, #0
40005704:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
40005708:	e24bd01c 	sub	sp, fp, #28
4000570c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005710:	e5d63001 	ldrb	r3, [r6, #1]
40005714:	e20330df 	and	r3, r3, #223	; 0xdf
40005718:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
4000571c:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005720:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005724:	0affffca 	beq	40005654 <Uart1_GetIntNum+0x11c>
40005728:	eaffffc8 	b	40005650 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
4000572c:	e3e00000 	mvn	r0, #0
40005730:	eaffffec 	b	400056e8 <Uart1_GetIntNum+0x1b0>
40005734:	e320f000 	nop	{0}

40005738 <Run_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Run_App
Run_App:

	push	{r4, lr}
40005738:	e92d4010 	push	{r4, lr}
	mrs		r4, cpsr
4000573c:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40005740:	f102001f 	cps	#31
	mov 	sp, r1
40005744:	e1a0d001 	mov	sp, r1
	blx		r0
40005748:	e12fff30 	blx	r0
	msr		cpsr_cxsf, r4
4000574c:	e12ff004 	msr	CPSR_fsxc, r4
	pop		{r4, pc}
40005750:	e8bd8010 	pop	{r4, pc}

40005754 <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
40005754:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40005758:	f102001f 	cps	#31
	mov 	r0, sp
4000575c:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40005760:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
40005764:	e12fff1e 	bx	lr

40005768 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005768:	e59f0040 	ldr	r0, [pc, #64]	; 400057b0 <TLB_Type+0x8>
	bx 		lr
4000576c:	e12fff1e 	bx	lr

40005770 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005770:	e59f003c 	ldr	r0, [pc, #60]	; 400057b4 <TLB_Type+0xc>
	bx 		lr
40005774:	e12fff1e 	bx	lr

40005778 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40005778:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
4000577c:	e12fff1e 	bx	lr

40005780 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40005780:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
40005784:	e12fff1e 	bx	lr

40005788 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40005788:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
4000578c:	e12fff1e 	bx	lr

40005790 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40005790:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
40005794:	e12fff1e 	bx	lr

40005798 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40005798:	e1a0000d 	mov	r0, sp
	bx 		lr
4000579c:	e12fff1e 	bx	lr

400057a0 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
400057a0:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
400057a4:	e12fff1e 	bx	lr

400057a8 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
400057a8:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
400057ac:	e12fff1e 	bx	lr
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
400057b0:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
400057b4:	43800000 	orrmi	r0, r0, #0

400057b8 <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
400057b8:	f57ff04f 	dsb	sy
		        smc     #0
400057bc:	e1600070 	smc	0
		        isb
400057c0:	f57ff06f 	isb	sy
		        bx		lr
400057c4:	e12fff1e 	bx	lr

400057c8 <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
400057c8:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
400057cc:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400057d0:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400057d4:	e12fff1e 	bx	lr

400057d8 <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
400057d8:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
400057dc:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400057e0:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400057e4:	e12fff1e 	bx	lr

400057e8 <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
400057e8:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
400057ec:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400057f0:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400057f4:	e12fff1e 	bx	lr

400057f8 <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
400057f8:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
400057fc:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005800:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005804:	e12fff1e 	bx	lr

40005808 <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40005808:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
4000580c:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40005810:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005814:	e12fff1e 	bx	lr

40005818 <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40005818:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
4000581c:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40005820:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005824:	e12fff1e 	bx	lr

40005828 <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
40005828:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
4000582c:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40005830:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40005834:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
40005838:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
4000583c:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005840:	e12fff1e 	bx	lr

40005844 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
40005844:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
40005848:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
4000584c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40005850:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
40005854:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40005858:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
4000585c:	e12fff1e 	bx	lr

40005860 <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
40005860:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
40005864:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005868:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000586c:	e12fff1e 	bx	lr

40005870 <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
40005870:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
40005874:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005878:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000587c:	e12fff1e 	bx	lr

40005880 <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
40005880:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
40005884:	e12fff1e 	bx	lr

40005888 <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40005888:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
4000588c:	e12fff1e 	bx	lr

40005890 <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
40005890:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
40005894:	e12fff1e 	bx	lr

40005898 <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
40005898:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
4000589c:	e12fff1e 	bx	lr

400058a0 <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
400058a0:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
400058a4:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400058a8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400058ac:	e12fff1e 	bx	lr

400058b0 <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
400058b0:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
400058b4:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400058b8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400058bc:	e12fff1e 	bx	lr

400058c0 <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
400058c0:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
400058c4:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400058c8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400058cc:	e12fff1e 	bx	lr

400058d0 <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
400058d0:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
400058d4:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400058d8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400058dc:	e12fff1e 	bx	lr

400058e0 <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
400058e0:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
400058e4:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
400058e8:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
400058ec:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
400058f0:	e12fff1e 	bx	lr

400058f4 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
400058f4:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400058f8:	e12fff1e 	bx	lr

400058fc <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
400058fc:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
40005900:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
40005904:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005908:	e12fff1e 	bx	lr

4000590c <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
4000590c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
40005910:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40005914:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005918:	e12fff1e 	bx	lr

4000591c <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
4000591c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
40005920:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40005924:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005928:	e12fff1e 	bx	lr

4000592c <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
4000592c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
40005930:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40005934:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005938:	e12fff1e 	bx	lr

4000593c <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
4000593c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
40005940:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40005944:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005948:	e12fff1e 	bx	lr

4000594c <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
4000594c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
40005950:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005954:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005958:	e12fff1e 	bx	lr

4000595c <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
4000595c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
40005960:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005964:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005968:	e12fff1e 	bx	lr

4000596c <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
4000596c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40005970:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005974:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005978:	e12fff1e 	bx	lr

4000597c <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
4000597c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40005980:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005984:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005988:	e12fff1e 	bx	lr

4000598c <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
4000598c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40005990:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40005994:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005998:	e12fff1e 	bx	lr

4000599c <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
4000599c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
400059a0:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
400059a4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400059a8:	e12fff1e 	bx	lr

400059ac <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400059ac:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
400059b0:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400059b4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400059b8:	e12fff1e 	bx	lr

400059bc <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400059bc:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
400059c0:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400059c4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400059c8:	e12fff1e 	bx	lr

400059cc <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
400059cc:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
400059d0:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
400059d4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400059d8:	e12fff1e 	bx	lr

400059dc <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
400059dc:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
400059e0:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
400059e4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400059e8:	e12fff1e 	bx	lr

400059ec <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
400059ec:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                BX     lr
400059f0:	e12fff1e 	bx	lr

400059f4 <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
400059f4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
400059f8:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
400059fc:	e12fff1e 	bx	lr

40005a00 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40005a00:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
40005a04:	e12fff1e 	bx	lr

40005a08 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40005a08:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
40005a0c:	e12fff1e 	bx	lr

40005a10 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40005a10:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
40005a14:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40005a18:	e12fff1e 	bx	lr

40005a1c <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40005a1c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40005a20:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
40005a24:	f57ff04f 	dsb	sy
                BX     lr
40005a28:	e12fff1e 	bx	lr

40005a2c <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40005a2c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40005a30:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
40005a34:	f57ff04f 	dsb	sy
                BX     lr
40005a38:	e12fff1e 	bx	lr

40005a3c <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40005a3c:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40005a40:	f57ff04f 	dsb	sy
                BX     lr
40005a44:	e12fff1e 	bx	lr

40005a48 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40005a48:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40005a4c:	f57ff04f 	dsb	sy
                BX     lr
40005a50:	e12fff1e 	bx	lr

40005a54 <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
40005a54:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40005a58:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40005a5c:	f57ff04f 	dsb	sy
                BX     lr
40005a60:	e12fff1e 	bx	lr

40005a64 <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
40005a64:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40005a68:	f57ff04f 	dsb	sy
                BX     lr
40005a6c:	e12fff1e 	bx	lr

40005a70 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40005a70:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
40005a74:	f57ff04f 	dsb	sy
                BX     lr
40005a78:	e12fff1e 	bx	lr

40005a7c <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40005a7c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40005a80:	e12fff1e 	bx	lr

40005a84 <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
40005a84:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40005a88:	e12fff1e 	bx	lr

40005a8c <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40005a8c:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40005a90:	f57ff04f 	dsb	sy
                BX     lr
40005a94:	e12fff1e 	bx	lr

40005a98 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40005a98:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
40005a9c:	f57ff04f 	dsb	sy
                BX     lr
40005aa0:	e12fff1e 	bx	lr

40005aa4 <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
40005aa4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
40005aa8:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
40005aac:	e12fff1e 	bx	lr

40005ab0 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
40005ab0:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
40005ab4:	e12fff1e 	bx	lr

40005ab8 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
40005ab8:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
40005abc:	e12fff1e 	bx	lr

40005ac0 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
40005ac0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
40005ac4:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
40005ac8:	e12fff1e 	bx	lr

40005acc <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
40005acc:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
40005ad0:	e12fff1e 	bx	lr

40005ad4 <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
40005ad4:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
40005ad8:	e12fff1e 	bx	lr

40005adc <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
40005adc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
40005ae0:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
40005ae4:	e12fff1e 	bx	lr

40005ae8 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
40005ae8:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
40005aec:	e12fff1e 	bx	lr

40005af0 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
40005af0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
40005af4:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
40005af8:	e12fff1e 	bx	lr

40005afc <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
40005afc:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40005b00:	e12fff1e 	bx	lr

40005b04 <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
40005b04:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40005b08:	e12fff1e 	bx	lr

40005b0c <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40005b0c:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40005b10:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40005b14:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005b18:	e12fff1e 	bx	lr

40005b1c <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40005b1c:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40005b20:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40005b24:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005b28:	e12fff1e 	bx	lr

40005b2c <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40005b2c:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40005b30:	e12fff1e 	bx	lr

40005b34 <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
40005b34:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40005b38:	e12fff1e 	bx	lr

40005b3c <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40005b3c:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40005b40:	e12fff1e 	bx	lr

40005b44 <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
40005b44:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40005b48:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40005b4c:	e12fff1e 	bx	lr

40005b50 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005b50:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005b54:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005b58:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40005b5c:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40005b60:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
40005b64:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40005b68:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40005b6c:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40005b70:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
40005b74:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005b78:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005b7c:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40005b80:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005b84:	e3500003 	cmp	r0, #3
                BNE     1b
40005b88:	1afffffc 	bne	40005b80 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005b8c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005b90:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005b94:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005b98:	e3500000 	cmp	r0, #0
                BNE     2b
40005b9c:	1afffffc 	bne	40005b94 <CoCopyToL2Cache+0x44>

                BX     lr
40005ba0:	e12fff1e 	bx	lr

40005ba4 <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005ba4:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005ba8:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005bac:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40005bb0:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
40005bb4:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40005bb8:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40005bbc:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40005bc0:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005bc4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005bc8:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005bcc:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005bd0:	e3500003 	cmp	r0, #3
                BNE     1b
40005bd4:	1afffffc 	bne	40005bcc <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005bd8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005bdc:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005be0:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005be4:	e3500000 	cmp	r0, #0
                BNE     2b
40005be8:	1afffffc 	bne	40005be0 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
40005bec:	e12fff1e 	bx	lr

40005bf0 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005bf0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005bf4:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40005bf8:	e12fff1e 	bx	lr

40005bfc <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40005bfc:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40005c00:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
40005c04:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40005c08:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40005c0c:	e12fff1e 	bx	lr

40005c10 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40005c10:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
40005c14:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40005c18:	e12fff1e 	bx	lr

40005c1c <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40005c1c:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40005c20:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
40005c24:	e12fff1e 	bx	lr

40005c28 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40005c28:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40005c2c:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40005c30:	e12fff1e 	bx	lr

40005c34 <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
40005c34:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40005c38:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40005c3c:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40005c40:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
40005c44:	0a00001b 	beq	40005cb8 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40005c48:	e3a0a000 	mov	sl, #0

40005c4c <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40005c4c:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40005c50:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
40005c54:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40005c58:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40005c5c:	ba000012 	blt	40005cac <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40005c60:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
40005c64:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40005c68:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40005c6c:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40005c70:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
40005c74:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40005c78:	e59f403c 	ldr	r4, [pc, #60]	; 40005cbc <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40005c7c:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40005c80:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
40005c84:	e59f7034 	ldr	r7, [pc, #52]	; 40005cc0 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40005c88:	e01776a1 	ands	r7, r7, r1, lsr #13

40005c8c <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40005c8c:	e1a09004 	mov	r9, r4

40005c90 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40005c90:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
40005c94:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
40005c98:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
40005c9c:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
40005ca0:	aafffffa 	bge	40005c90 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
40005ca4:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
40005ca8:	aafffff7 	bge	40005c8c <Loop2>

40005cac <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
40005cac:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
40005cb0:	e153000a 	cmp	r3, sl
                BGT     Loop1
40005cb4:	caffffe4 	bgt	40005c4c <Loop1>

40005cb8 <Finished>:
Finished:
                POP     {r4-r10,pc}
40005cb8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
40005cbc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
40005cc0:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

40005cc4 <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
40005cc4:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
40005cc8:	e12fff1e 	bx	lr

40005ccc <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
40005ccc:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40005cd0:	e12fff1e 	bx	lr

40005cd4 <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
40005cd4:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40005cd8:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
40005cdc:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40005ce0:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
40005ce4:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40005ce8:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
40005cec:	0afffffc 	beq	40005ce4 <CoSetMpll+0x10>
                BX     lr
40005cf0:	e12fff1e 	bx	lr

40005cf4 <atoi>:
40005cf4:	e92d4008 	push	{r3, lr}
40005cf8:	e3a01000 	mov	r1, #0
40005cfc:	e3a0200a 	mov	r2, #10
40005d00:	eb000093 	bl	40005f54 <strtol>
40005d04:	e8bd4008 	pop	{r3, lr}
40005d08:	e12fff1e 	bx	lr

40005d0c <_atoi_r>:
40005d0c:	e92d4008 	push	{r3, lr}
40005d10:	e3a02000 	mov	r2, #0
40005d14:	e3a0300a 	mov	r3, #10
40005d18:	eb000019 	bl	40005d84 <_strtol_r>
40005d1c:	e8bd4008 	pop	{r3, lr}
40005d20:	e12fff1e 	bx	lr

40005d24 <strlen>:
40005d24:	e3c01003 	bic	r1, r0, #3
40005d28:	e2100003 	ands	r0, r0, #3
40005d2c:	e2600000 	rsb	r0, r0, #0
40005d30:	e4913004 	ldr	r3, [r1], #4
40005d34:	e280c004 	add	ip, r0, #4
40005d38:	e1a0c18c 	lsl	ip, ip, #3
40005d3c:	e3e02000 	mvn	r2, #0
40005d40:	11833c32 	orrne	r3, r3, r2, lsr ip
40005d44:	e3a0c001 	mov	ip, #1
40005d48:	e18cc40c 	orr	ip, ip, ip, lsl #8
40005d4c:	e18cc80c 	orr	ip, ip, ip, lsl #16
40005d50:	e043200c 	sub	r2, r3, ip
40005d54:	e1c22003 	bic	r2, r2, r3
40005d58:	e012238c 	ands	r2, r2, ip, lsl #7
40005d5c:	04913004 	ldreq	r3, [r1], #4
40005d60:	02800004 	addeq	r0, r0, #4
40005d64:	0afffff9 	beq	40005d50 <strlen+0x2c>
40005d68:	e31300ff 	tst	r3, #255	; 0xff
40005d6c:	12800001 	addne	r0, r0, #1
40005d70:	13130cff 	tstne	r3, #65280	; 0xff00
40005d74:	12800001 	addne	r0, r0, #1
40005d78:	131308ff 	tstne	r3, #16711680	; 0xff0000
40005d7c:	12800001 	addne	r0, r0, #1
40005d80:	e12fff1e 	bx	lr

40005d84 <_strtol_r>:
40005d84:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005d88:	e59fc1c0 	ldr	ip, [pc, #448]	; 40005f50 <_strtol_r+0x1cc>
40005d8c:	e24dd014 	sub	sp, sp, #20
40005d90:	e1a0b001 	mov	fp, r1
40005d94:	e59c7000 	ldr	r7, [ip]
40005d98:	e58d000c 	str	r0, [sp, #12]
40005d9c:	e1a08003 	mov	r8, r3
40005da0:	ea000000 	b	40005da8 <_strtol_r+0x24>
40005da4:	e1a01004 	mov	r1, r4
40005da8:	e1a04001 	mov	r4, r1
40005dac:	e4d45001 	ldrb	r5, [r4], #1
40005db0:	e0873005 	add	r3, r7, r5
40005db4:	e5d33001 	ldrb	r3, [r3, #1]
40005db8:	e2133008 	ands	r3, r3, #8
40005dbc:	1afffff8 	bne	40005da4 <_strtol_r+0x20>
40005dc0:	e355002d 	cmp	r5, #45	; 0x2d
40005dc4:	0a000051 	beq	40005f10 <_strtol_r+0x18c>
40005dc8:	e355002b 	cmp	r5, #43	; 0x2b
40005dcc:	05d15001 	ldrbeq	r5, [r1, #1]
40005dd0:	02814002 	addeq	r4, r1, #2
40005dd4:	e3d81010 	bics	r1, r8, #16
40005dd8:	1a000007 	bne	40005dfc <_strtol_r+0x78>
40005ddc:	e2781001 	rsbs	r1, r8, #1
40005de0:	33a01000 	movcc	r1, #0
40005de4:	e3550030 	cmp	r5, #48	; 0x30
40005de8:	0a00004c 	beq	40005f20 <_strtol_r+0x19c>
40005dec:	e3510000 	cmp	r1, #0
40005df0:	13a0800a 	movne	r8, #10
40005df4:	11a0a008 	movne	sl, r8
40005df8:	1a000000 	bne	40005e00 <_strtol_r+0x7c>
40005dfc:	e1a0a008 	mov	sl, r8
40005e00:	e3530000 	cmp	r3, #0
40005e04:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40005e08:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40005e0c:	e1a00006 	mov	r0, r6
40005e10:	e1a0100a 	mov	r1, sl
40005e14:	e98d000c 	stmib	sp, {r2, r3}
40005e18:	eb001d07 	bl	4000d23c <__aeabi_uidivmod>
40005e1c:	e1a00006 	mov	r0, r6
40005e20:	e1a09001 	mov	r9, r1
40005e24:	e3a06000 	mov	r6, #0
40005e28:	e1a0100a 	mov	r1, sl
40005e2c:	eb001cc5 	bl	4000d148 <__aeabi_uidiv>
40005e30:	e1a01006 	mov	r1, r6
40005e34:	e99d000c 	ldmib	sp, {r2, r3}
40005e38:	ea000009 	b	40005e64 <_strtol_r+0xe0>
40005e3c:	e1550009 	cmp	r5, r9
40005e40:	d3a0c000 	movle	ip, #0
40005e44:	c3a0c001 	movgt	ip, #1
40005e48:	e1510000 	cmp	r1, r0
40005e4c:	13a0c000 	movne	ip, #0
40005e50:	e35c0000 	cmp	ip, #0
40005e54:	1a000014 	bne	40005eac <_strtol_r+0x128>
40005e58:	e021519a 	mla	r1, sl, r1, r5
40005e5c:	e3a06001 	mov	r6, #1
40005e60:	e4d45001 	ldrb	r5, [r4], #1
40005e64:	e087c005 	add	ip, r7, r5
40005e68:	e5dcc001 	ldrb	ip, [ip, #1]
40005e6c:	e31c0004 	tst	ip, #4
40005e70:	12455030 	subne	r5, r5, #48	; 0x30
40005e74:	1a000005 	bne	40005e90 <_strtol_r+0x10c>
40005e78:	e21cc003 	ands	ip, ip, #3
40005e7c:	0a00000c 	beq	40005eb4 <_strtol_r+0x130>
40005e80:	e35c0001 	cmp	ip, #1
40005e84:	13a0c057 	movne	ip, #87	; 0x57
40005e88:	03a0c037 	moveq	ip, #55	; 0x37
40005e8c:	e06c5005 	rsb	r5, ip, r5
40005e90:	e1580005 	cmp	r8, r5
40005e94:	da000006 	ble	40005eb4 <_strtol_r+0x130>
40005e98:	e1510000 	cmp	r1, r0
40005e9c:	93a0c000 	movls	ip, #0
40005ea0:	83a0c001 	movhi	ip, #1
40005ea4:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40005ea8:	0affffe3 	beq	40005e3c <_strtol_r+0xb8>
40005eac:	e3e06000 	mvn	r6, #0
40005eb0:	eaffffea 	b	40005e60 <_strtol_r+0xdc>
40005eb4:	e3760001 	cmn	r6, #1
40005eb8:	0a00000a 	beq	40005ee8 <_strtol_r+0x164>
40005ebc:	e3530000 	cmp	r3, #0
40005ec0:	12611000 	rsbne	r1, r1, #0
40005ec4:	e3520000 	cmp	r2, #0
40005ec8:	e1a00001 	mov	r0, r1
40005ecc:	0a000002 	beq	40005edc <_strtol_r+0x158>
40005ed0:	e3560000 	cmp	r6, #0
40005ed4:	1a00000b 	bne	40005f08 <_strtol_r+0x184>
40005ed8:	e582b000 	str	fp, [r2]
40005edc:	e28dd014 	add	sp, sp, #20
40005ee0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005ee4:	e12fff1e 	bx	lr
40005ee8:	e3530000 	cmp	r3, #0
40005eec:	e59d100c 	ldr	r1, [sp, #12]
40005ef0:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40005ef4:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40005ef8:	e3a03022 	mov	r3, #34	; 0x22
40005efc:	e3520000 	cmp	r2, #0
40005f00:	e5813000 	str	r3, [r1]
40005f04:	0afffff4 	beq	40005edc <_strtol_r+0x158>
40005f08:	e244b001 	sub	fp, r4, #1
40005f0c:	eafffff1 	b	40005ed8 <_strtol_r+0x154>
40005f10:	e2814002 	add	r4, r1, #2
40005f14:	e5d15001 	ldrb	r5, [r1, #1]
40005f18:	e3a03001 	mov	r3, #1
40005f1c:	eaffffac 	b	40005dd4 <_strtol_r+0x50>
40005f20:	e5d40000 	ldrb	r0, [r4]
40005f24:	e20000df 	and	r0, r0, #223	; 0xdf
40005f28:	e3500058 	cmp	r0, #88	; 0x58
40005f2c:	0a000002 	beq	40005f3c <_strtol_r+0x1b8>
40005f30:	e3510000 	cmp	r1, #0
40005f34:	13a08008 	movne	r8, #8
40005f38:	eaffffaf 	b	40005dfc <_strtol_r+0x78>
40005f3c:	e3a08010 	mov	r8, #16
40005f40:	e5d45001 	ldrb	r5, [r4, #1]
40005f44:	e1a0a008 	mov	sl, r8
40005f48:	e2844002 	add	r4, r4, #2
40005f4c:	eaffffab 	b	40005e00 <_strtol_r+0x7c>
40005f50:	40017280 	andmi	r7, r1, r0, lsl #5

40005f54 <strtol>:
40005f54:	e59fc01c 	ldr	ip, [pc, #28]	; 40005f78 <strtol+0x24>
40005f58:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005f5c:	e1a04001 	mov	r4, r1
40005f60:	e1a03002 	mov	r3, r2
40005f64:	e1a01000 	mov	r1, r0
40005f68:	e1a02004 	mov	r2, r4
40005f6c:	e59c0000 	ldr	r0, [ip]
40005f70:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005f74:	eaffff82 	b	40005d84 <_strtol_r>
40005f78:	40017288 	andmi	r7, r1, r8, lsl #5

40005f7c <_vsprintf_r>:
40005f7c:	e92d4030 	push	{r4, r5, lr}
40005f80:	e24dd06c 	sub	sp, sp, #108	; 0x6c
40005f84:	e1a0e001 	mov	lr, r1
40005f88:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
40005f8c:	e3a05f82 	mov	r5, #520	; 0x208
40005f90:	e3e04000 	mvn	r4, #0
40005f94:	e1a0100d 	mov	r1, sp
40005f98:	e58de000 	str	lr, [sp]
40005f9c:	e58de010 	str	lr, [sp, #16]
40005fa0:	e1cd50bc 	strh	r5, [sp, #12]
40005fa4:	e58dc008 	str	ip, [sp, #8]
40005fa8:	e58dc014 	str	ip, [sp, #20]
40005fac:	e1cd40be 	strh	r4, [sp, #14]
40005fb0:	eb00000f 	bl	40005ff4 <_svfprintf_r>
40005fb4:	e59d3000 	ldr	r3, [sp]
40005fb8:	e3a02000 	mov	r2, #0
40005fbc:	e5c32000 	strb	r2, [r3]
40005fc0:	e28dd06c 	add	sp, sp, #108	; 0x6c
40005fc4:	e8bd4030 	pop	{r4, r5, lr}
40005fc8:	e12fff1e 	bx	lr

40005fcc <vsprintf>:
40005fcc:	e59fc01c 	ldr	ip, [pc, #28]	; 40005ff0 <vsprintf+0x24>
40005fd0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005fd4:	e1a04001 	mov	r4, r1
40005fd8:	e1a03002 	mov	r3, r2
40005fdc:	e1a01000 	mov	r1, r0
40005fe0:	e1a02004 	mov	r2, r4
40005fe4:	e59c0000 	ldr	r0, [ip]
40005fe8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005fec:	eaffffe2 	b	40005f7c <_vsprintf_r>
40005ff0:	40017288 	andmi	r7, r1, r8, lsl #5

40005ff4 <_svfprintf_r>:
40005ff4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005ff8:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40005ffc:	e58d3048 	str	r3, [sp, #72]	; 0x48
40006000:	e58d1030 	str	r1, [sp, #48]	; 0x30
40006004:	e58d2024 	str	r2, [sp, #36]	; 0x24
40006008:	e58d0038 	str	r0, [sp, #56]	; 0x38
4000600c:	eb000e19 	bl	40009878 <_localeconv_r>
40006010:	e5900000 	ldr	r0, [r0]
40006014:	e58d0054 	str	r0, [sp, #84]	; 0x54
40006018:	ebffff41 	bl	40005d24 <strlen>
4000601c:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40006020:	e1d430bc 	ldrh	r3, [r4, #12]
40006024:	e3130080 	tst	r3, #128	; 0x80
40006028:	e58d0060 	str	r0, [sp, #96]	; 0x60
4000602c:	0a000002 	beq	4000603c <_svfprintf_r+0x48>
40006030:	e5943010 	ldr	r3, [r4, #16]
40006034:	e3530000 	cmp	r3, #0
40006038:	0a000651 	beq	40007984 <_svfprintf_r+0x1990>
4000603c:	e3a03000 	mov	r3, #0
40006040:	e28d40c8 	add	r4, sp, #200	; 0xc8
40006044:	e59fcf94 	ldr	ip, [pc, #3988]	; 40006fe0 <_svfprintf_r+0xfec>
40006048:	e58d401c 	str	r4, [sp, #28]
4000604c:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40006050:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006054:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40006058:	e58d4094 	str	r4, [sp, #148]	; 0x94
4000605c:	e58d3058 	str	r3, [sp, #88]	; 0x58
40006060:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40006064:	e58d3068 	str	r3, [sp, #104]	; 0x68
40006068:	e58d3064 	str	r3, [sp, #100]	; 0x64
4000606c:	e58d3040 	str	r3, [sp, #64]	; 0x40
40006070:	e1a07004 	mov	r7, r4
40006074:	e28c9010 	add	r9, ip, #16
40006078:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000607c:	e5d43000 	ldrb	r3, [r4]
40006080:	e3530025 	cmp	r3, #37	; 0x25
40006084:	13530000 	cmpne	r3, #0
40006088:	0a0000a2 	beq	40006318 <_svfprintf_r+0x324>
4000608c:	e2843001 	add	r3, r4, #1
40006090:	e1a04003 	mov	r4, r3
40006094:	e5d33000 	ldrb	r3, [r3]
40006098:	e3530025 	cmp	r3, #37	; 0x25
4000609c:	13530000 	cmpne	r3, #0
400060a0:	e2843001 	add	r3, r4, #1
400060a4:	1afffff9 	bne	40006090 <_svfprintf_r+0x9c>
400060a8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400060ac:	e054500c 	subs	r5, r4, ip
400060b0:	0a00000d 	beq	400060ec <_svfprintf_r+0xf8>
400060b4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400060b8:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
400060bc:	e2833001 	add	r3, r3, #1
400060c0:	e3530007 	cmp	r3, #7
400060c4:	e0822005 	add	r2, r2, r5
400060c8:	e587c000 	str	ip, [r7]
400060cc:	e5875004 	str	r5, [r7, #4]
400060d0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400060d4:	e58d209c 	str	r2, [sp, #156]	; 0x9c
400060d8:	d2877008 	addle	r7, r7, #8
400060dc:	ca000077 	bgt	400062c0 <_svfprintf_r+0x2cc>
400060e0:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
400060e4:	e08cc005 	add	ip, ip, r5
400060e8:	e58dc040 	str	ip, [sp, #64]	; 0x40
400060ec:	e5d43000 	ldrb	r3, [r4]
400060f0:	e3530000 	cmp	r3, #0
400060f4:	0a000079 	beq	400062e0 <_svfprintf_r+0x2ec>
400060f8:	e2845001 	add	r5, r4, #1
400060fc:	e3e0c000 	mvn	ip, #0
40006100:	e3a03000 	mov	r3, #0
40006104:	e58d5024 	str	r5, [sp, #36]	; 0x24
40006108:	e5d48001 	ldrb	r8, [r4, #1]
4000610c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40006110:	e1a02003 	mov	r2, r3
40006114:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40006118:	e58d3044 	str	r3, [sp, #68]	; 0x44
4000611c:	e58d3020 	str	r3, [sp, #32]
40006120:	e1a03005 	mov	r3, r5
40006124:	e2833001 	add	r3, r3, #1
40006128:	e2481020 	sub	r1, r8, #32
4000612c:	e3510058 	cmp	r1, #88	; 0x58
40006130:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40006134:	ea000262 	b	40006ac4 <_svfprintf_r+0xad0>
40006138:	40006964 	andmi	r6, r0, r4, ror #18
4000613c:	40006ac4 	andmi	r6, r0, r4, asr #21
40006140:	40006ac4 	andmi	r6, r0, r4, asr #21
40006144:	40006974 	andmi	r6, r0, r4, ror r9
40006148:	40006ac4 	andmi	r6, r0, r4, asr #21
4000614c:	40006ac4 	andmi	r6, r0, r4, asr #21
40006150:	40006ac4 	andmi	r6, r0, r4, asr #21
40006154:	40006ac4 	andmi	r6, r0, r4, asr #21
40006158:	40006ac4 	andmi	r6, r0, r4, asr #21
4000615c:	40006ac4 	andmi	r6, r0, r4, asr #21
40006160:	40006988 	andmi	r6, r0, r8, lsl #19
40006164:	4000688c 	andmi	r6, r0, ip, lsl #17
40006168:	40006ac4 	andmi	r6, r0, r4, asr #21
4000616c:	400062ac 	andmi	r6, r0, ip, lsr #5
40006170:	400065a8 	andmi	r6, r0, r8, lsr #11
40006174:	40006ac4 	andmi	r6, r0, r4, asr #21
40006178:	40006a80 	andmi	r6, r0, r0, lsl #21
4000617c:	40006a94 	mulmi	r0, r4, sl
40006180:	40006a94 	mulmi	r0, r4, sl
40006184:	40006a94 	mulmi	r0, r4, sl
40006188:	40006a94 	mulmi	r0, r4, sl
4000618c:	40006a94 	mulmi	r0, r4, sl
40006190:	40006a94 	mulmi	r0, r4, sl
40006194:	40006a94 	mulmi	r0, r4, sl
40006198:	40006a94 	mulmi	r0, r4, sl
4000619c:	40006a94 	mulmi	r0, r4, sl
400061a0:	40006ac4 	andmi	r6, r0, r4, asr #21
400061a4:	40006ac4 	andmi	r6, r0, r4, asr #21
400061a8:	40006ac4 	andmi	r6, r0, r4, asr #21
400061ac:	40006ac4 	andmi	r6, r0, r4, asr #21
400061b0:	40006ac4 	andmi	r6, r0, r4, asr #21
400061b4:	40006ac4 	andmi	r6, r0, r4, asr #21
400061b8:	40006ac4 	andmi	r6, r0, r4, asr #21
400061bc:	40006ac4 	andmi	r6, r0, r4, asr #21
400061c0:	40006ac4 	andmi	r6, r0, r4, asr #21
400061c4:	40006ac4 	andmi	r6, r0, r4, asr #21
400061c8:	4000664c 	andmi	r6, r0, ip, asr #12
400061cc:	400066a4 	andmi	r6, r0, r4, lsr #13
400061d0:	40006ac4 	andmi	r6, r0, r4, asr #21
400061d4:	400066a4 	andmi	r6, r0, r4, lsr #13
400061d8:	40006ac4 	andmi	r6, r0, r4, asr #21
400061dc:	40006ac4 	andmi	r6, r0, r4, asr #21
400061e0:	40006ac4 	andmi	r6, r0, r4, asr #21
400061e4:	40006ac4 	andmi	r6, r0, r4, asr #21
400061e8:	4000674c 	andmi	r6, r0, ip, asr #14
400061ec:	40006ac4 	andmi	r6, r0, r4, asr #21
400061f0:	40006ac4 	andmi	r6, r0, r4, asr #21
400061f4:	40006760 	andmi	r6, r0, r0, ror #14
400061f8:	40006ac4 	andmi	r6, r0, r4, asr #21
400061fc:	40006ac4 	andmi	r6, r0, r4, asr #21
40006200:	40006ac4 	andmi	r6, r0, r4, asr #21
40006204:	40006ac4 	andmi	r6, r0, r4, asr #21
40006208:	40006ac4 	andmi	r6, r0, r4, asr #21
4000620c:	400065fc 	strdmi	r6, [r0], -ip
40006210:	40006ac4 	andmi	r6, r0, r4, asr #21
40006214:	40006ac4 	andmi	r6, r0, r4, asr #21
40006218:	400069f4 	strdmi	r6, [r0], -r4
4000621c:	40006ac4 	andmi	r6, r0, r4, asr #21
40006220:	40006ac4 	andmi	r6, r0, r4, asr #21
40006224:	40006ac4 	andmi	r6, r0, r4, asr #21
40006228:	40006ac4 	andmi	r6, r0, r4, asr #21
4000622c:	40006ac4 	andmi	r6, r0, r4, asr #21
40006230:	40006ac4 	andmi	r6, r0, r4, asr #21
40006234:	40006ac4 	andmi	r6, r0, r4, asr #21
40006238:	40006ac4 	andmi	r6, r0, r4, asr #21
4000623c:	40006ac4 	andmi	r6, r0, r4, asr #21
40006240:	40006ac4 	andmi	r6, r0, r4, asr #21
40006244:	400069b0 			; <UNDEFINED> instruction: 0x400069b0
40006248:	40006a40 	andmi	r6, r0, r0, asr #20
4000624c:	400066a4 	andmi	r6, r0, r4, lsr #13
40006250:	400066a4 	andmi	r6, r0, r4, lsr #13
40006254:	400066a4 	andmi	r6, r0, r4, lsr #13
40006258:	40006950 	andmi	r6, r0, r0, asr r9
4000625c:	40006a40 	andmi	r6, r0, r0, asr #20
40006260:	40006ac4 	andmi	r6, r0, r4, asr #21
40006264:	40006ac4 	andmi	r6, r0, r4, asr #21
40006268:	40006898 	mulmi	r0, r8, r8
4000626c:	40006ac4 	andmi	r6, r0, r4, asr #21
40006270:	400068c8 	andmi	r6, r0, r8, asr #17
40006274:	40006578 	andmi	r6, r0, r8, ror r5
40006278:	40006908 	andmi	r6, r0, r8, lsl #18
4000627c:	400067a0 	andmi	r6, r0, r0, lsr #15
40006280:	40006ac4 	andmi	r6, r0, r4, asr #21
40006284:	400067b4 			; <UNDEFINED> instruction: 0x400067b4
40006288:	40006ac4 	andmi	r6, r0, r4, asr #21
4000628c:	40006320 	andmi	r6, r0, r0, lsr #6
40006290:	40006ac4 	andmi	r6, r0, r4, asr #21
40006294:	40006ac4 	andmi	r6, r0, r4, asr #21
40006298:	40006828 	andmi	r6, r0, r8, lsr #16
4000629c:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
400062a0:	e2655000 	rsb	r5, r5, #0
400062a4:	e58d5044 	str	r5, [sp, #68]	; 0x44
400062a8:	e58d1048 	str	r1, [sp, #72]	; 0x48
400062ac:	e59dc020 	ldr	ip, [sp, #32]
400062b0:	e38cc004 	orr	ip, ip, #4
400062b4:	e58dc020 	str	ip, [sp, #32]
400062b8:	e5d38000 	ldrb	r8, [r3]
400062bc:	eaffff98 	b	40006124 <_svfprintf_r+0x130>
400062c0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400062c4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400062c8:	e28d2094 	add	r2, sp, #148	; 0x94
400062cc:	eb0013c6 	bl	4000b1ec <__ssprint_r>
400062d0:	e3500000 	cmp	r0, #0
400062d4:	1a000007 	bne	400062f8 <_svfprintf_r+0x304>
400062d8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400062dc:	eaffff7f 	b	400060e0 <_svfprintf_r+0xec>
400062e0:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
400062e4:	e3530000 	cmp	r3, #0
400062e8:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
400062ec:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
400062f0:	128d2094 	addne	r2, sp, #148	; 0x94
400062f4:	1b0013bc 	blne	4000b1ec <__ssprint_r>
400062f8:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400062fc:	e1d430bc 	ldrh	r3, [r4, #12]
40006300:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
40006304:	e3130040 	tst	r3, #64	; 0x40
40006308:	13e00000 	mvnne	r0, #0
4000630c:	e28ddf43 	add	sp, sp, #268	; 0x10c
40006310:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006314:	e12fff1e 	bx	lr
40006318:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000631c:	eaffff72 	b	400060ec <_svfprintf_r+0xf8>
40006320:	e59d5020 	ldr	r5, [sp, #32]
40006324:	e3150020 	tst	r5, #32
40006328:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000632c:	0a0000b9 	beq	40006618 <_svfprintf_r+0x624>
40006330:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006334:	e28c3007 	add	r3, ip, #7
40006338:	e3c33007 	bic	r3, r3, #7
4000633c:	e2834008 	add	r4, r3, #8
40006340:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006344:	e8930030 	ldm	r3, {r4, r5}
40006348:	e3a03001 	mov	r3, #1
4000634c:	e3a0a000 	mov	sl, #0
40006350:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40006354:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006358:	e35c0000 	cmp	ip, #0
4000635c:	a59dc020 	ldrge	ip, [sp, #32]
40006360:	a3ccc080 	bicge	ip, ip, #128	; 0x80
40006364:	a58dc020 	strge	ip, [sp, #32]
40006368:	e1940005 	orrs	r0, r4, r5
4000636c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006370:	03a02000 	moveq	r2, #0
40006374:	13a02001 	movne	r2, #1
40006378:	e35c0000 	cmp	ip, #0
4000637c:	13822001 	orrne	r2, r2, #1
40006380:	e3520000 	cmp	r2, #0
40006384:	0a0002cb 	beq	40006eb8 <_svfprintf_r+0xec4>
40006388:	e3530001 	cmp	r3, #1
4000638c:	0a0003b1 	beq	40007258 <_svfprintf_r+0x1264>
40006390:	e3530002 	cmp	r3, #2
40006394:	e28d20c7 	add	r2, sp, #199	; 0xc7
40006398:	1a00005b 	bne	4000650c <_svfprintf_r+0x518>
4000639c:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
400063a0:	e1a03224 	lsr	r3, r4, #4
400063a4:	e204000f 	and	r0, r4, #15
400063a8:	e1833e05 	orr	r3, r3, r5, lsl #28
400063ac:	e1a01225 	lsr	r1, r5, #4
400063b0:	e1a04003 	mov	r4, r3
400063b4:	e1a05001 	mov	r5, r1
400063b8:	e7dc3000 	ldrb	r3, [ip, r0]
400063bc:	e1940005 	orrs	r0, r4, r5
400063c0:	e1a06002 	mov	r6, r2
400063c4:	e5c23000 	strb	r3, [r2]
400063c8:	e2422001 	sub	r2, r2, #1
400063cc:	1afffff3 	bne	400063a0 <_svfprintf_r+0x3ac>
400063d0:	e59d301c 	ldr	r3, [sp, #28]
400063d4:	e0663003 	rsb	r3, r6, r3
400063d8:	e58d3034 	str	r3, [sp, #52]	; 0x34
400063dc:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400063e0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400063e4:	e3a05000 	mov	r5, #0
400063e8:	e15c0004 	cmp	ip, r4
400063ec:	b1a0c004 	movlt	ip, r4
400063f0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400063f4:	e58d5050 	str	r5, [sp, #80]	; 0x50
400063f8:	e35a0000 	cmp	sl, #0
400063fc:	0a000002 	beq	4000640c <_svfprintf_r+0x418>
40006400:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
40006404:	e2844001 	add	r4, r4, #1
40006408:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000640c:	e59d5020 	ldr	r5, [sp, #32]
40006410:	e215b002 	ands	fp, r5, #2
40006414:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
40006418:	e59d3020 	ldr	r3, [sp, #32]
4000641c:	128cc002 	addne	ip, ip, #2
40006420:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
40006424:	e2133084 	ands	r3, r3, #132	; 0x84
40006428:	e58d304c 	str	r3, [sp, #76]	; 0x4c
4000642c:	1a0001ae 	bne	40006aec <_svfprintf_r+0xaf8>
40006430:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
40006434:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006438:	e06c5004 	rsb	r5, ip, r4
4000643c:	e3550000 	cmp	r5, #0
40006440:	da0001a9 	ble	40006aec <_svfprintf_r+0xaf8>
40006444:	e3550010 	cmp	r5, #16
40006448:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000644c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40006450:	e59fab88 	ldr	sl, [pc, #2952]	; 40006fe0 <_svfprintf_r+0xfec>
40006454:	da000021 	ble	400064e0 <_svfprintf_r+0x4ec>
40006458:	e58d606c 	str	r6, [sp, #108]	; 0x6c
4000645c:	e1a00007 	mov	r0, r7
40006460:	e3a04010 	mov	r4, #16
40006464:	e1a07005 	mov	r7, r5
40006468:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
4000646c:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40006470:	ea000002 	b	40006480 <_svfprintf_r+0x48c>
40006474:	e2477010 	sub	r7, r7, #16
40006478:	e3570010 	cmp	r7, #16
4000647c:	da000014 	ble	400064d4 <_svfprintf_r+0x4e0>
40006480:	e2822001 	add	r2, r2, #1
40006484:	e59f3b54 	ldr	r3, [pc, #2900]	; 40006fe0 <_svfprintf_r+0xfec>
40006488:	e3520007 	cmp	r2, #7
4000648c:	e2811010 	add	r1, r1, #16
40006490:	e8800018 	stm	r0, {r3, r4}
40006494:	e58d2098 	str	r2, [sp, #152]	; 0x98
40006498:	e58d109c 	str	r1, [sp, #156]	; 0x9c
4000649c:	d2800008 	addle	r0, r0, #8
400064a0:	dafffff3 	ble	40006474 <_svfprintf_r+0x480>
400064a4:	e1a00005 	mov	r0, r5
400064a8:	e1a01006 	mov	r1, r6
400064ac:	e28d2094 	add	r2, sp, #148	; 0x94
400064b0:	eb00134d 	bl	4000b1ec <__ssprint_r>
400064b4:	e3500000 	cmp	r0, #0
400064b8:	1affff8e 	bne	400062f8 <_svfprintf_r+0x304>
400064bc:	e2477010 	sub	r7, r7, #16
400064c0:	e3570010 	cmp	r7, #16
400064c4:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400064c8:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400064cc:	e28d00c8 	add	r0, sp, #200	; 0xc8
400064d0:	caffffea 	bgt	40006480 <_svfprintf_r+0x48c>
400064d4:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
400064d8:	e1a05007 	mov	r5, r7
400064dc:	e1a07000 	mov	r7, r0
400064e0:	e2822001 	add	r2, r2, #1
400064e4:	e0854001 	add	r4, r5, r1
400064e8:	e3520007 	cmp	r2, #7
400064ec:	e58d2098 	str	r2, [sp, #152]	; 0x98
400064f0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400064f4:	e587a000 	str	sl, [r7]
400064f8:	e5875004 	str	r5, [r7, #4]
400064fc:	ca00035f 	bgt	40007280 <_svfprintf_r+0x128c>
40006500:	e2877008 	add	r7, r7, #8
40006504:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006508:	ea000178 	b	40006af0 <_svfprintf_r+0xafc>
4000650c:	e1a031a4 	lsr	r3, r4, #3
40006510:	e1833e85 	orr	r3, r3, r5, lsl #29
40006514:	e1a001a5 	lsr	r0, r5, #3
40006518:	e2041007 	and	r1, r4, #7
4000651c:	e1a05000 	mov	r5, r0
40006520:	e1a04003 	mov	r4, r3
40006524:	e1940005 	orrs	r0, r4, r5
40006528:	e2813030 	add	r3, r1, #48	; 0x30
4000652c:	e1a06002 	mov	r6, r2
40006530:	e5c23000 	strb	r3, [r2]
40006534:	e2422001 	sub	r2, r2, #1
40006538:	1afffff3 	bne	4000650c <_svfprintf_r+0x518>
4000653c:	e59d4020 	ldr	r4, [sp, #32]
40006540:	e3140001 	tst	r4, #1
40006544:	e1a01006 	mov	r1, r6
40006548:	0a000348 	beq	40007270 <_svfprintf_r+0x127c>
4000654c:	e3530030 	cmp	r3, #48	; 0x30
40006550:	059dc01c 	ldreq	ip, [sp, #28]
40006554:	159d401c 	ldrne	r4, [sp, #28]
40006558:	11a06002 	movne	r6, r2
4000655c:	0066c00c 	rsbeq	ip, r6, ip
40006560:	13a03030 	movne	r3, #48	; 0x30
40006564:	10664004 	rsbne	r4, r6, r4
40006568:	058dc034 	streq	ip, [sp, #52]	; 0x34
4000656c:	158d4034 	strne	r4, [sp, #52]	; 0x34
40006570:	15413001 	strbne	r3, [r1, #-1]
40006574:	eaffff98 	b	400063dc <_svfprintf_r+0x3e8>
40006578:	e59dc020 	ldr	ip, [sp, #32]
4000657c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006580:	e21c3020 	ands	r3, ip, #32
40006584:	0a00007c 	beq	4000677c <_svfprintf_r+0x788>
40006588:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000658c:	e2843007 	add	r3, r4, #7
40006590:	e3c33007 	bic	r3, r3, #7
40006594:	e2835008 	add	r5, r3, #8
40006598:	e58d5048 	str	r5, [sp, #72]	; 0x48
4000659c:	e8930030 	ldm	r3, {r4, r5}
400065a0:	e3a03000 	mov	r3, #0
400065a4:	eaffff68 	b	4000634c <_svfprintf_r+0x358>
400065a8:	e5d38000 	ldrb	r8, [r3]
400065ac:	e358002a 	cmp	r8, #42	; 0x2a
400065b0:	e2830001 	add	r0, r3, #1
400065b4:	0a00063c 	beq	40007eac <_svfprintf_r+0x1eb8>
400065b8:	e2481030 	sub	r1, r8, #48	; 0x30
400065bc:	e3510009 	cmp	r1, #9
400065c0:	83a04000 	movhi	r4, #0
400065c4:	81a03000 	movhi	r3, r0
400065c8:	858d4028 	strhi	r4, [sp, #40]	; 0x28
400065cc:	8afffed5 	bhi	40006128 <_svfprintf_r+0x134>
400065d0:	e3a03000 	mov	r3, #0
400065d4:	e4d08001 	ldrb	r8, [r0], #1
400065d8:	e0833103 	add	r3, r3, r3, lsl #2
400065dc:	e0813083 	add	r3, r1, r3, lsl #1
400065e0:	e2481030 	sub	r1, r8, #48	; 0x30
400065e4:	e3510009 	cmp	r1, #9
400065e8:	9afffff9 	bls	400065d4 <_svfprintf_r+0x5e0>
400065ec:	e1833fc3 	orr	r3, r3, r3, asr #31
400065f0:	e58d3028 	str	r3, [sp, #40]	; 0x28
400065f4:	e1a03000 	mov	r3, r0
400065f8:	eafffeca 	b	40006128 <_svfprintf_r+0x134>
400065fc:	e59d4020 	ldr	r4, [sp, #32]
40006600:	e3844010 	orr	r4, r4, #16
40006604:	e58d4020 	str	r4, [sp, #32]
40006608:	e59d5020 	ldr	r5, [sp, #32]
4000660c:	e3150020 	tst	r5, #32
40006610:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006614:	1affff45 	bne	40006330 <_svfprintf_r+0x33c>
40006618:	e59d5020 	ldr	r5, [sp, #32]
4000661c:	e3150010 	tst	r5, #16
40006620:	1a00035d 	bne	4000739c <_svfprintf_r+0x13a8>
40006624:	e59d4020 	ldr	r4, [sp, #32]
40006628:	e3140040 	tst	r4, #64	; 0x40
4000662c:	0a00035a 	beq	4000739c <_svfprintf_r+0x13a8>
40006630:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006634:	e1d540b0 	ldrh	r4, [r5]
40006638:	e2855004 	add	r5, r5, #4
4000663c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006640:	e3a03001 	mov	r3, #1
40006644:	e3a05000 	mov	r5, #0
40006648:	eaffff3f 	b	4000634c <_svfprintf_r+0x358>
4000664c:	e59d5020 	ldr	r5, [sp, #32]
40006650:	e3855010 	orr	r5, r5, #16
40006654:	e58d5020 	str	r5, [sp, #32]
40006658:	e59dc020 	ldr	ip, [sp, #32]
4000665c:	e31c0020 	tst	ip, #32
40006660:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006664:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006668:	0a0000f9 	beq	40006a54 <_svfprintf_r+0xa60>
4000666c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006670:	e2841007 	add	r1, r4, #7
40006674:	e3c11007 	bic	r1, r1, #7
40006678:	e891000c 	ldm	r1, {r2, r3}
4000667c:	e2811008 	add	r1, r1, #8
40006680:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006684:	e1a04002 	mov	r4, r2
40006688:	e1a05003 	mov	r5, r3
4000668c:	e3520000 	cmp	r2, #0
40006690:	e2d30000 	sbcs	r0, r3, #0
40006694:	ba0003e4 	blt	4000762c <_svfprintf_r+0x1638>
40006698:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000669c:	e3a03001 	mov	r3, #1
400066a0:	eaffff2b 	b	40006354 <_svfprintf_r+0x360>
400066a4:	e59d4020 	ldr	r4, [sp, #32]
400066a8:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400066ac:	e58d3024 	str	r3, [sp, #36]	; 0x24
400066b0:	e3140008 	tst	r4, #8
400066b4:	e2853007 	add	r3, r5, #7
400066b8:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400066bc:	e3c33007 	bic	r3, r3, #7
400066c0:	0a0003f0 	beq	40007688 <_svfprintf_r+0x1694>
400066c4:	e283c008 	add	ip, r3, #8
400066c8:	e5934000 	ldr	r4, [r3]
400066cc:	e5933004 	ldr	r3, [r3, #4]
400066d0:	e58dc048 	str	ip, [sp, #72]	; 0x48
400066d4:	e58d4058 	str	r4, [sp, #88]	; 0x58
400066d8:	e58d305c 	str	r3, [sp, #92]	; 0x5c
400066dc:	e28d0058 	add	r0, sp, #88	; 0x58
400066e0:	e8900003 	ldm	r0, {r0, r1}
400066e4:	eb001208 	bl	4000af0c <__fpclassifyd>
400066e8:	e3500001 	cmp	r0, #1
400066ec:	e28d0058 	add	r0, sp, #88	; 0x58
400066f0:	e8900003 	ldm	r0, {r0, r1}
400066f4:	1a0003d2 	bne	40007644 <_svfprintf_r+0x1650>
400066f8:	e3a03000 	mov	r3, #0
400066fc:	e3a02000 	mov	r2, #0
40006700:	eb001d3d 	bl	4000dbfc <__aeabi_dcmplt>
40006704:	e59d4020 	ldr	r4, [sp, #32]
40006708:	e3500000 	cmp	r0, #0
4000670c:	13a0a02d 	movne	sl, #45	; 0x2d
40006710:	e59f38cc 	ldr	r3, [pc, #2252]	; 40006fe4 <_svfprintf_r+0xff0>
40006714:	e3a05003 	mov	r5, #3
40006718:	e3a0c000 	mov	ip, #0
4000671c:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40006720:	15cda077 	strbne	sl, [sp, #119]	; 0x77
40006724:	e3c44080 	bic	r4, r4, #128	; 0x80
40006728:	e3580047 	cmp	r8, #71	; 0x47
4000672c:	e59f68b4 	ldr	r6, [pc, #2228]	; 40006fe8 <_svfprintf_r+0xff4>
40006730:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40006734:	e58dc028 	str	ip, [sp, #40]	; 0x28
40006738:	e58d4020 	str	r4, [sp, #32]
4000673c:	d1a06003 	movle	r6, r3
40006740:	e58d5034 	str	r5, [sp, #52]	; 0x34
40006744:	e58dc050 	str	ip, [sp, #80]	; 0x50
40006748:	eaffff2a 	b	400063f8 <_svfprintf_r+0x404>
4000674c:	e59d4020 	ldr	r4, [sp, #32]
40006750:	e3844008 	orr	r4, r4, #8
40006754:	e58d4020 	str	r4, [sp, #32]
40006758:	e5d38000 	ldrb	r8, [r3]
4000675c:	eafffe70 	b	40006124 <_svfprintf_r+0x130>
40006760:	e59d5020 	ldr	r5, [sp, #32]
40006764:	e3855010 	orr	r5, r5, #16
40006768:	e58d5020 	str	r5, [sp, #32]
4000676c:	e59dc020 	ldr	ip, [sp, #32]
40006770:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006774:	e21c3020 	ands	r3, ip, #32
40006778:	1affff82 	bne	40006588 <_svfprintf_r+0x594>
4000677c:	e59dc020 	ldr	ip, [sp, #32]
40006780:	e21c2010 	ands	r2, ip, #16
40006784:	0a0003d0 	beq	400076cc <_svfprintf_r+0x16d8>
40006788:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000678c:	e5954000 	ldr	r4, [r5]
40006790:	e2855004 	add	r5, r5, #4
40006794:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006798:	e3a05000 	mov	r5, #0
4000679c:	eafffeea 	b	4000634c <_svfprintf_r+0x358>
400067a0:	e59d5020 	ldr	r5, [sp, #32]
400067a4:	e3855020 	orr	r5, r5, #32
400067a8:	e58d5020 	str	r5, [sp, #32]
400067ac:	e5d38000 	ldrb	r8, [r3]
400067b0:	eafffe5b 	b	40006124 <_svfprintf_r+0x130>
400067b4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400067b8:	e5946000 	ldr	r6, [r4]
400067bc:	e3a05000 	mov	r5, #0
400067c0:	e1560005 	cmp	r6, r5
400067c4:	e58d3024 	str	r3, [sp, #36]	; 0x24
400067c8:	e2844004 	add	r4, r4, #4
400067cc:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
400067d0:	0a000505 	beq	40007bec <_svfprintf_r+0x1bf8>
400067d4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400067d8:	e35c0000 	cmp	ip, #0
400067dc:	e1a00006 	mov	r0, r6
400067e0:	ba0004e2 	blt	40007b70 <_svfprintf_r+0x1b7c>
400067e4:	e1a01005 	mov	r1, r5
400067e8:	e1a0200c 	mov	r2, ip
400067ec:	eb000df8 	bl	40009fd4 <memchr>
400067f0:	e3500000 	cmp	r0, #0
400067f4:	0a00051b 	beq	40007c68 <_svfprintf_r+0x1c74>
400067f8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400067fc:	e0660000 	rsb	r0, r6, r0
40006800:	e15c0000 	cmp	ip, r0
40006804:	a1a0c000 	movge	ip, r0
40006808:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000680c:	e1cc4fcc 	bic	r4, ip, ip, asr #31
40006810:	e58dc034 	str	ip, [sp, #52]	; 0x34
40006814:	e58d5028 	str	r5, [sp, #40]	; 0x28
40006818:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000681c:	e58d5050 	str	r5, [sp, #80]	; 0x50
40006820:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006824:	eafffef3 	b	400063f8 <_svfprintf_r+0x404>
40006828:	e59d5020 	ldr	r5, [sp, #32]
4000682c:	e59f47b8 	ldr	r4, [pc, #1976]	; 40006fec <_svfprintf_r+0xff8>
40006830:	e3150020 	tst	r5, #32
40006834:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006838:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
4000683c:	e58d4068 	str	r4, [sp, #104]	; 0x68
40006840:	0a000072 	beq	40006a10 <_svfprintf_r+0xa1c>
40006844:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006848:	e28c3007 	add	r3, ip, #7
4000684c:	e3c33007 	bic	r3, r3, #7
40006850:	e2834008 	add	r4, r3, #8
40006854:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006858:	e8930030 	ldm	r3, {r4, r5}
4000685c:	e59dc020 	ldr	ip, [sp, #32]
40006860:	e31c0001 	tst	ip, #1
40006864:	0a00023f 	beq	40007168 <_svfprintf_r+0x1174>
40006868:	e1940005 	orrs	r0, r4, r5
4000686c:	0a00023d 	beq	40007168 <_svfprintf_r+0x1174>
40006870:	e3a03030 	mov	r3, #48	; 0x30
40006874:	e38cc002 	orr	ip, ip, #2
40006878:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
4000687c:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006880:	e58dc020 	str	ip, [sp, #32]
40006884:	e3a03002 	mov	r3, #2
40006888:	eafffeaf 	b	4000634c <_svfprintf_r+0x358>
4000688c:	e5d38000 	ldrb	r8, [r3]
40006890:	e3a0202b 	mov	r2, #43	; 0x2b
40006894:	eafffe22 	b	40006124 <_svfprintf_r+0x130>
40006898:	e5d38000 	ldrb	r8, [r3]
4000689c:	e358006c 	cmp	r8, #108	; 0x6c
400068a0:	059dc020 	ldreq	ip, [sp, #32]
400068a4:	159d4020 	ldrne	r4, [sp, #32]
400068a8:	e1a01003 	mov	r1, r3
400068ac:	038cc020 	orreq	ip, ip, #32
400068b0:	13844010 	orrne	r4, r4, #16
400068b4:	02833001 	addeq	r3, r3, #1
400068b8:	058dc020 	streq	ip, [sp, #32]
400068bc:	05d18001 	ldrbeq	r8, [r1, #1]
400068c0:	158d4020 	strne	r4, [sp, #32]
400068c4:	eafffe16 	b	40006124 <_svfprintf_r+0x130>
400068c8:	e59dc020 	ldr	ip, [sp, #32]
400068cc:	e31c0020 	tst	ip, #32
400068d0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400068d4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400068d8:	0a000371 	beq	400076a4 <_svfprintf_r+0x16b0>
400068dc:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400068e0:	e5941000 	ldr	r1, [r4]
400068e4:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400068e8:	e1a05fc4 	asr	r5, r4, #31
400068ec:	e1a03005 	mov	r3, r5
400068f0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400068f4:	e1a02004 	mov	r2, r4
400068f8:	e2855004 	add	r5, r5, #4
400068fc:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006900:	e881000c 	stm	r1, {r2, r3}
40006904:	eafffddb 	b	40006078 <_svfprintf_r+0x84>
40006908:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000690c:	e59d5020 	ldr	r5, [sp, #32]
40006910:	e28cc004 	add	ip, ip, #4
40006914:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006918:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
4000691c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006920:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40006fec <_svfprintf_r+0xff8>
40006924:	e3855002 	orr	r5, r5, #2
40006928:	e5934000 	ldr	r4, [r3]
4000692c:	e3a08078 	mov	r8, #120	; 0x78
40006930:	e3a03030 	mov	r3, #48	; 0x30
40006934:	e58d5020 	str	r5, [sp, #32]
40006938:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
4000693c:	e3a05000 	mov	r5, #0
40006940:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006944:	e58dc068 	str	ip, [sp, #104]	; 0x68
40006948:	e3a03002 	mov	r3, #2
4000694c:	eafffe7e 	b	4000634c <_svfprintf_r+0x358>
40006950:	e59d5020 	ldr	r5, [sp, #32]
40006954:	e3855040 	orr	r5, r5, #64	; 0x40
40006958:	e58d5020 	str	r5, [sp, #32]
4000695c:	e5d38000 	ldrb	r8, [r3]
40006960:	eafffdef 	b	40006124 <_svfprintf_r+0x130>
40006964:	e3520000 	cmp	r2, #0
40006968:	e5d38000 	ldrb	r8, [r3]
4000696c:	03a02020 	moveq	r2, #32
40006970:	eafffdeb 	b	40006124 <_svfprintf_r+0x130>
40006974:	e59d5020 	ldr	r5, [sp, #32]
40006978:	e3855001 	orr	r5, r5, #1
4000697c:	e58d5020 	str	r5, [sp, #32]
40006980:	e5d38000 	ldrb	r8, [r3]
40006984:	eafffde6 	b	40006124 <_svfprintf_r+0x130>
40006988:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000698c:	e59cc000 	ldr	ip, [ip]
40006990:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006994:	e35c0000 	cmp	ip, #0
40006998:	e58dc044 	str	ip, [sp, #68]	; 0x44
4000699c:	e2841004 	add	r1, r4, #4
400069a0:	bafffe3d 	blt	4000629c <_svfprintf_r+0x2a8>
400069a4:	e58d1048 	str	r1, [sp, #72]	; 0x48
400069a8:	e5d38000 	ldrb	r8, [r3]
400069ac:	eafffddc 	b	40006124 <_svfprintf_r+0x130>
400069b0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400069b4:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
400069b8:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400069bc:	e5932000 	ldr	r2, [r3]
400069c0:	e3a0c001 	mov	ip, #1
400069c4:	e2844004 	add	r4, r4, #4
400069c8:	e3a03000 	mov	r3, #0
400069cc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400069d0:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
400069d4:	e58d4048 	str	r4, [sp, #72]	; 0x48
400069d8:	e1a0a003 	mov	sl, r3
400069dc:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
400069e0:	e58da028 	str	sl, [sp, #40]	; 0x28
400069e4:	e58da050 	str	sl, [sp, #80]	; 0x50
400069e8:	e58dc034 	str	ip, [sp, #52]	; 0x34
400069ec:	e28d60a0 	add	r6, sp, #160	; 0xa0
400069f0:	eafffe85 	b	4000640c <_svfprintf_r+0x418>
400069f4:	e59d5020 	ldr	r5, [sp, #32]
400069f8:	e59f45f0 	ldr	r4, [pc, #1520]	; 40006ff0 <_svfprintf_r+0xffc>
400069fc:	e3150020 	tst	r5, #32
40006a00:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006a04:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006a08:	e58d4068 	str	r4, [sp, #104]	; 0x68
40006a0c:	1affff8c 	bne	40006844 <_svfprintf_r+0x850>
40006a10:	e59d5020 	ldr	r5, [sp, #32]
40006a14:	e3150010 	tst	r5, #16
40006a18:	1a000266 	bne	400073b8 <_svfprintf_r+0x13c4>
40006a1c:	e59d4020 	ldr	r4, [sp, #32]
40006a20:	e3140040 	tst	r4, #64	; 0x40
40006a24:	0a000263 	beq	400073b8 <_svfprintf_r+0x13c4>
40006a28:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006a2c:	e1d540b0 	ldrh	r4, [r5]
40006a30:	e2855004 	add	r5, r5, #4
40006a34:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006a38:	e3a05000 	mov	r5, #0
40006a3c:	eaffff86 	b	4000685c <_svfprintf_r+0x868>
40006a40:	e59dc020 	ldr	ip, [sp, #32]
40006a44:	e31c0020 	tst	ip, #32
40006a48:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006a4c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006a50:	1affff05 	bne	4000666c <_svfprintf_r+0x678>
40006a54:	e59d5020 	ldr	r5, [sp, #32]
40006a58:	e3150010 	tst	r5, #16
40006a5c:	0a000327 	beq	40007700 <_svfprintf_r+0x170c>
40006a60:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006a64:	e59c4000 	ldr	r4, [ip]
40006a68:	e28cc004 	add	ip, ip, #4
40006a6c:	e1a05fc4 	asr	r5, r4, #31
40006a70:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006a74:	e1a02004 	mov	r2, r4
40006a78:	e1a03005 	mov	r3, r5
40006a7c:	eaffff02 	b	4000668c <_svfprintf_r+0x698>
40006a80:	e59d5020 	ldr	r5, [sp, #32]
40006a84:	e3855080 	orr	r5, r5, #128	; 0x80
40006a88:	e58d5020 	str	r5, [sp, #32]
40006a8c:	e5d38000 	ldrb	r8, [r3]
40006a90:	eafffda3 	b	40006124 <_svfprintf_r+0x130>
40006a94:	e3a0c000 	mov	ip, #0
40006a98:	e58dc044 	str	ip, [sp, #68]	; 0x44
40006a9c:	e2481030 	sub	r1, r8, #48	; 0x30
40006aa0:	e1a0000c 	mov	r0, ip
40006aa4:	e4d38001 	ldrb	r8, [r3], #1
40006aa8:	e0800100 	add	r0, r0, r0, lsl #2
40006aac:	e0810080 	add	r0, r1, r0, lsl #1
40006ab0:	e2481030 	sub	r1, r8, #48	; 0x30
40006ab4:	e3510009 	cmp	r1, #9
40006ab8:	9afffff9 	bls	40006aa4 <_svfprintf_r+0xab0>
40006abc:	e58d0044 	str	r0, [sp, #68]	; 0x44
40006ac0:	eafffd98 	b	40006128 <_svfprintf_r+0x134>
40006ac4:	e3580000 	cmp	r8, #0
40006ac8:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006acc:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006ad0:	0afffe02 	beq	400062e0 <_svfprintf_r+0x2ec>
40006ad4:	e3a03000 	mov	r3, #0
40006ad8:	e3a0c001 	mov	ip, #1
40006adc:	e1a0a003 	mov	sl, r3
40006ae0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40006ae4:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
40006ae8:	eaffffbb 	b	400069dc <_svfprintf_r+0x9e8>
40006aec:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006af0:	e35a0000 	cmp	sl, #0
40006af4:	0a00000a 	beq	40006b24 <_svfprintf_r+0xb30>
40006af8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006afc:	e2833001 	add	r3, r3, #1
40006b00:	e3530007 	cmp	r3, #7
40006b04:	e2844001 	add	r4, r4, #1
40006b08:	e28d2077 	add	r2, sp, #119	; 0x77
40006b0c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006b10:	e3a03001 	mov	r3, #1
40006b14:	e887000c 	stm	r7, {r2, r3}
40006b18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006b1c:	d2877008 	addle	r7, r7, #8
40006b20:	ca00017e 	bgt	40007120 <_svfprintf_r+0x112c>
40006b24:	e35b0000 	cmp	fp, #0
40006b28:	0a00000a 	beq	40006b58 <_svfprintf_r+0xb64>
40006b2c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006b30:	e2833001 	add	r3, r3, #1
40006b34:	e3530007 	cmp	r3, #7
40006b38:	e2844002 	add	r4, r4, #2
40006b3c:	e28d2078 	add	r2, sp, #120	; 0x78
40006b40:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006b44:	e3a03002 	mov	r3, #2
40006b48:	e887000c 	stm	r7, {r2, r3}
40006b4c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006b50:	d2877008 	addle	r7, r7, #8
40006b54:	ca00017a 	bgt	40007144 <_svfprintf_r+0x1150>
40006b58:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40006b5c:	e3550080 	cmp	r5, #128	; 0x80
40006b60:	0a0000e3 	beq	40006ef4 <_svfprintf_r+0xf00>
40006b64:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006b68:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40006b6c:	e063a00c 	rsb	sl, r3, ip
40006b70:	e35a0000 	cmp	sl, #0
40006b74:	da000034 	ble	40006c4c <_svfprintf_r+0xc58>
40006b78:	e35a0010 	cmp	sl, #16
40006b7c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006b80:	e59f5478 	ldr	r5, [pc, #1144]	; 40007000 <_svfprintf_r+0x100c>
40006b84:	da000020 	ble	40006c0c <_svfprintf_r+0xc18>
40006b88:	e1a02007 	mov	r2, r7
40006b8c:	e1a01004 	mov	r1, r4
40006b90:	e1a07005 	mov	r7, r5
40006b94:	e3a0b010 	mov	fp, #16
40006b98:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006b9c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006ba0:	ea000002 	b	40006bb0 <_svfprintf_r+0xbbc>
40006ba4:	e24aa010 	sub	sl, sl, #16
40006ba8:	e35a0010 	cmp	sl, #16
40006bac:	da000013 	ble	40006c00 <_svfprintf_r+0xc0c>
40006bb0:	e2833001 	add	r3, r3, #1
40006bb4:	e3530007 	cmp	r3, #7
40006bb8:	e2811010 	add	r1, r1, #16
40006bbc:	e8820a00 	stm	r2, {r9, fp}
40006bc0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006bc4:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006bc8:	d2822008 	addle	r2, r2, #8
40006bcc:	dafffff4 	ble	40006ba4 <_svfprintf_r+0xbb0>
40006bd0:	e1a00004 	mov	r0, r4
40006bd4:	e1a01005 	mov	r1, r5
40006bd8:	e28d2094 	add	r2, sp, #148	; 0x94
40006bdc:	eb001182 	bl	4000b1ec <__ssprint_r>
40006be0:	e3500000 	cmp	r0, #0
40006be4:	1afffdc3 	bne	400062f8 <_svfprintf_r+0x304>
40006be8:	e24aa010 	sub	sl, sl, #16
40006bec:	e35a0010 	cmp	sl, #16
40006bf0:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006bf4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006bf8:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006bfc:	caffffeb 	bgt	40006bb0 <_svfprintf_r+0xbbc>
40006c00:	e1a05007 	mov	r5, r7
40006c04:	e1a04001 	mov	r4, r1
40006c08:	e1a07002 	mov	r7, r2
40006c0c:	e2833001 	add	r3, r3, #1
40006c10:	e3530007 	cmp	r3, #7
40006c14:	e084400a 	add	r4, r4, sl
40006c18:	e8870420 	stm	r7, {r5, sl}
40006c1c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c20:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006c24:	d2877008 	addle	r7, r7, #8
40006c28:	da000007 	ble	40006c4c <_svfprintf_r+0xc58>
40006c2c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006c30:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006c34:	e28d2094 	add	r2, sp, #148	; 0x94
40006c38:	eb00116b 	bl	4000b1ec <__ssprint_r>
40006c3c:	e3500000 	cmp	r0, #0
40006c40:	1afffdac 	bne	400062f8 <_svfprintf_r+0x304>
40006c44:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006c48:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006c4c:	e59d5020 	ldr	r5, [sp, #32]
40006c50:	e3150c01 	tst	r5, #256	; 0x100
40006c54:	1a00004d 	bne	40006d90 <_svfprintf_r+0xd9c>
40006c58:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006c5c:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40006c60:	e2833001 	add	r3, r3, #1
40006c64:	e084400c 	add	r4, r4, ip
40006c68:	e3530007 	cmp	r3, #7
40006c6c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006c70:	e8871040 	stm	r7, {r6, ip}
40006c74:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c78:	ca000118 	bgt	400070e0 <_svfprintf_r+0x10ec>
40006c7c:	e2877008 	add	r7, r7, #8
40006c80:	e59dc020 	ldr	ip, [sp, #32]
40006c84:	e31c0004 	tst	ip, #4
40006c88:	0a000033 	beq	40006d5c <_svfprintf_r+0xd68>
40006c8c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006c90:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40006c94:	e060500c 	rsb	r5, r0, ip
40006c98:	e3550000 	cmp	r5, #0
40006c9c:	da00002e 	ble	40006d5c <_svfprintf_r+0xd68>
40006ca0:	e3550010 	cmp	r5, #16
40006ca4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006ca8:	e59fa330 	ldr	sl, [pc, #816]	; 40006fe0 <_svfprintf_r+0xfec>
40006cac:	da00001b 	ble	40006d20 <_svfprintf_r+0xd2c>
40006cb0:	e3a06010 	mov	r6, #16
40006cb4:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40006cb8:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006cbc:	ea000002 	b	40006ccc <_svfprintf_r+0xcd8>
40006cc0:	e2455010 	sub	r5, r5, #16
40006cc4:	e3550010 	cmp	r5, #16
40006cc8:	da000014 	ble	40006d20 <_svfprintf_r+0xd2c>
40006ccc:	e2833001 	add	r3, r3, #1
40006cd0:	e59f1308 	ldr	r1, [pc, #776]	; 40006fe0 <_svfprintf_r+0xfec>
40006cd4:	e3530007 	cmp	r3, #7
40006cd8:	e2844010 	add	r4, r4, #16
40006cdc:	e8870042 	stm	r7, {r1, r6}
40006ce0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ce4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006ce8:	d2877008 	addle	r7, r7, #8
40006cec:	dafffff3 	ble	40006cc0 <_svfprintf_r+0xccc>
40006cf0:	e1a00008 	mov	r0, r8
40006cf4:	e1a0100b 	mov	r1, fp
40006cf8:	e28d2094 	add	r2, sp, #148	; 0x94
40006cfc:	eb00113a 	bl	4000b1ec <__ssprint_r>
40006d00:	e3500000 	cmp	r0, #0
40006d04:	1afffd7b 	bne	400062f8 <_svfprintf_r+0x304>
40006d08:	e2455010 	sub	r5, r5, #16
40006d0c:	e28d3098 	add	r3, sp, #152	; 0x98
40006d10:	e3550010 	cmp	r5, #16
40006d14:	e8930018 	ldm	r3, {r3, r4}
40006d18:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006d1c:	caffffea 	bgt	40006ccc <_svfprintf_r+0xcd8>
40006d20:	e2833001 	add	r3, r3, #1
40006d24:	e0844005 	add	r4, r4, r5
40006d28:	e3530007 	cmp	r3, #7
40006d2c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006d30:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d34:	e587a000 	str	sl, [r7]
40006d38:	e5875004 	str	r5, [r7, #4]
40006d3c:	da000006 	ble	40006d5c <_svfprintf_r+0xd68>
40006d40:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006d44:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006d48:	e28d2094 	add	r2, sp, #148	; 0x94
40006d4c:	eb001126 	bl	4000b1ec <__ssprint_r>
40006d50:	e3500000 	cmp	r0, #0
40006d54:	1afffd67 	bne	400062f8 <_svfprintf_r+0x304>
40006d58:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006d5c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40006d60:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006d64:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40006d68:	e15c0000 	cmp	ip, r0
40006d6c:	a085500c 	addge	r5, r5, ip
40006d70:	b0855000 	addlt	r5, r5, r0
40006d74:	e3540000 	cmp	r4, #0
40006d78:	e58d5040 	str	r5, [sp, #64]	; 0x40
40006d7c:	1a0000e0 	bne	40007104 <_svfprintf_r+0x1110>
40006d80:	e3a03000 	mov	r3, #0
40006d84:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006d88:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006d8c:	eafffcb9 	b	40006078 <_svfprintf_r+0x84>
40006d90:	e3580065 	cmp	r8, #101	; 0x65
40006d94:	da00009c 	ble	4000700c <_svfprintf_r+0x1018>
40006d98:	e28d0058 	add	r0, sp, #88	; 0x58
40006d9c:	e8900003 	ldm	r0, {r0, r1}
40006da0:	e3a02000 	mov	r2, #0
40006da4:	e3a03000 	mov	r3, #0
40006da8:	eb001b8d 	bl	4000dbe4 <__aeabi_dcmpeq>
40006dac:	e3500000 	cmp	r0, #0
40006db0:	0a0000ee 	beq	40007170 <_svfprintf_r+0x117c>
40006db4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006db8:	e59f023c 	ldr	r0, [pc, #572]	; 40006ffc <_svfprintf_r+0x1008>
40006dbc:	e2833001 	add	r3, r3, #1
40006dc0:	e2844001 	add	r4, r4, #1
40006dc4:	e3530007 	cmp	r3, #7
40006dc8:	e3a02001 	mov	r2, #1
40006dcc:	e5870000 	str	r0, [r7]
40006dd0:	e5872004 	str	r2, [r7, #4]
40006dd4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006dd8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ddc:	d2877008 	addle	r7, r7, #8
40006de0:	ca000252 	bgt	40007730 <_svfprintf_r+0x173c>
40006de4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40006de8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006dec:	e1530005 	cmp	r3, r5
40006df0:	ba000002 	blt	40006e00 <_svfprintf_r+0xe0c>
40006df4:	e59dc020 	ldr	ip, [sp, #32]
40006df8:	e31c0001 	tst	ip, #1
40006dfc:	0affff9f 	beq	40006c80 <_svfprintf_r+0xc8c>
40006e00:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006e04:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40006e08:	e2833001 	add	r3, r3, #1
40006e0c:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40006e10:	e0844005 	add	r4, r4, r5
40006e14:	e3530007 	cmp	r3, #7
40006e18:	e587c000 	str	ip, [r7]
40006e1c:	e5875004 	str	r5, [r7, #4]
40006e20:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006e24:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006e28:	d2877008 	addle	r7, r7, #8
40006e2c:	ca000289 	bgt	40007858 <_svfprintf_r+0x1864>
40006e30:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006e34:	e2456001 	sub	r6, r5, #1
40006e38:	e3560000 	cmp	r6, #0
40006e3c:	daffff8f 	ble	40006c80 <_svfprintf_r+0xc8c>
40006e40:	e3560010 	cmp	r6, #16
40006e44:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006e48:	e59f51b0 	ldr	r5, [pc, #432]	; 40007000 <_svfprintf_r+0x100c>
40006e4c:	da00014a 	ble	4000737c <_svfprintf_r+0x1388>
40006e50:	e3a08010 	mov	r8, #16
40006e54:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40006e58:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006e5c:	ea000002 	b	40006e6c <_svfprintf_r+0xe78>
40006e60:	e2466010 	sub	r6, r6, #16
40006e64:	e3560010 	cmp	r6, #16
40006e68:	da000143 	ble	4000737c <_svfprintf_r+0x1388>
40006e6c:	e2833001 	add	r3, r3, #1
40006e70:	e3530007 	cmp	r3, #7
40006e74:	e2844010 	add	r4, r4, #16
40006e78:	e5879000 	str	r9, [r7]
40006e7c:	e5878004 	str	r8, [r7, #4]
40006e80:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006e84:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006e88:	d2877008 	addle	r7, r7, #8
40006e8c:	dafffff3 	ble	40006e60 <_svfprintf_r+0xe6c>
40006e90:	e1a0000a 	mov	r0, sl
40006e94:	e1a0100b 	mov	r1, fp
40006e98:	e28d2094 	add	r2, sp, #148	; 0x94
40006e9c:	eb0010d2 	bl	4000b1ec <__ssprint_r>
40006ea0:	e3500000 	cmp	r0, #0
40006ea4:	1afffd13 	bne	400062f8 <_svfprintf_r+0x304>
40006ea8:	e28d3098 	add	r3, sp, #152	; 0x98
40006eac:	e8930018 	ldm	r3, {r3, r4}
40006eb0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006eb4:	eaffffe9 	b	40006e60 <_svfprintf_r+0xe6c>
40006eb8:	e3530000 	cmp	r3, #0
40006ebc:	158d2034 	strne	r2, [sp, #52]	; 0x34
40006ec0:	128d60c8 	addne	r6, sp, #200	; 0xc8
40006ec4:	1afffd44 	bne	400063dc <_svfprintf_r+0x3e8>
40006ec8:	e59d4020 	ldr	r4, [sp, #32]
40006ecc:	e3140001 	tst	r4, #1
40006ed0:	128d6f42 	addne	r6, sp, #264	; 0x108
40006ed4:	13a03030 	movne	r3, #48	; 0x30
40006ed8:	159d501c 	ldrne	r5, [sp, #28]
40006edc:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40006ee0:	10665005 	rsbne	r5, r6, r5
40006ee4:	158d5034 	strne	r5, [sp, #52]	; 0x34
40006ee8:	058d3034 	streq	r3, [sp, #52]	; 0x34
40006eec:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40006ef0:	eafffd39 	b	400063dc <_svfprintf_r+0x3e8>
40006ef4:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006ef8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40006efc:	e065a00c 	rsb	sl, r5, ip
40006f00:	e35a0000 	cmp	sl, #0
40006f04:	daffff16 	ble	40006b64 <_svfprintf_r+0xb70>
40006f08:	e35a0010 	cmp	sl, #16
40006f0c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006f10:	e59f50e8 	ldr	r5, [pc, #232]	; 40007000 <_svfprintf_r+0x100c>
40006f14:	da000020 	ble	40006f9c <_svfprintf_r+0xfa8>
40006f18:	e1a02007 	mov	r2, r7
40006f1c:	e1a01004 	mov	r1, r4
40006f20:	e1a07005 	mov	r7, r5
40006f24:	e3a0b010 	mov	fp, #16
40006f28:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006f2c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006f30:	ea000002 	b	40006f40 <_svfprintf_r+0xf4c>
40006f34:	e24aa010 	sub	sl, sl, #16
40006f38:	e35a0010 	cmp	sl, #16
40006f3c:	da000013 	ble	40006f90 <_svfprintf_r+0xf9c>
40006f40:	e2833001 	add	r3, r3, #1
40006f44:	e3530007 	cmp	r3, #7
40006f48:	e2811010 	add	r1, r1, #16
40006f4c:	e8820a00 	stm	r2, {r9, fp}
40006f50:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006f54:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006f58:	d2822008 	addle	r2, r2, #8
40006f5c:	dafffff4 	ble	40006f34 <_svfprintf_r+0xf40>
40006f60:	e1a00004 	mov	r0, r4
40006f64:	e1a01005 	mov	r1, r5
40006f68:	e28d2094 	add	r2, sp, #148	; 0x94
40006f6c:	eb00109e 	bl	4000b1ec <__ssprint_r>
40006f70:	e3500000 	cmp	r0, #0
40006f74:	1afffcdf 	bne	400062f8 <_svfprintf_r+0x304>
40006f78:	e24aa010 	sub	sl, sl, #16
40006f7c:	e35a0010 	cmp	sl, #16
40006f80:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006f84:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006f88:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006f8c:	caffffeb 	bgt	40006f40 <_svfprintf_r+0xf4c>
40006f90:	e1a05007 	mov	r5, r7
40006f94:	e1a04001 	mov	r4, r1
40006f98:	e1a07002 	mov	r7, r2
40006f9c:	e2833001 	add	r3, r3, #1
40006fa0:	e3530007 	cmp	r3, #7
40006fa4:	e084400a 	add	r4, r4, sl
40006fa8:	e8870420 	stm	r7, {r5, sl}
40006fac:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006fb0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006fb4:	d2877008 	addle	r7, r7, #8
40006fb8:	dafffee9 	ble	40006b64 <_svfprintf_r+0xb70>
40006fbc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006fc0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006fc4:	e28d2094 	add	r2, sp, #148	; 0x94
40006fc8:	eb001087 	bl	4000b1ec <__ssprint_r>
40006fcc:	e3500000 	cmp	r0, #0
40006fd0:	1afffcc8 	bne	400062f8 <_svfprintf_r+0x304>
40006fd4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006fd8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006fdc:	eafffee0 	b	40006b64 <_svfprintf_r+0xb70>
40006fe0:	40016ac0 	andmi	r6, r1, r0, asr #21
40006fe4:	40016f24 	andmi	r6, r1, r4, lsr #30
40006fe8:	40016f28 	andmi	r6, r1, r8, lsr #30
40006fec:	40016f48 	andmi	r6, r1, r8, asr #30
40006ff0:	40016f34 	andmi	r6, r1, r4, lsr pc
40006ff4:	40016f2c 	andmi	r6, r1, ip, lsr #30
40006ff8:	40016f30 	andmi	r6, r1, r0, lsr pc
40006ffc:	40016f64 	andmi	r6, r1, r4, ror #30
40007000:	40016ad0 	ldrdmi	r6, [r1], -r0
40007004:	40016f5c 	andmi	r6, r1, ip, asr pc
40007008:	66666667 	strbtvs	r6, [r6], -r7, ror #12
4000700c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007010:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007014:	e3550001 	cmp	r5, #1
40007018:	e2888001 	add	r8, r8, #1
4000701c:	e2844001 	add	r4, r4, #1
40007020:	da00014e 	ble	40007560 <_svfprintf_r+0x156c>
40007024:	e3580007 	cmp	r8, #7
40007028:	e3a03001 	mov	r3, #1
4000702c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007030:	e5876000 	str	r6, [r7]
40007034:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007038:	e5873004 	str	r3, [r7, #4]
4000703c:	d2877008 	addle	r7, r7, #8
40007040:	ca000151 	bgt	4000758c <_svfprintf_r+0x1598>
40007044:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40007048:	e2888001 	add	r8, r8, #1
4000704c:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40007050:	e3580007 	cmp	r8, #7
40007054:	e0844005 	add	r4, r4, r5
40007058:	e587c000 	str	ip, [r7]
4000705c:	e5875004 	str	r5, [r7, #4]
40007060:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007064:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007068:	d2877008 	addle	r7, r7, #8
4000706c:	ca000150 	bgt	400075b4 <_svfprintf_r+0x15c0>
40007070:	e28d0058 	add	r0, sp, #88	; 0x58
40007074:	e8900003 	ldm	r0, {r0, r1}
40007078:	e3a02000 	mov	r2, #0
4000707c:	e3a03000 	mov	r3, #0
40007080:	eb001ad7 	bl	4000dbe4 <__aeabi_dcmpeq>
40007084:	e3500000 	cmp	r0, #0
40007088:	1a000086 	bne	400072a8 <_svfprintf_r+0x12b4>
4000708c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007090:	e2888001 	add	r8, r8, #1
40007094:	e2453001 	sub	r3, r5, #1
40007098:	e2866001 	add	r6, r6, #1
4000709c:	e0844003 	add	r4, r4, r3
400070a0:	e3580007 	cmp	r8, #7
400070a4:	e58d8098 	str	r8, [sp, #152]	; 0x98
400070a8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400070ac:	e5876000 	str	r6, [r7]
400070b0:	e5873004 	str	r3, [r7, #4]
400070b4:	ca0000a6 	bgt	40007354 <_svfprintf_r+0x1360>
400070b8:	e2877008 	add	r7, r7, #8
400070bc:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
400070c0:	e2888001 	add	r8, r8, #1
400070c4:	e0854004 	add	r4, r5, r4
400070c8:	e28d3084 	add	r3, sp, #132	; 0x84
400070cc:	e3580007 	cmp	r8, #7
400070d0:	e58d8098 	str	r8, [sp, #152]	; 0x98
400070d4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400070d8:	e8870028 	stm	r7, {r3, r5}
400070dc:	dafffee6 	ble	40006c7c <_svfprintf_r+0xc88>
400070e0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400070e4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400070e8:	e28d2094 	add	r2, sp, #148	; 0x94
400070ec:	eb00103e 	bl	4000b1ec <__ssprint_r>
400070f0:	e3500000 	cmp	r0, #0
400070f4:	1afffc7f 	bne	400062f8 <_svfprintf_r+0x304>
400070f8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400070fc:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007100:	eafffede 	b	40006c80 <_svfprintf_r+0xc8c>
40007104:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007108:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000710c:	e28d2094 	add	r2, sp, #148	; 0x94
40007110:	eb001035 	bl	4000b1ec <__ssprint_r>
40007114:	e3500000 	cmp	r0, #0
40007118:	0affff18 	beq	40006d80 <_svfprintf_r+0xd8c>
4000711c:	eafffc75 	b	400062f8 <_svfprintf_r+0x304>
40007120:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007124:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007128:	e28d2094 	add	r2, sp, #148	; 0x94
4000712c:	eb00102e 	bl	4000b1ec <__ssprint_r>
40007130:	e3500000 	cmp	r0, #0
40007134:	1afffc6f 	bne	400062f8 <_svfprintf_r+0x304>
40007138:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000713c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007140:	eafffe77 	b	40006b24 <_svfprintf_r+0xb30>
40007144:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007148:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000714c:	e28d2094 	add	r2, sp, #148	; 0x94
40007150:	eb001025 	bl	4000b1ec <__ssprint_r>
40007154:	e3500000 	cmp	r0, #0
40007158:	1afffc66 	bne	400062f8 <_svfprintf_r+0x304>
4000715c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007160:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007164:	eafffe7b 	b	40006b58 <_svfprintf_r+0xb64>
40007168:	e3a03002 	mov	r3, #2
4000716c:	eafffc76 	b	4000634c <_svfprintf_r+0x358>
40007170:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007174:	e3530000 	cmp	r3, #0
40007178:	da000175 	ble	40007754 <_svfprintf_r+0x1760>
4000717c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007180:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007184:	e155000c 	cmp	r5, ip
40007188:	a1a0500c 	movge	r5, ip
4000718c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007190:	e3550000 	cmp	r5, #0
40007194:	e086b00c 	add	fp, r6, ip
40007198:	da000009 	ble	400071c4 <_svfprintf_r+0x11d0>
4000719c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400071a0:	e2833001 	add	r3, r3, #1
400071a4:	e0844005 	add	r4, r4, r5
400071a8:	e3530007 	cmp	r3, #7
400071ac:	e5876000 	str	r6, [r7]
400071b0:	e5875004 	str	r5, [r7, #4]
400071b4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400071b8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400071bc:	d2877008 	addle	r7, r7, #8
400071c0:	ca000274 	bgt	40007b98 <_svfprintf_r+0x1ba4>
400071c4:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400071c8:	e1c55fc5 	bic	r5, r5, r5, asr #31
400071cc:	e065800c 	rsb	r8, r5, ip
400071d0:	e3580000 	cmp	r8, #0
400071d4:	da000090 	ble	4000741c <_svfprintf_r+0x1428>
400071d8:	e3580010 	cmp	r8, #16
400071dc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400071e0:	e51f51e8 	ldr	r5, [pc, #-488]	; 40007000 <_svfprintf_r+0x100c>
400071e4:	da00007c 	ble	400073dc <_svfprintf_r+0x13e8>
400071e8:	e1a02007 	mov	r2, r7
400071ec:	e1a01004 	mov	r1, r4
400071f0:	e1a07005 	mov	r7, r5
400071f4:	e3a0a010 	mov	sl, #16
400071f8:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
400071fc:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40007200:	ea000002 	b	40007210 <_svfprintf_r+0x121c>
40007204:	e2488010 	sub	r8, r8, #16
40007208:	e3580010 	cmp	r8, #16
4000720c:	da00006f 	ble	400073d0 <_svfprintf_r+0x13dc>
40007210:	e2833001 	add	r3, r3, #1
40007214:	e3530007 	cmp	r3, #7
40007218:	e2811010 	add	r1, r1, #16
4000721c:	e8820600 	stm	r2, {r9, sl}
40007220:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007224:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40007228:	d2822008 	addle	r2, r2, #8
4000722c:	dafffff4 	ble	40007204 <_svfprintf_r+0x1210>
40007230:	e1a00004 	mov	r0, r4
40007234:	e1a01005 	mov	r1, r5
40007238:	e28d2094 	add	r2, sp, #148	; 0x94
4000723c:	eb000fea 	bl	4000b1ec <__ssprint_r>
40007240:	e3500000 	cmp	r0, #0
40007244:	1afffc2b 	bne	400062f8 <_svfprintf_r+0x304>
40007248:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000724c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007250:	e28d20c8 	add	r2, sp, #200	; 0xc8
40007254:	eaffffea 	b	40007204 <_svfprintf_r+0x1210>
40007258:	e3550000 	cmp	r5, #0
4000725c:	03540009 	cmpeq	r4, #9
40007260:	8a0000dd 	bhi	400075dc <_svfprintf_r+0x15e8>
40007264:	e2844030 	add	r4, r4, #48	; 0x30
40007268:	e28d6f42 	add	r6, sp, #264	; 0x108
4000726c:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
40007270:	e59d501c 	ldr	r5, [sp, #28]
40007274:	e0665005 	rsb	r5, r6, r5
40007278:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000727c:	eafffc56 	b	400063dc <_svfprintf_r+0x3e8>
40007280:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007284:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007288:	e28d2094 	add	r2, sp, #148	; 0x94
4000728c:	eb000fd6 	bl	4000b1ec <__ssprint_r>
40007290:	e3500000 	cmp	r0, #0
40007294:	1afffc17 	bne	400062f8 <_svfprintf_r+0x304>
40007298:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000729c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400072a0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400072a4:	eafffe11 	b	40006af0 <_svfprintf_r+0xafc>
400072a8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400072ac:	e24c6001 	sub	r6, ip, #1
400072b0:	e3560000 	cmp	r6, #0
400072b4:	daffff80 	ble	400070bc <_svfprintf_r+0x10c8>
400072b8:	e3560010 	cmp	r6, #16
400072bc:	e51f52c4 	ldr	r5, [pc, #-708]	; 40007000 <_svfprintf_r+0x100c>
400072c0:	da00001c 	ble	40007338 <_svfprintf_r+0x1344>
400072c4:	e58d5028 	str	r5, [sp, #40]	; 0x28
400072c8:	e3a0a010 	mov	sl, #16
400072cc:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400072d0:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400072d4:	ea000002 	b	400072e4 <_svfprintf_r+0x12f0>
400072d8:	e2466010 	sub	r6, r6, #16
400072dc:	e3560010 	cmp	r6, #16
400072e0:	da000013 	ble	40007334 <_svfprintf_r+0x1340>
400072e4:	e2888001 	add	r8, r8, #1
400072e8:	e3580007 	cmp	r8, #7
400072ec:	e2844010 	add	r4, r4, #16
400072f0:	e8870600 	stm	r7, {r9, sl}
400072f4:	e58d8098 	str	r8, [sp, #152]	; 0x98
400072f8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400072fc:	d2877008 	addle	r7, r7, #8
40007300:	dafffff4 	ble	400072d8 <_svfprintf_r+0x12e4>
40007304:	e1a0000b 	mov	r0, fp
40007308:	e1a01005 	mov	r1, r5
4000730c:	e28d2094 	add	r2, sp, #148	; 0x94
40007310:	eb000fb5 	bl	4000b1ec <__ssprint_r>
40007314:	e3500000 	cmp	r0, #0
40007318:	1afffbf6 	bne	400062f8 <_svfprintf_r+0x304>
4000731c:	e2466010 	sub	r6, r6, #16
40007320:	e3560010 	cmp	r6, #16
40007324:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007328:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000732c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007330:	caffffeb 	bgt	400072e4 <_svfprintf_r+0x12f0>
40007334:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007338:	e2888001 	add	r8, r8, #1
4000733c:	e0844006 	add	r4, r4, r6
40007340:	e3580007 	cmp	r8, #7
40007344:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007348:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000734c:	e8870060 	stm	r7, {r5, r6}
40007350:	daffff58 	ble	400070b8 <_svfprintf_r+0x10c4>
40007354:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007358:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000735c:	e28d2094 	add	r2, sp, #148	; 0x94
40007360:	eb000fa1 	bl	4000b1ec <__ssprint_r>
40007364:	e3500000 	cmp	r0, #0
40007368:	1afffbe2 	bne	400062f8 <_svfprintf_r+0x304>
4000736c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007370:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007374:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007378:	eaffff4f 	b	400070bc <_svfprintf_r+0x10c8>
4000737c:	e2833001 	add	r3, r3, #1
40007380:	e0844006 	add	r4, r4, r6
40007384:	e3530007 	cmp	r3, #7
40007388:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000738c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007390:	e8870060 	stm	r7, {r5, r6}
40007394:	dafffe38 	ble	40006c7c <_svfprintf_r+0xc88>
40007398:	eaffff50 	b	400070e0 <_svfprintf_r+0x10ec>
4000739c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400073a0:	e59c4000 	ldr	r4, [ip]
400073a4:	e28cc004 	add	ip, ip, #4
400073a8:	e3a03001 	mov	r3, #1
400073ac:	e58dc048 	str	ip, [sp, #72]	; 0x48
400073b0:	e3a05000 	mov	r5, #0
400073b4:	eafffbe4 	b	4000634c <_svfprintf_r+0x358>
400073b8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400073bc:	e59c4000 	ldr	r4, [ip]
400073c0:	e28cc004 	add	ip, ip, #4
400073c4:	e58dc048 	str	ip, [sp, #72]	; 0x48
400073c8:	e3a05000 	mov	r5, #0
400073cc:	eafffd22 	b	4000685c <_svfprintf_r+0x868>
400073d0:	e1a05007 	mov	r5, r7
400073d4:	e1a04001 	mov	r4, r1
400073d8:	e1a07002 	mov	r7, r2
400073dc:	e2833001 	add	r3, r3, #1
400073e0:	e3530007 	cmp	r3, #7
400073e4:	e0844008 	add	r4, r4, r8
400073e8:	e8870120 	stm	r7, {r5, r8}
400073ec:	e58d3098 	str	r3, [sp, #152]	; 0x98
400073f0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400073f4:	d2877008 	addle	r7, r7, #8
400073f8:	da000007 	ble	4000741c <_svfprintf_r+0x1428>
400073fc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007400:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007404:	e28d2094 	add	r2, sp, #148	; 0x94
40007408:	eb000f77 	bl	4000b1ec <__ssprint_r>
4000740c:	e3500000 	cmp	r0, #0
40007410:	1afffbb8 	bne	400062f8 <_svfprintf_r+0x304>
40007414:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007418:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000741c:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007420:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007424:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007428:	e1530005 	cmp	r3, r5
4000742c:	e086600c 	add	r6, r6, ip
40007430:	ba000035 	blt	4000750c <_svfprintf_r+0x1518>
40007434:	e59d5020 	ldr	r5, [sp, #32]
40007438:	e3150001 	tst	r5, #1
4000743c:	1a000032 	bne	4000750c <_svfprintf_r+0x1518>
40007440:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007444:	e066500b 	rsb	r5, r6, fp
40007448:	e063300c 	rsb	r3, r3, ip
4000744c:	e1550003 	cmp	r5, r3
40007450:	a1a05003 	movge	r5, r3
40007454:	e3550000 	cmp	r5, #0
40007458:	da000009 	ble	40007484 <_svfprintf_r+0x1490>
4000745c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007460:	e2822001 	add	r2, r2, #1
40007464:	e0844005 	add	r4, r4, r5
40007468:	e3520007 	cmp	r2, #7
4000746c:	e5876000 	str	r6, [r7]
40007470:	e5875004 	str	r5, [r7, #4]
40007474:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007478:	e58d2098 	str	r2, [sp, #152]	; 0x98
4000747c:	d2877008 	addle	r7, r7, #8
40007480:	ca0001cd 	bgt	40007bbc <_svfprintf_r+0x1bc8>
40007484:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007488:	e0656003 	rsb	r6, r5, r3
4000748c:	e3560000 	cmp	r6, #0
40007490:	dafffdfa 	ble	40006c80 <_svfprintf_r+0xc8c>
40007494:	e3560010 	cmp	r6, #16
40007498:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000749c:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40007000 <_svfprintf_r+0x100c>
400074a0:	daffffb5 	ble	4000737c <_svfprintf_r+0x1388>
400074a4:	e3a08010 	mov	r8, #16
400074a8:	e59da038 	ldr	sl, [sp, #56]	; 0x38
400074ac:	e59db030 	ldr	fp, [sp, #48]	; 0x30
400074b0:	ea000002 	b	400074c0 <_svfprintf_r+0x14cc>
400074b4:	e2466010 	sub	r6, r6, #16
400074b8:	e3560010 	cmp	r6, #16
400074bc:	daffffae 	ble	4000737c <_svfprintf_r+0x1388>
400074c0:	e2833001 	add	r3, r3, #1
400074c4:	e3530007 	cmp	r3, #7
400074c8:	e2844010 	add	r4, r4, #16
400074cc:	e5879000 	str	r9, [r7]
400074d0:	e5878004 	str	r8, [r7, #4]
400074d4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400074d8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400074dc:	d2877008 	addle	r7, r7, #8
400074e0:	dafffff3 	ble	400074b4 <_svfprintf_r+0x14c0>
400074e4:	e1a0000a 	mov	r0, sl
400074e8:	e1a0100b 	mov	r1, fp
400074ec:	e28d2094 	add	r2, sp, #148	; 0x94
400074f0:	eb000f3d 	bl	4000b1ec <__ssprint_r>
400074f4:	e3500000 	cmp	r0, #0
400074f8:	1afffb7e 	bne	400062f8 <_svfprintf_r+0x304>
400074fc:	e28d3098 	add	r3, sp, #152	; 0x98
40007500:	e8930018 	ldm	r3, {r3, r4}
40007504:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007508:	eaffffe9 	b	400074b4 <_svfprintf_r+0x14c0>
4000750c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007510:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40007514:	e2822001 	add	r2, r2, #1
40007518:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
4000751c:	e084400c 	add	r4, r4, ip
40007520:	e3520007 	cmp	r2, #7
40007524:	e8871020 	stm	r7, {r5, ip}
40007528:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000752c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007530:	d2877008 	addle	r7, r7, #8
40007534:	daffffc1 	ble	40007440 <_svfprintf_r+0x144c>
40007538:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000753c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007540:	e28d2094 	add	r2, sp, #148	; 0x94
40007544:	eb000f28 	bl	4000b1ec <__ssprint_r>
40007548:	e3500000 	cmp	r0, #0
4000754c:	1afffb69 	bne	400062f8 <_svfprintf_r+0x304>
40007550:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007554:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007558:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000755c:	eaffffb7 	b	40007440 <_svfprintf_r+0x144c>
40007560:	e59dc020 	ldr	ip, [sp, #32]
40007564:	e31c0001 	tst	ip, #1
40007568:	1afffead 	bne	40007024 <_svfprintf_r+0x1030>
4000756c:	e3a03001 	mov	r3, #1
40007570:	e3580007 	cmp	r8, #7
40007574:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007578:	e58d8098 	str	r8, [sp, #152]	; 0x98
4000757c:	e5876000 	str	r6, [r7]
40007580:	e5873004 	str	r3, [r7, #4]
40007584:	dafffecb 	ble	400070b8 <_svfprintf_r+0x10c4>
40007588:	eaffff71 	b	40007354 <_svfprintf_r+0x1360>
4000758c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007590:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007594:	e28d2094 	add	r2, sp, #148	; 0x94
40007598:	eb000f13 	bl	4000b1ec <__ssprint_r>
4000759c:	e3500000 	cmp	r0, #0
400075a0:	1afffb54 	bne	400062f8 <_svfprintf_r+0x304>
400075a4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400075a8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400075ac:	e28d70c8 	add	r7, sp, #200	; 0xc8
400075b0:	eafffea3 	b	40007044 <_svfprintf_r+0x1050>
400075b4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400075b8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400075bc:	e28d2094 	add	r2, sp, #148	; 0x94
400075c0:	eb000f09 	bl	4000b1ec <__ssprint_r>
400075c4:	e3500000 	cmp	r0, #0
400075c8:	1afffb4a 	bne	400062f8 <_svfprintf_r+0x304>
400075cc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400075d0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400075d4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400075d8:	eafffea4 	b	40007070 <_svfprintf_r+0x107c>
400075dc:	e28db0c7 	add	fp, sp, #199	; 0xc7
400075e0:	e1a00004 	mov	r0, r4
400075e4:	e1a01005 	mov	r1, r5
400075e8:	e3a0200a 	mov	r2, #10
400075ec:	e3a03000 	mov	r3, #0
400075f0:	eb0019b0 	bl	4000dcb8 <__aeabi_uldivmod>
400075f4:	e2822030 	add	r2, r2, #48	; 0x30
400075f8:	e5cb2000 	strb	r2, [fp]
400075fc:	e1a00004 	mov	r0, r4
40007600:	e1a01005 	mov	r1, r5
40007604:	e3a0200a 	mov	r2, #10
40007608:	e3a03000 	mov	r3, #0
4000760c:	eb0019a9 	bl	4000dcb8 <__aeabi_uldivmod>
40007610:	e1a04000 	mov	r4, r0
40007614:	e1a05001 	mov	r5, r1
40007618:	e194c005 	orrs	ip, r4, r5
4000761c:	e1a0600b 	mov	r6, fp
40007620:	e24bb001 	sub	fp, fp, #1
40007624:	1affffed 	bne	400075e0 <_svfprintf_r+0x15ec>
40007628:	eafffb68 	b	400063d0 <_svfprintf_r+0x3dc>
4000762c:	e3a0a02d 	mov	sl, #45	; 0x2d
40007630:	e2744000 	rsbs	r4, r4, #0
40007634:	e2e55000 	rsc	r5, r5, #0
40007638:	e5cda077 	strb	sl, [sp, #119]	; 0x77
4000763c:	e3a03001 	mov	r3, #1
40007640:	eafffb43 	b	40006354 <_svfprintf_r+0x360>
40007644:	eb000e30 	bl	4000af0c <__fpclassifyd>
40007648:	e3500000 	cmp	r0, #0
4000764c:	1a00008a 	bne	4000787c <_svfprintf_r+0x1888>
40007650:	e59dc020 	ldr	ip, [sp, #32]
40007654:	e51f3668 	ldr	r3, [pc, #-1640]	; 40006ff4 <_svfprintf_r+0x1000>
40007658:	e3a05003 	mov	r5, #3
4000765c:	e3ccc080 	bic	ip, ip, #128	; 0x80
40007660:	e3580047 	cmp	r8, #71	; 0x47
40007664:	e51f6674 	ldr	r6, [pc, #-1652]	; 40006ff8 <_svfprintf_r+0x1004>
40007668:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000766c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007670:	e58dc020 	str	ip, [sp, #32]
40007674:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007678:	d1a06003 	movle	r6, r3
4000767c:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007680:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007684:	eafffb5b 	b	400063f8 <_svfprintf_r+0x404>
40007688:	e593c000 	ldr	ip, [r3]
4000768c:	e5934004 	ldr	r4, [r3, #4]
40007690:	e2833008 	add	r3, r3, #8
40007694:	e58dc058 	str	ip, [sp, #88]	; 0x58
40007698:	e58d405c 	str	r4, [sp, #92]	; 0x5c
4000769c:	e58d3048 	str	r3, [sp, #72]	; 0x48
400076a0:	eafffc0d 	b	400066dc <_svfprintf_r+0x6e8>
400076a4:	e59dc020 	ldr	ip, [sp, #32]
400076a8:	e31c0010 	tst	ip, #16
400076ac:	0a0000aa 	beq	4000795c <_svfprintf_r+0x1968>
400076b0:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400076b4:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
400076b8:	e5943000 	ldr	r3, [r4]
400076bc:	e2844004 	add	r4, r4, #4
400076c0:	e58d4048 	str	r4, [sp, #72]	; 0x48
400076c4:	e5835000 	str	r5, [r3]
400076c8:	eafffa6a 	b	40006078 <_svfprintf_r+0x84>
400076cc:	e59dc020 	ldr	ip, [sp, #32]
400076d0:	e21c3040 	ands	r3, ip, #64	; 0x40
400076d4:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
400076d8:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
400076dc:	11d540b0 	ldrhne	r4, [r5]
400076e0:	059c4000 	ldreq	r4, [ip]
400076e4:	12855004 	addne	r5, r5, #4
400076e8:	028cc004 	addeq	ip, ip, #4
400076ec:	158d5048 	strne	r5, [sp, #72]	; 0x48
400076f0:	11a03002 	movne	r3, r2
400076f4:	058dc048 	streq	ip, [sp, #72]	; 0x48
400076f8:	e3a05000 	mov	r5, #0
400076fc:	eafffb12 	b	4000634c <_svfprintf_r+0x358>
40007700:	e59d4020 	ldr	r4, [sp, #32]
40007704:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007708:	e3140040 	tst	r4, #64	; 0x40
4000770c:	11d540f0 	ldrshne	r4, [r5]
40007710:	05954000 	ldreq	r4, [r5]
40007714:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007718:	e1a05fc4 	asr	r5, r4, #31
4000771c:	e28cc004 	add	ip, ip, #4
40007720:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007724:	e1a02004 	mov	r2, r4
40007728:	e1a03005 	mov	r3, r5
4000772c:	eafffbd6 	b	4000668c <_svfprintf_r+0x698>
40007730:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007734:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007738:	e28d2094 	add	r2, sp, #148	; 0x94
4000773c:	eb000eaa 	bl	4000b1ec <__ssprint_r>
40007740:	e3500000 	cmp	r0, #0
40007744:	1afffaeb 	bne	400062f8 <_svfprintf_r+0x304>
40007748:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000774c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007750:	eafffda3 	b	40006de4 <_svfprintf_r+0xdf0>
40007754:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007758:	e51fc764 	ldr	ip, [pc, #-1892]	; 40006ffc <_svfprintf_r+0x1008>
4000775c:	e2822001 	add	r2, r2, #1
40007760:	e2844001 	add	r4, r4, #1
40007764:	e3a01001 	mov	r1, #1
40007768:	e3520007 	cmp	r2, #7
4000776c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007770:	e587c000 	str	ip, [r7]
40007774:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007778:	e5871004 	str	r1, [r7, #4]
4000777c:	ca0000d5 	bgt	40007ad8 <_svfprintf_r+0x1ae4>
40007780:	e2877008 	add	r7, r7, #8
40007784:	e1a08003 	mov	r8, r3
40007788:	e3580000 	cmp	r8, #0
4000778c:	1a000005 	bne	400077a8 <_svfprintf_r+0x17b4>
40007790:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007794:	e3550000 	cmp	r5, #0
40007798:	1a000002 	bne	400077a8 <_svfprintf_r+0x17b4>
4000779c:	e59dc020 	ldr	ip, [sp, #32]
400077a0:	e31c0001 	tst	ip, #1
400077a4:	0afffd35 	beq	40006c80 <_svfprintf_r+0xc8c>
400077a8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400077ac:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
400077b0:	e2833001 	add	r3, r3, #1
400077b4:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400077b8:	e0844005 	add	r4, r4, r5
400077bc:	e3530007 	cmp	r3, #7
400077c0:	e587c000 	str	ip, [r7]
400077c4:	e5875004 	str	r5, [r7, #4]
400077c8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400077cc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400077d0:	d2877008 	addle	r7, r7, #8
400077d4:	ca00014c 	bgt	40007d0c <_svfprintf_r+0x1d18>
400077d8:	e2688000 	rsb	r8, r8, #0
400077dc:	e3580000 	cmp	r8, #0
400077e0:	da0000d8 	ble	40007b48 <_svfprintf_r+0x1b54>
400077e4:	e3580010 	cmp	r8, #16
400077e8:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40007000 <_svfprintf_r+0x100c>
400077ec:	da0000c4 	ble	40007b04 <_svfprintf_r+0x1b10>
400077f0:	e1a02004 	mov	r2, r4
400077f4:	e3a0a010 	mov	sl, #16
400077f8:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400077fc:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40007800:	ea000002 	b	40007810 <_svfprintf_r+0x181c>
40007804:	e2488010 	sub	r8, r8, #16
40007808:	e3580010 	cmp	r8, #16
4000780c:	da0000bb 	ble	40007b00 <_svfprintf_r+0x1b0c>
40007810:	e2833001 	add	r3, r3, #1
40007814:	e3530007 	cmp	r3, #7
40007818:	e2822010 	add	r2, r2, #16
4000781c:	e8870600 	stm	r7, {r9, sl}
40007820:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007824:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40007828:	d2877008 	addle	r7, r7, #8
4000782c:	dafffff4 	ble	40007804 <_svfprintf_r+0x1810>
40007830:	e1a0000b 	mov	r0, fp
40007834:	e1a01004 	mov	r1, r4
40007838:	e28d2094 	add	r2, sp, #148	; 0x94
4000783c:	eb000e6a 	bl	4000b1ec <__ssprint_r>
40007840:	e3500000 	cmp	r0, #0
40007844:	1afffaab 	bne	400062f8 <_svfprintf_r+0x304>
40007848:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
4000784c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007850:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007854:	eaffffea 	b	40007804 <_svfprintf_r+0x1810>
40007858:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000785c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007860:	e28d2094 	add	r2, sp, #148	; 0x94
40007864:	eb000e60 	bl	4000b1ec <__ssprint_r>
40007868:	e3500000 	cmp	r0, #0
4000786c:	1afffaa1 	bne	400062f8 <_svfprintf_r+0x304>
40007870:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007874:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007878:	eafffd6c 	b	40006e30 <_svfprintf_r+0xe3c>
4000787c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007880:	e3740001 	cmn	r4, #1
40007884:	03a0c006 	moveq	ip, #6
40007888:	e3c85020 	bic	r5, r8, #32
4000788c:	058dc028 	streq	ip, [sp, #40]	; 0x28
40007890:	0a000005 	beq	400078ac <_svfprintf_r+0x18b8>
40007894:	e3550047 	cmp	r5, #71	; 0x47
40007898:	1a000003 	bne	400078ac <_svfprintf_r+0x18b8>
4000789c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400078a0:	e3540000 	cmp	r4, #0
400078a4:	03a04001 	moveq	r4, #1
400078a8:	e58d4028 	str	r4, [sp, #40]	; 0x28
400078ac:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
400078b0:	e59d4020 	ldr	r4, [sp, #32]
400078b4:	e3530000 	cmp	r3, #0
400078b8:	e3844c01 	orr	r4, r4, #256	; 0x100
400078bc:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
400078c0:	b3a0b02d 	movlt	fp, #45	; 0x2d
400078c4:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
400078c8:	a3a0b000 	movge	fp, #0
400078cc:	e2553046 	subs	r3, r5, #70	; 0x46
400078d0:	e58d404c 	str	r4, [sp, #76]	; 0x4c
400078d4:	e2734000 	rsbs	r4, r3, #0
400078d8:	e0b44003 	adcs	r4, r4, r3
400078dc:	e3540000 	cmp	r4, #0
400078e0:	0a000032 	beq	400079b0 <_svfprintf_r+0x19bc>
400078e4:	e3a01003 	mov	r1, #3
400078e8:	e28d007c 	add	r0, sp, #124	; 0x7c
400078ec:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400078f0:	e58d1000 	str	r1, [sp]
400078f4:	e58d0008 	str	r0, [sp, #8]
400078f8:	e28d1080 	add	r1, sp, #128	; 0x80
400078fc:	e28d008c 	add	r0, sp, #140	; 0x8c
40007900:	e58d0010 	str	r0, [sp, #16]
40007904:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40007908:	e1a0300a 	mov	r3, sl
4000790c:	e58dc004 	str	ip, [sp, #4]
40007910:	e58d100c 	str	r1, [sp, #12]
40007914:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007918:	eb0001f0 	bl	400080e0 <_dtoa_r>
4000791c:	e3550047 	cmp	r5, #71	; 0x47
40007920:	e1a06000 	mov	r6, r0
40007924:	1a000002 	bne	40007934 <_svfprintf_r+0x1940>
40007928:	e59dc020 	ldr	ip, [sp, #32]
4000792c:	e31c0001 	tst	ip, #1
40007930:	0a0000b9 	beq	40007c1c <_svfprintf_r+0x1c28>
40007934:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007938:	e3540000 	cmp	r4, #0
4000793c:	e086400c 	add	r4, r6, ip
40007940:	0a00002c 	beq	400079f8 <_svfprintf_r+0x1a04>
40007944:	e5d63000 	ldrb	r3, [r6]
40007948:	e3530030 	cmp	r3, #48	; 0x30
4000794c:	0a000138 	beq	40007e34 <_svfprintf_r+0x1e40>
40007950:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007954:	e0844003 	add	r4, r4, r3
40007958:	ea000026 	b	400079f8 <_svfprintf_r+0x1a04>
4000795c:	e59dc020 	ldr	ip, [sp, #32]
40007960:	e31c0040 	tst	ip, #64	; 0x40
40007964:	0a000054 	beq	40007abc <_svfprintf_r+0x1ac8>
40007968:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000796c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007970:	e5943000 	ldr	r3, [r4]
40007974:	e2844004 	add	r4, r4, #4
40007978:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000797c:	e1c350b0 	strh	r5, [r3]
40007980:	eafff9bc 	b	40006078 <_svfprintf_r+0x84>
40007984:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007988:	e3a01040 	mov	r1, #64	; 0x40
4000798c:	eb0007c5 	bl	400098a8 <_malloc_r>
40007990:	e3500000 	cmp	r0, #0
40007994:	e5840000 	str	r0, [r4]
40007998:	e5840010 	str	r0, [r4, #16]
4000799c:	0a00014e 	beq	40007edc <_svfprintf_r+0x1ee8>
400079a0:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
400079a4:	e3a03040 	mov	r3, #64	; 0x40
400079a8:	e58c3014 	str	r3, [ip, #20]
400079ac:	eafff9a2 	b	4000603c <_svfprintf_r+0x48>
400079b0:	e3550045 	cmp	r5, #69	; 0x45
400079b4:	1a0000e9 	bne	40007d60 <_svfprintf_r+0x1d6c>
400079b8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400079bc:	e3a00002 	mov	r0, #2
400079c0:	e28c4001 	add	r4, ip, #1
400079c4:	e28d107c 	add	r1, sp, #124	; 0x7c
400079c8:	e88d0011 	stm	sp, {r0, r4}
400079cc:	e58d1008 	str	r1, [sp, #8]
400079d0:	e28d0080 	add	r0, sp, #128	; 0x80
400079d4:	e28d108c 	add	r1, sp, #140	; 0x8c
400079d8:	e58d000c 	str	r0, [sp, #12]
400079dc:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400079e0:	e1a0300a 	mov	r3, sl
400079e4:	e58d1010 	str	r1, [sp, #16]
400079e8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400079ec:	eb0001bb 	bl	400080e0 <_dtoa_r>
400079f0:	e1a06000 	mov	r6, r0
400079f4:	e0804004 	add	r4, r0, r4
400079f8:	e3a03000 	mov	r3, #0
400079fc:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40007a00:	e1a0100a 	mov	r1, sl
40007a04:	e3a02000 	mov	r2, #0
40007a08:	eb001875 	bl	4000dbe4 <__aeabi_dcmpeq>
40007a0c:	e3500000 	cmp	r0, #0
40007a10:	11a03004 	movne	r3, r4
40007a14:	1a000009 	bne	40007a40 <_svfprintf_r+0x1a4c>
40007a18:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007a1c:	e1540003 	cmp	r4, r3
40007a20:	9a000006 	bls	40007a40 <_svfprintf_r+0x1a4c>
40007a24:	e3a01030 	mov	r1, #48	; 0x30
40007a28:	e2832001 	add	r2, r3, #1
40007a2c:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40007a30:	e5c31000 	strb	r1, [r3]
40007a34:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007a38:	e1540003 	cmp	r4, r3
40007a3c:	8afffff9 	bhi	40007a28 <_svfprintf_r+0x1a34>
40007a40:	e0663003 	rsb	r3, r6, r3
40007a44:	e3550047 	cmp	r5, #71	; 0x47
40007a48:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007a4c:	0a000075 	beq	40007c28 <_svfprintf_r+0x1c34>
40007a50:	e3580065 	cmp	r8, #101	; 0x65
40007a54:	da000127 	ble	40007ef8 <_svfprintf_r+0x1f04>
40007a58:	e3580066 	cmp	r8, #102	; 0x66
40007a5c:	0a0000c1 	beq	40007d68 <_svfprintf_r+0x1d74>
40007a60:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
40007a64:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007a68:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007a6c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007a70:	e1540005 	cmp	r4, r5
40007a74:	ba0000af 	blt	40007d38 <_svfprintf_r+0x1d44>
40007a78:	e59dc020 	ldr	ip, [sp, #32]
40007a7c:	e31c0001 	tst	ip, #1
40007a80:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
40007a84:	058d4034 	streq	r4, [sp, #52]	; 0x34
40007a88:	12833001 	addne	r3, r3, #1
40007a8c:	158d3034 	strne	r3, [sp, #52]	; 0x34
40007a90:	01c43fc4 	biceq	r3, r4, r4, asr #31
40007a94:	11c33fc3 	bicne	r3, r3, r3, asr #31
40007a98:	e3a08067 	mov	r8, #103	; 0x67
40007a9c:	e35b0000 	cmp	fp, #0
40007aa0:	1a000068 	bne	40007c48 <_svfprintf_r+0x1c54>
40007aa4:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
40007aa8:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007aac:	e58dc020 	str	ip, [sp, #32]
40007ab0:	e58db028 	str	fp, [sp, #40]	; 0x28
40007ab4:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007ab8:	eafffa4e 	b	400063f8 <_svfprintf_r+0x404>
40007abc:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007ac0:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40007ac4:	e59c3000 	ldr	r3, [ip]
40007ac8:	e28cc004 	add	ip, ip, #4
40007acc:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007ad0:	e5834000 	str	r4, [r3]
40007ad4:	eafff967 	b	40006078 <_svfprintf_r+0x84>
40007ad8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007adc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007ae0:	e28d2094 	add	r2, sp, #148	; 0x94
40007ae4:	eb000dc0 	bl	4000b1ec <__ssprint_r>
40007ae8:	e3500000 	cmp	r0, #0
40007aec:	1afffa01 	bne	400062f8 <_svfprintf_r+0x304>
40007af0:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40007af4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007af8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007afc:	eaffff21 	b	40007788 <_svfprintf_r+0x1794>
40007b00:	e1a04002 	mov	r4, r2
40007b04:	e2833001 	add	r3, r3, #1
40007b08:	e3530007 	cmp	r3, #7
40007b0c:	e0844008 	add	r4, r4, r8
40007b10:	e8870120 	stm	r7, {r5, r8}
40007b14:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007b18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007b1c:	d2877008 	addle	r7, r7, #8
40007b20:	da000008 	ble	40007b48 <_svfprintf_r+0x1b54>
40007b24:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007b28:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007b2c:	e28d2094 	add	r2, sp, #148	; 0x94
40007b30:	eb000dad 	bl	4000b1ec <__ssprint_r>
40007b34:	e3500000 	cmp	r0, #0
40007b38:	1afff9ee 	bne	400062f8 <_svfprintf_r+0x304>
40007b3c:	e28d3098 	add	r3, sp, #152	; 0x98
40007b40:	e8930018 	ldm	r3, {r3, r4}
40007b44:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007b48:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007b4c:	e2833001 	add	r3, r3, #1
40007b50:	e0854004 	add	r4, r5, r4
40007b54:	e3530007 	cmp	r3, #7
40007b58:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007b5c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007b60:	e5876000 	str	r6, [r7]
40007b64:	e5875004 	str	r5, [r7, #4]
40007b68:	dafffc43 	ble	40006c7c <_svfprintf_r+0xc88>
40007b6c:	eafffd5b 	b	400070e0 <_svfprintf_r+0x10ec>
40007b70:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007b74:	ebfff86a 	bl	40005d24 <strlen>
40007b78:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007b7c:	e1c05fc0 	bic	r5, r0, r0, asr #31
40007b80:	e58d0034 	str	r0, [sp, #52]	; 0x34
40007b84:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007b88:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007b8c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007b90:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007b94:	eafffa17 	b	400063f8 <_svfprintf_r+0x404>
40007b98:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007b9c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007ba0:	e28d2094 	add	r2, sp, #148	; 0x94
40007ba4:	eb000d90 	bl	4000b1ec <__ssprint_r>
40007ba8:	e3500000 	cmp	r0, #0
40007bac:	1afff9d1 	bne	400062f8 <_svfprintf_r+0x304>
40007bb0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007bb4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007bb8:	eafffd81 	b	400071c4 <_svfprintf_r+0x11d0>
40007bbc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007bc0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007bc4:	e28d2094 	add	r2, sp, #148	; 0x94
40007bc8:	eb000d87 	bl	4000b1ec <__ssprint_r>
40007bcc:	e3500000 	cmp	r0, #0
40007bd0:	1afff9c8 	bne	400062f8 <_svfprintf_r+0x304>
40007bd4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007bd8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007bdc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007be0:	e063300c 	rsb	r3, r3, ip
40007be4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007be8:	eafffe25 	b	40007484 <_svfprintf_r+0x1490>
40007bec:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007bf0:	e3550006 	cmp	r5, #6
40007bf4:	23a05006 	movcs	r5, #6
40007bf8:	e1c5cfc5 	bic	ip, r5, r5, asr #31
40007bfc:	e1a0a006 	mov	sl, r6
40007c00:	e58d6028 	str	r6, [sp, #40]	; 0x28
40007c04:	e58d6050 	str	r6, [sp, #80]	; 0x50
40007c08:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007c0c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007c10:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40007c14:	e51f6c18 	ldr	r6, [pc, #-3096]	; 40007004 <_svfprintf_r+0x1010>
40007c18:	eafff9f6 	b	400063f8 <_svfprintf_r+0x404>
40007c1c:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007c20:	e0603003 	rsb	r3, r0, r3
40007c24:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007c28:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007c2c:	e3730003 	cmn	r3, #3
40007c30:	ba000016 	blt	40007c90 <_svfprintf_r+0x1c9c>
40007c34:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007c38:	e1540003 	cmp	r4, r3
40007c3c:	ba000013 	blt	40007c90 <_svfprintf_r+0x1c9c>
40007c40:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007c44:	eaffff87 	b	40007a68 <_svfprintf_r+0x1a74>
40007c48:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40007c4c:	e3a0a02d 	mov	sl, #45	; 0x2d
40007c50:	e3a05000 	mov	r5, #0
40007c54:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007c58:	e58d4020 	str	r4, [sp, #32]
40007c5c:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40007c60:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007c64:	eafff9e5 	b	40006400 <_svfprintf_r+0x40c>
40007c68:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007c6c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007c70:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007c74:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007c78:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007c7c:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007c80:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007c84:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007c88:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007c8c:	eafff9d9 	b	400063f8 <_svfprintf_r+0x404>
40007c90:	e2488002 	sub	r8, r8, #2
40007c94:	e2431001 	sub	r1, r3, #1
40007c98:	e3510000 	cmp	r1, #0
40007c9c:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40007ca0:	b2611000 	rsblt	r1, r1, #0
40007ca4:	b3a0302d 	movlt	r3, #45	; 0x2d
40007ca8:	a3a0302b 	movge	r3, #43	; 0x2b
40007cac:	e3510009 	cmp	r1, #9
40007cb0:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40007cb4:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40007cb8:	ca000037 	bgt	40007d9c <_svfprintf_r+0x1da8>
40007cbc:	e2811030 	add	r1, r1, #48	; 0x30
40007cc0:	e3a03030 	mov	r3, #48	; 0x30
40007cc4:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40007cc8:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
40007ccc:	e28d3088 	add	r3, sp, #136	; 0x88
40007cd0:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40007cd4:	e28d2084 	add	r2, sp, #132	; 0x84
40007cd8:	e0622003 	rsb	r2, r2, r3
40007cdc:	e0845002 	add	r5, r4, r2
40007ce0:	e3540001 	cmp	r4, #1
40007ce4:	e58d2064 	str	r2, [sp, #100]	; 0x64
40007ce8:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007cec:	da00005b 	ble	40007e60 <_svfprintf_r+0x1e6c>
40007cf0:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40007cf4:	e3a04000 	mov	r4, #0
40007cf8:	e2833001 	add	r3, r3, #1
40007cfc:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007d00:	e58d4050 	str	r4, [sp, #80]	; 0x50
40007d04:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007d08:	eaffff63 	b	40007a9c <_svfprintf_r+0x1aa8>
40007d0c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007d10:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007d14:	e28d2094 	add	r2, sp, #148	; 0x94
40007d18:	eb000d33 	bl	4000b1ec <__ssprint_r>
40007d1c:	e3500000 	cmp	r0, #0
40007d20:	1afff974 	bne	400062f8 <_svfprintf_r+0x304>
40007d24:	e28d3098 	add	r3, sp, #152	; 0x98
40007d28:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40007d2c:	e8930018 	ldm	r3, {r3, r4}
40007d30:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007d34:	eafffea7 	b	400077d8 <_svfprintf_r+0x17e4>
40007d38:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007d3c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007d40:	e3540000 	cmp	r4, #0
40007d44:	d2643002 	rsble	r3, r4, #2
40007d48:	c3a03001 	movgt	r3, #1
40007d4c:	e0833005 	add	r3, r3, r5
40007d50:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007d54:	e3a08067 	mov	r8, #103	; 0x67
40007d58:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007d5c:	eaffff4e 	b	40007a9c <_svfprintf_r+0x1aa8>
40007d60:	e3a01002 	mov	r1, #2
40007d64:	eafffedf 	b	400078e8 <_svfprintf_r+0x18f4>
40007d68:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40007d6c:	e35c0000 	cmp	ip, #0
40007d70:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007d74:	da00003f 	ble	40007e78 <_svfprintf_r+0x1e84>
40007d78:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007d7c:	e3540000 	cmp	r4, #0
40007d80:	1a000024 	bne	40007e18 <_svfprintf_r+0x1e24>
40007d84:	e59d5020 	ldr	r5, [sp, #32]
40007d88:	e3150001 	tst	r5, #1
40007d8c:	1a000021 	bne	40007e18 <_svfprintf_r+0x1e24>
40007d90:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40007d94:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007d98:	eaffff3f 	b	40007a9c <_svfprintf_r+0x1aa8>
40007d9c:	e28d2092 	add	r2, sp, #146	; 0x92
40007da0:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40007008 <_svfprintf_r+0x1014>
40007da4:	e0c05091 	smull	r5, r0, r1, r0
40007da8:	e1a03fc1 	asr	r3, r1, #31
40007dac:	e0633140 	rsb	r3, r3, r0, asr #2
40007db0:	e0830103 	add	r0, r3, r3, lsl #2
40007db4:	e0410080 	sub	r0, r1, r0, lsl #1
40007db8:	e1a01003 	mov	r1, r3
40007dbc:	e3510009 	cmp	r1, #9
40007dc0:	e1a03002 	mov	r3, r2
40007dc4:	e2802030 	add	r2, r0, #48	; 0x30
40007dc8:	e5c32000 	strb	r2, [r3]
40007dcc:	e2432001 	sub	r2, r3, #1
40007dd0:	cafffff2 	bgt	40007da0 <_svfprintf_r+0x1dac>
40007dd4:	e2811030 	add	r1, r1, #48	; 0x30
40007dd8:	e28dc093 	add	ip, sp, #147	; 0x93
40007ddc:	e20110ff 	and	r1, r1, #255	; 0xff
40007de0:	e15c0002 	cmp	ip, r2
40007de4:	e5431001 	strb	r1, [r3, #-1]
40007de8:	9a000040 	bls	40007ef0 <_svfprintf_r+0x1efc>
40007dec:	e28d0085 	add	r0, sp, #133	; 0x85
40007df0:	e1a02003 	mov	r2, r3
40007df4:	ea000000 	b	40007dfc <_svfprintf_r+0x1e08>
40007df8:	e4d21001 	ldrb	r1, [r2], #1
40007dfc:	e152000c 	cmp	r2, ip
40007e00:	e5e01001 	strb	r1, [r0, #1]!
40007e04:	1afffffb 	bne	40007df8 <_svfprintf_r+0x1e04>
40007e08:	e28dcf42 	add	ip, sp, #264	; 0x108
40007e0c:	e063308c 	rsb	r3, r3, ip, lsl #1
40007e10:	e24330f6 	sub	r3, r3, #246	; 0xf6
40007e14:	eaffffad 	b	40007cd0 <_svfprintf_r+0x1cdc>
40007e18:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007e1c:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007e20:	e28c3001 	add	r3, ip, #1
40007e24:	e0843003 	add	r3, r4, r3
40007e28:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007e2c:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007e30:	eaffff19 	b	40007a9c <_svfprintf_r+0x1aa8>
40007e34:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40007e38:	e1a0100a 	mov	r1, sl
40007e3c:	e3a02000 	mov	r2, #0
40007e40:	e3a03000 	mov	r3, #0
40007e44:	eb001766 	bl	4000dbe4 <__aeabi_dcmpeq>
40007e48:	e3500000 	cmp	r0, #0
40007e4c:	1afffebf 	bne	40007950 <_svfprintf_r+0x195c>
40007e50:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007e54:	e26c3001 	rsb	r3, ip, #1
40007e58:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40007e5c:	eafffebc 	b	40007954 <_svfprintf_r+0x1960>
40007e60:	e59dc020 	ldr	ip, [sp, #32]
40007e64:	e21c3001 	ands	r3, ip, #1
40007e68:	1affffa0 	bne	40007cf0 <_svfprintf_r+0x1cfc>
40007e6c:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007e70:	e1c53fc5 	bic	r3, r5, r5, asr #31
40007e74:	eaffff08 	b	40007a9c <_svfprintf_r+0x1aa8>
40007e78:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007e7c:	e3550000 	cmp	r5, #0
40007e80:	1a000004 	bne	40007e98 <_svfprintf_r+0x1ea4>
40007e84:	e59dc020 	ldr	ip, [sp, #32]
40007e88:	e31c0001 	tst	ip, #1
40007e8c:	03a03001 	moveq	r3, #1
40007e90:	058d3034 	streq	r3, [sp, #52]	; 0x34
40007e94:	0affff00 	beq	40007a9c <_svfprintf_r+0x1aa8>
40007e98:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40007e9c:	e2833002 	add	r3, r3, #2
40007ea0:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007ea4:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007ea8:	eafffefb 	b	40007a9c <_svfprintf_r+0x1aa8>
40007eac:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007eb0:	e5955000 	ldr	r5, [r5]
40007eb4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007eb8:	e3550000 	cmp	r5, #0
40007ebc:	e28c1004 	add	r1, ip, #4
40007ec0:	b3e04000 	mvnlt	r4, #0
40007ec4:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007ec8:	e5d38001 	ldrb	r8, [r3, #1]
40007ecc:	e58d1048 	str	r1, [sp, #72]	; 0x48
40007ed0:	e1a03000 	mov	r3, r0
40007ed4:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40007ed8:	eafff891 	b	40006124 <_svfprintf_r+0x130>
40007edc:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40007ee0:	e3a0300c 	mov	r3, #12
40007ee4:	e5853000 	str	r3, [r5]
40007ee8:	e3e00000 	mvn	r0, #0
40007eec:	eafff906 	b	4000630c <_svfprintf_r+0x318>
40007ef0:	e28d3086 	add	r3, sp, #134	; 0x86
40007ef4:	eaffff75 	b	40007cd0 <_svfprintf_r+0x1cdc>
40007ef8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007efc:	eaffff64 	b	40007c94 <_svfprintf_r+0x1ca0>

40007f00 <quorem>:
40007f00:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007f04:	e5903010 	ldr	r3, [r0, #16]
40007f08:	e5915010 	ldr	r5, [r1, #16]
40007f0c:	e1550003 	cmp	r5, r3
40007f10:	e1a09000 	mov	r9, r0
40007f14:	e24dd00c 	sub	sp, sp, #12
40007f18:	e1a0a001 	mov	sl, r1
40007f1c:	c3a00000 	movgt	r0, #0
40007f20:	ca00006b 	bgt	400080d4 <quorem+0x1d4>
40007f24:	e2455001 	sub	r5, r5, #1
40007f28:	e2814014 	add	r4, r1, #20
40007f2c:	e7941105 	ldr	r1, [r4, r5, lsl #2]
40007f30:	e2898014 	add	r8, r9, #20
40007f34:	e2811001 	add	r1, r1, #1
40007f38:	e7980105 	ldr	r0, [r8, r5, lsl #2]
40007f3c:	eb001481 	bl	4000d148 <__aeabi_uidiv>
40007f40:	e1a02105 	lsl	r2, r5, #2
40007f44:	e0883002 	add	r3, r8, r2
40007f48:	e2507000 	subs	r7, r0, #0
40007f4c:	e58d2000 	str	r2, [sp]
40007f50:	e0846002 	add	r6, r4, r2
40007f54:	e58d3004 	str	r3, [sp, #4]
40007f58:	0a000030 	beq	40008020 <quorem+0x120>
40007f5c:	e3a0c000 	mov	ip, #0
40007f60:	e1a0000c 	mov	r0, ip
40007f64:	e1a02004 	mov	r2, r4
40007f68:	e1a03008 	mov	r3, r8
40007f6c:	e492e004 	ldr	lr, [r2], #4
40007f70:	e1a0b80e 	lsl	fp, lr, #16
40007f74:	e1a0182e 	lsr	r1, lr, #16
40007f78:	e1a0b82b 	lsr	fp, fp, #16
40007f7c:	e02bcb97 	mla	fp, r7, fp, ip
40007f80:	e0010197 	mul	r1, r7, r1
40007f84:	e593e000 	ldr	lr, [r3]
40007f88:	e081182b 	add	r1, r1, fp, lsr #16
40007f8c:	e1a0b80b 	lsl	fp, fp, #16
40007f90:	e040082b 	sub	r0, r0, fp, lsr #16
40007f94:	e1a0c80e 	lsl	ip, lr, #16
40007f98:	e1a0b801 	lsl	fp, r1, #16
40007f9c:	e080c82c 	add	ip, r0, ip, lsr #16
40007fa0:	e1a0082b 	lsr	r0, fp, #16
40007fa4:	e060082e 	rsb	r0, r0, lr, lsr #16
40007fa8:	e1a0b80c 	lsl	fp, ip, #16
40007fac:	e080084c 	add	r0, r0, ip, asr #16
40007fb0:	e1a0c82b 	lsr	ip, fp, #16
40007fb4:	e18cc800 	orr	ip, ip, r0, lsl #16
40007fb8:	e1560002 	cmp	r6, r2
40007fbc:	e483c004 	str	ip, [r3], #4
40007fc0:	e1a00840 	asr	r0, r0, #16
40007fc4:	e1a0c821 	lsr	ip, r1, #16
40007fc8:	2affffe7 	bcs	40007f6c <quorem+0x6c>
40007fcc:	e59d2000 	ldr	r2, [sp]
40007fd0:	e7983002 	ldr	r3, [r8, r2]
40007fd4:	e3530000 	cmp	r3, #0
40007fd8:	1a000010 	bne	40008020 <quorem+0x120>
40007fdc:	e59d2004 	ldr	r2, [sp, #4]
40007fe0:	e2423004 	sub	r3, r2, #4
40007fe4:	e1580003 	cmp	r8, r3
40007fe8:	2a00000b 	bcs	4000801c <quorem+0x11c>
40007fec:	e5123004 	ldr	r3, [r2, #-4]
40007ff0:	e3530000 	cmp	r3, #0
40007ff4:	1a000008 	bne	4000801c <quorem+0x11c>
40007ff8:	e2423008 	sub	r3, r2, #8
40007ffc:	ea000003 	b	40008010 <quorem+0x110>
40008000:	e5932000 	ldr	r2, [r3]
40008004:	e3520000 	cmp	r2, #0
40008008:	e2433004 	sub	r3, r3, #4
4000800c:	1a000002 	bne	4000801c <quorem+0x11c>
40008010:	e1580003 	cmp	r8, r3
40008014:	e2455001 	sub	r5, r5, #1
40008018:	3afffff8 	bcc	40008000 <quorem+0x100>
4000801c:	e5895010 	str	r5, [r9, #16]
40008020:	e1a0100a 	mov	r1, sl
40008024:	e1a00009 	mov	r0, r9
40008028:	eb000a4a 	bl	4000a958 <__mcmp>
4000802c:	e3500000 	cmp	r0, #0
40008030:	ba000026 	blt	400080d0 <quorem+0x1d0>
40008034:	e2877001 	add	r7, r7, #1
40008038:	e1a03008 	mov	r3, r8
4000803c:	e3a02000 	mov	r2, #0
40008040:	e494c004 	ldr	ip, [r4], #4
40008044:	e5930000 	ldr	r0, [r3]
40008048:	e1a0180c 	lsl	r1, ip, #16
4000804c:	e0422821 	sub	r2, r2, r1, lsr #16
40008050:	e1a01800 	lsl	r1, r0, #16
40008054:	e0821821 	add	r1, r2, r1, lsr #16
40008058:	e1a0c82c 	lsr	ip, ip, #16
4000805c:	e06c2820 	rsb	r2, ip, r0, lsr #16
40008060:	e1a0a801 	lsl	sl, r1, #16
40008064:	e0822841 	add	r2, r2, r1, asr #16
40008068:	e1a0182a 	lsr	r1, sl, #16
4000806c:	e1811802 	orr	r1, r1, r2, lsl #16
40008070:	e1560004 	cmp	r6, r4
40008074:	e4831004 	str	r1, [r3], #4
40008078:	e1a02842 	asr	r2, r2, #16
4000807c:	2affffef 	bcs	40008040 <quorem+0x140>
40008080:	e7983105 	ldr	r3, [r8, r5, lsl #2]
40008084:	e3530000 	cmp	r3, #0
40008088:	e0883105 	add	r3, r8, r5, lsl #2
4000808c:	1a00000f 	bne	400080d0 <quorem+0x1d0>
40008090:	e2432004 	sub	r2, r3, #4
40008094:	e1580002 	cmp	r8, r2
40008098:	2a00000b 	bcs	400080cc <quorem+0x1cc>
4000809c:	e5132004 	ldr	r2, [r3, #-4]
400080a0:	e3520000 	cmp	r2, #0
400080a4:	1a000008 	bne	400080cc <quorem+0x1cc>
400080a8:	e2433008 	sub	r3, r3, #8
400080ac:	ea000003 	b	400080c0 <quorem+0x1c0>
400080b0:	e5932000 	ldr	r2, [r3]
400080b4:	e3520000 	cmp	r2, #0
400080b8:	e2433004 	sub	r3, r3, #4
400080bc:	1a000002 	bne	400080cc <quorem+0x1cc>
400080c0:	e1580003 	cmp	r8, r3
400080c4:	e2455001 	sub	r5, r5, #1
400080c8:	3afffff8 	bcc	400080b0 <quorem+0x1b0>
400080cc:	e5895010 	str	r5, [r9, #16]
400080d0:	e1a00007 	mov	r0, r7
400080d4:	e28dd00c 	add	sp, sp, #12
400080d8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400080dc:	e12fff1e 	bx	lr

400080e0 <_dtoa_r>:
400080e0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400080e4:	e5901040 	ldr	r1, [r0, #64]	; 0x40
400080e8:	e24dd074 	sub	sp, sp, #116	; 0x74
400080ec:	e3510000 	cmp	r1, #0
400080f0:	e1a04000 	mov	r4, r0
400080f4:	e1a0a002 	mov	sl, r2
400080f8:	e1a0b003 	mov	fp, r3
400080fc:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40008100:	0a000007 	beq	40008124 <_dtoa_r+0x44>
40008104:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40008108:	e3a02001 	mov	r2, #1
4000810c:	e1a02312 	lsl	r2, r2, r3
40008110:	e5813004 	str	r3, [r1, #4]
40008114:	e5812008 	str	r2, [r1, #8]
40008118:	eb000853 	bl	4000a26c <_Bfree>
4000811c:	e3a03000 	mov	r3, #0
40008120:	e5843040 	str	r3, [r4, #64]	; 0x40
40008124:	e35b0000 	cmp	fp, #0
40008128:	b3a03001 	movlt	r3, #1
4000812c:	a3a03000 	movge	r3, #0
40008130:	b5853000 	strlt	r3, [r5]
40008134:	a5853000 	strge	r3, [r5]
40008138:	e59f3508 	ldr	r3, [pc, #1288]	; 40008648 <_dtoa_r+0x568>
4000813c:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
40008140:	a1a0900b 	movge	r9, fp
40008144:	e1a02003 	mov	r2, r3
40008148:	e0093003 	and	r3, r9, r3
4000814c:	b1a0b009 	movlt	fp, r9
40008150:	e1530002 	cmp	r3, r2
40008154:	0a000013 	beq	400081a8 <_dtoa_r+0xc8>
40008158:	e1a0000a 	mov	r0, sl
4000815c:	e1a0100b 	mov	r1, fp
40008160:	e3a02000 	mov	r2, #0
40008164:	e3a03000 	mov	r3, #0
40008168:	eb00169d 	bl	4000dbe4 <__aeabi_dcmpeq>
4000816c:	e2508000 	subs	r8, r0, #0
40008170:	0a00001e 	beq	400081f0 <_dtoa_r+0x110>
40008174:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008178:	e35c0000 	cmp	ip, #0
4000817c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008180:	e3a03001 	mov	r3, #1
40008184:	e58c3000 	str	r3, [ip]
40008188:	0a00009c 	beq	40008400 <_dtoa_r+0x320>
4000818c:	e59f04b8 	ldr	r0, [pc, #1208]	; 4000864c <_dtoa_r+0x56c>
40008190:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008194:	e58c0000 	str	r0, [ip]
40008198:	e2400001 	sub	r0, r0, #1
4000819c:	e28dd074 	add	sp, sp, #116	; 0x74
400081a0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400081a4:	e12fff1e 	bx	lr
400081a8:	e59f34a0 	ldr	r3, [pc, #1184]	; 40008650 <_dtoa_r+0x570>
400081ac:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
400081b0:	e35a0000 	cmp	sl, #0
400081b4:	e58c3000 	str	r3, [ip]
400081b8:	0a00007e 	beq	400083b8 <_dtoa_r+0x2d8>
400081bc:	e59f0490 	ldr	r0, [pc, #1168]	; 40008654 <_dtoa_r+0x574>
400081c0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400081c4:	e35c0000 	cmp	ip, #0
400081c8:	0afffff3 	beq	4000819c <_dtoa_r+0xbc>
400081cc:	e5d03003 	ldrb	r3, [r0, #3]
400081d0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400081d4:	e3530000 	cmp	r3, #0
400081d8:	12803008 	addne	r3, r0, #8
400081dc:	02803003 	addeq	r3, r0, #3
400081e0:	e58c3000 	str	r3, [ip]
400081e4:	e28dd074 	add	sp, sp, #116	; 0x74
400081e8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400081ec:	e12fff1e 	bx	lr
400081f0:	e28d206c 	add	r2, sp, #108	; 0x6c
400081f4:	e28d3068 	add	r3, sp, #104	; 0x68
400081f8:	e88d000c 	stm	sp, {r2, r3}
400081fc:	e1a00004 	mov	r0, r4
40008200:	e1a0200a 	mov	r2, sl
40008204:	e1a0300b 	mov	r3, fp
40008208:	eb000a89 	bl	4000ac34 <__d2b>
4000820c:	e1b05a29 	lsrs	r5, r9, #20
40008210:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008214:	1a00006f 	bne	400083d8 <_dtoa_r+0x2f8>
40008218:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000821c:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
40008220:	e3e03e41 	mvn	r3, #1040	; 0x410
40008224:	e0885005 	add	r5, r8, r5
40008228:	e1550003 	cmp	r5, r3
4000822c:	a2850e41 	addge	r0, r5, #1040	; 0x410
40008230:	a2800002 	addge	r0, r0, #2
40008234:	a1a0003a 	lsrge	r0, sl, r0
40008238:	b59f0418 	ldrlt	r0, [pc, #1048]	; 40008658 <_dtoa_r+0x578>
4000823c:	a283301f 	addge	r3, r3, #31
40008240:	a0653003 	rsbge	r3, r5, r3
40008244:	b0650000 	rsblt	r0, r5, r0
40008248:	a1800319 	orrge	r0, r0, r9, lsl r3
4000824c:	b1a0001a 	lsllt	r0, sl, r0
40008250:	eb0014c9 	bl	4000d57c <__aeabi_ui2d>
40008254:	e3a0c001 	mov	ip, #1
40008258:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
4000825c:	e2455001 	sub	r5, r5, #1
40008260:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
40008264:	e3a02000 	mov	r2, #0
40008268:	e59f33ec 	ldr	r3, [pc, #1004]	; 4000865c <_dtoa_r+0x57c>
4000826c:	eb0013fd 	bl	4000d268 <__aeabi_dsub>
40008270:	e28f3fee 	add	r3, pc, #952	; 0x3b8
40008274:	e893000c 	ldm	r3, {r2, r3}
40008278:	eb0014ff 	bl	4000d67c <__aeabi_dmul>
4000827c:	e28f3fed 	add	r3, pc, #948	; 0x3b4
40008280:	e893000c 	ldm	r3, {r2, r3}
40008284:	eb0013f8 	bl	4000d26c <__adddf3>
40008288:	e1a06000 	mov	r6, r0
4000828c:	e1a00005 	mov	r0, r5
40008290:	e1a07001 	mov	r7, r1
40008294:	eb0014c1 	bl	4000d5a0 <__aeabi_i2d>
40008298:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000829c:	e893000c 	ldm	r3, {r2, r3}
400082a0:	eb0014f5 	bl	4000d67c <__aeabi_dmul>
400082a4:	e1a02000 	mov	r2, r0
400082a8:	e1a03001 	mov	r3, r1
400082ac:	e1a00006 	mov	r0, r6
400082b0:	e1a01007 	mov	r1, r7
400082b4:	eb0013ec 	bl	4000d26c <__adddf3>
400082b8:	e1a06000 	mov	r6, r0
400082bc:	e1a07001 	mov	r7, r1
400082c0:	eb001665 	bl	4000dc5c <__aeabi_d2iz>
400082c4:	e1a01007 	mov	r1, r7
400082c8:	e58d0018 	str	r0, [sp, #24]
400082cc:	e3a02000 	mov	r2, #0
400082d0:	e1a00006 	mov	r0, r6
400082d4:	e3a03000 	mov	r3, #0
400082d8:	eb001647 	bl	4000dbfc <__aeabi_dcmplt>
400082dc:	e3500000 	cmp	r0, #0
400082e0:	1a00019a 	bne	40008950 <_dtoa_r+0x870>
400082e4:	e59dc018 	ldr	ip, [sp, #24]
400082e8:	e35c0016 	cmp	ip, #22
400082ec:	83a0c001 	movhi	ip, #1
400082f0:	858dc044 	strhi	ip, [sp, #68]	; 0x44
400082f4:	8a00000c 	bhi	4000832c <_dtoa_r+0x24c>
400082f8:	e59f3370 	ldr	r3, [pc, #880]	; 40008670 <_dtoa_r+0x590>
400082fc:	e083318c 	add	r3, r3, ip, lsl #3
40008300:	e8930003 	ldm	r3, {r0, r1}
40008304:	e1a0200a 	mov	r2, sl
40008308:	e1a0300b 	mov	r3, fp
4000830c:	eb00164c 	bl	4000dc44 <__aeabi_dcmpgt>
40008310:	e3500000 	cmp	r0, #0
40008314:	159dc018 	ldrne	ip, [sp, #24]
40008318:	124cc001 	subne	ip, ip, #1
4000831c:	158dc018 	strne	ip, [sp, #24]
40008320:	13a0c000 	movne	ip, #0
40008324:	158dc044 	strne	ip, [sp, #68]	; 0x44
40008328:	058d0044 	streq	r0, [sp, #68]	; 0x44
4000832c:	e0655008 	rsb	r5, r5, r8
40008330:	e2555001 	subs	r5, r5, #1
40008334:	4265c000 	rsbmi	ip, r5, #0
40008338:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
4000833c:	53a0c000 	movpl	ip, #0
40008340:	43a0c000 	movmi	ip, #0
40008344:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
40008348:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000834c:	458dc024 	strmi	ip, [sp, #36]	; 0x24
40008350:	e59dc018 	ldr	ip, [sp, #24]
40008354:	e35c0000 	cmp	ip, #0
40008358:	ba000186 	blt	40008978 <_dtoa_r+0x898>
4000835c:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40008360:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008364:	e081100c 	add	r1, r1, ip
40008368:	e3a0c000 	mov	ip, #0
4000836c:	e58d1024 	str	r1, [sp, #36]	; 0x24
40008370:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008374:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008378:	e35c0009 	cmp	ip, #9
4000837c:	8a000021 	bhi	40008408 <_dtoa_r+0x328>
40008380:	e35c0005 	cmp	ip, #5
40008384:	c24cc004 	subgt	ip, ip, #4
40008388:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
4000838c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008390:	e24c3002 	sub	r3, ip, #2
40008394:	c3a05000 	movgt	r5, #0
40008398:	d3a05001 	movle	r5, #1
4000839c:	e3530003 	cmp	r3, #3
400083a0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
400083a4:	ea000019 	b	40008410 <_dtoa_r+0x330>
400083a8:	40008a20 	andmi	r8, r0, r0, lsr #20
400083ac:	40008d78 	andmi	r8, r0, r8, ror sp
400083b0:	40008db4 			; <UNDEFINED> instruction: 0x40008db4
400083b4:	4000940c 	andmi	r9, r0, ip, lsl #8
400083b8:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
400083bc:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
400083c0:	e59f2298 	ldr	r2, [pc, #664]	; 40008660 <_dtoa_r+0x580>
400083c4:	e59f3288 	ldr	r3, [pc, #648]	; 40008654 <_dtoa_r+0x574>
400083c8:	e3500000 	cmp	r0, #0
400083cc:	01a00002 	moveq	r0, r2
400083d0:	11a00003 	movne	r0, r3
400083d4:	eaffff79 	b	400081c0 <_dtoa_r+0xe0>
400083d8:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
400083dc:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400083e0:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
400083e4:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
400083e8:	e58d805c 	str	r8, [sp, #92]	; 0x5c
400083ec:	e1a0000a 	mov	r0, sl
400083f0:	e2455003 	sub	r5, r5, #3
400083f4:	e3831603 	orr	r1, r3, #3145728	; 0x300000
400083f8:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
400083fc:	eaffff98 	b	40008264 <_dtoa_r+0x184>
40008400:	e59f025c 	ldr	r0, [pc, #604]	; 40008664 <_dtoa_r+0x584>
40008404:	eaffff64 	b	4000819c <_dtoa_r+0xbc>
40008408:	e3a0c000 	mov	ip, #0
4000840c:	e58dc098 	str	ip, [sp, #152]	; 0x98
40008410:	e3a05000 	mov	r5, #0
40008414:	e5845044 	str	r5, [r4, #68]	; 0x44
40008418:	e1a01005 	mov	r1, r5
4000841c:	e1a00004 	mov	r0, r4
40008420:	eb00076e 	bl	4000a1e0 <_Balloc>
40008424:	e3e0c000 	mvn	ip, #0
40008428:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000842c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008430:	e3a0c001 	mov	ip, #1
40008434:	e58d0020 	str	r0, [sp, #32]
40008438:	e58d509c 	str	r5, [sp, #156]	; 0x9c
4000843c:	e5840040 	str	r0, [r4, #64]	; 0x40
40008440:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008444:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
40008448:	e3530000 	cmp	r3, #0
4000844c:	ba00009b 	blt	400086c0 <_dtoa_r+0x5e0>
40008450:	e59dc018 	ldr	ip, [sp, #24]
40008454:	e35c000e 	cmp	ip, #14
40008458:	ca000098 	bgt	400086c0 <_dtoa_r+0x5e0>
4000845c:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008460:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008464:	e1a02fa1 	lsr	r2, r1, #31
40008468:	e35c0000 	cmp	ip, #0
4000846c:	c3a02000 	movgt	r2, #0
40008470:	d2022001 	andle	r2, r2, #1
40008474:	e59f31f4 	ldr	r3, [pc, #500]	; 40008670 <_dtoa_r+0x590>
40008478:	e59dc018 	ldr	ip, [sp, #24]
4000847c:	e083318c 	add	r3, r3, ip, lsl #3
40008480:	e3520000 	cmp	r2, #0
40008484:	e8930006 	ldm	r3, {r1, r2}
40008488:	e58d1010 	str	r1, [sp, #16]
4000848c:	e58d2014 	str	r2, [sp, #20]
40008490:	1a000341 	bne	4000919c <_dtoa_r+0x10bc>
40008494:	e28d3010 	add	r3, sp, #16
40008498:	e893000c 	ldm	r3, {r2, r3}
4000849c:	e1a0000a 	mov	r0, sl
400084a0:	e1a0100b 	mov	r1, fp
400084a4:	eb001518 	bl	4000d90c <__aeabi_ddiv>
400084a8:	eb0015eb 	bl	4000dc5c <__aeabi_d2iz>
400084ac:	e1a08000 	mov	r8, r0
400084b0:	eb00143a 	bl	4000d5a0 <__aeabi_i2d>
400084b4:	e28d3010 	add	r3, sp, #16
400084b8:	e893000c 	ldm	r3, {r2, r3}
400084bc:	eb00146e 	bl	4000d67c <__aeabi_dmul>
400084c0:	e1a03001 	mov	r3, r1
400084c4:	e1a02000 	mov	r2, r0
400084c8:	e1a0100b 	mov	r1, fp
400084cc:	e1a0000a 	mov	r0, sl
400084d0:	eb001364 	bl	4000d268 <__aeabi_dsub>
400084d4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400084d8:	e35c0001 	cmp	ip, #1
400084dc:	e59dc020 	ldr	ip, [sp, #32]
400084e0:	e28cc001 	add	ip, ip, #1
400084e4:	e58dc058 	str	ip, [sp, #88]	; 0x58
400084e8:	e59dc020 	ldr	ip, [sp, #32]
400084ec:	e2883030 	add	r3, r8, #48	; 0x30
400084f0:	e1a06000 	mov	r6, r0
400084f4:	e1a07001 	mov	r7, r1
400084f8:	e5cc3000 	strb	r3, [ip]
400084fc:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40008500:	0a000035 	beq	400085dc <_dtoa_r+0x4fc>
40008504:	e3a02000 	mov	r2, #0
40008508:	e59f3168 	ldr	r3, [pc, #360]	; 40008678 <_dtoa_r+0x598>
4000850c:	eb00145a 	bl	4000d67c <__aeabi_dmul>
40008510:	e3a02000 	mov	r2, #0
40008514:	e3a03000 	mov	r3, #0
40008518:	e1a06000 	mov	r6, r0
4000851c:	e1a07001 	mov	r7, r1
40008520:	eb0015af 	bl	4000dbe4 <__aeabi_dcmpeq>
40008524:	e3500000 	cmp	r0, #0
40008528:	1a00049a 	bne	40009798 <_dtoa_r+0x16b8>
4000852c:	e59dc020 	ldr	ip, [sp, #32]
40008530:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40008534:	e58d401c 	str	r4, [sp, #28]
40008538:	e08c9001 	add	r9, ip, r1
4000853c:	e28ca002 	add	sl, ip, #2
40008540:	e28d5010 	add	r5, sp, #16
40008544:	e8950030 	ldm	r5, {r4, r5}
40008548:	ea000008 	b	40008570 <_dtoa_r+0x490>
4000854c:	eb00144a 	bl	4000d67c <__aeabi_dmul>
40008550:	e3a02000 	mov	r2, #0
40008554:	e3a03000 	mov	r3, #0
40008558:	e1a06000 	mov	r6, r0
4000855c:	e1a07001 	mov	r7, r1
40008560:	eb00159f 	bl	4000dbe4 <__aeabi_dcmpeq>
40008564:	e3500000 	cmp	r0, #0
40008568:	e28aa001 	add	sl, sl, #1
4000856c:	1a000410 	bne	400095b4 <_dtoa_r+0x14d4>
40008570:	e1a02004 	mov	r2, r4
40008574:	e1a03005 	mov	r3, r5
40008578:	e1a00006 	mov	r0, r6
4000857c:	e1a01007 	mov	r1, r7
40008580:	eb0014e1 	bl	4000d90c <__aeabi_ddiv>
40008584:	eb0015b4 	bl	4000dc5c <__aeabi_d2iz>
40008588:	e1a08000 	mov	r8, r0
4000858c:	eb001403 	bl	4000d5a0 <__aeabi_i2d>
40008590:	e1a02004 	mov	r2, r4
40008594:	e1a03005 	mov	r3, r5
40008598:	eb001437 	bl	4000d67c <__aeabi_dmul>
4000859c:	e1a02000 	mov	r2, r0
400085a0:	e1a03001 	mov	r3, r1
400085a4:	e1a00006 	mov	r0, r6
400085a8:	e1a01007 	mov	r1, r7
400085ac:	eb00132d 	bl	4000d268 <__aeabi_dsub>
400085b0:	e288c030 	add	ip, r8, #48	; 0x30
400085b4:	e15a0009 	cmp	sl, r9
400085b8:	e1a06000 	mov	r6, r0
400085bc:	e1a07001 	mov	r7, r1
400085c0:	e3a02000 	mov	r2, #0
400085c4:	e59f30ac 	ldr	r3, [pc, #172]	; 40008678 <_dtoa_r+0x598>
400085c8:	e54ac001 	strb	ip, [sl, #-1]
400085cc:	e1a0b00a 	mov	fp, sl
400085d0:	1affffdd 	bne	4000854c <_dtoa_r+0x46c>
400085d4:	e59d401c 	ldr	r4, [sp, #28]
400085d8:	e1a0500a 	mov	r5, sl
400085dc:	e1a02006 	mov	r2, r6
400085e0:	e1a03007 	mov	r3, r7
400085e4:	e1a00006 	mov	r0, r6
400085e8:	e1a01007 	mov	r1, r7
400085ec:	eb00131e 	bl	4000d26c <__adddf3>
400085f0:	e1a06000 	mov	r6, r0
400085f4:	e1a07001 	mov	r7, r1
400085f8:	e1a02006 	mov	r2, r6
400085fc:	e28d1010 	add	r1, sp, #16
40008600:	e8910003 	ldm	r1, {r0, r1}
40008604:	e1a03007 	mov	r3, r7
40008608:	eb00157b 	bl	4000dbfc <__aeabi_dcmplt>
4000860c:	e3500000 	cmp	r0, #0
40008610:	0a000429 	beq	400096bc <_dtoa_r+0x15dc>
40008614:	e59dc018 	ldr	ip, [sp, #24]
40008618:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000861c:	e59d9020 	ldr	r9, [sp, #32]
40008620:	e5558001 	ldrb	r8, [r5, #-1]
40008624:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008628:	ea000019 	b	40008694 <_dtoa_r+0x5b4>
4000862c:	e1a00000 	nop			; (mov r0, r0)
40008630:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
40008634:	3fd287a7 	svccc	0x00d287a7
40008638:	8b60c8b3 	blhi	4183a90c <__ZI_LIMIT__+0x1822cac>
4000863c:	3fc68a28 	svccc	0x00c68a28
40008640:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
40008644:	3fd34413 	svccc	0x00d34413
40008648:	7ff00000 	svcvc	0x00f00000	; IMB
4000864c:	40016f65 	andmi	r6, r1, r5, ror #30
40008650:	0000270f 	andeq	r2, r0, pc, lsl #14
40008654:	40016f74 	andmi	r6, r1, r4, ror pc
40008658:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
4000865c:	3ff80000 	svccc	0x00f80000
40008660:	40016f68 	andmi	r6, r1, r8, ror #30
40008664:	40016f64 	andmi	r6, r1, r4, ror #30
40008668:	3ff00000 	svccc	0x00f00000	; IMB
4000866c:	40016be0 	andmi	r6, r1, r0, ror #23
40008670:	40016af0 	strdmi	r6, [r1], -r0
40008674:	40140000 	andsmi	r0, r4, r0
40008678:	40240000 	eormi	r0, r4, r0
4000867c:	401c0000 	andsmi	r0, ip, r0
40008680:	3fe00000 	svccc	0x00e00000
40008684:	e1550001 	cmp	r5, r1
40008688:	0a000392 	beq	400094d8 <_dtoa_r+0x13f8>
4000868c:	e5558002 	ldrb	r8, [r5, #-2]
40008690:	e1a05003 	mov	r5, r3
40008694:	e3580039 	cmp	r8, #57	; 0x39
40008698:	e1a02005 	mov	r2, r5
4000869c:	e2453001 	sub	r3, r5, #1
400086a0:	0afffff7 	beq	40008684 <_dtoa_r+0x5a4>
400086a4:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400086a8:	e2882001 	add	r2, r8, #1
400086ac:	e58d5020 	str	r5, [sp, #32]
400086b0:	e58dc018 	str	ip, [sp, #24]
400086b4:	e20220ff 	and	r2, r2, #255	; 0xff
400086b8:	e5c32000 	strb	r2, [r3]
400086bc:	ea00008e 	b	400088fc <_dtoa_r+0x81c>
400086c0:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
400086c4:	e35c0000 	cmp	ip, #0
400086c8:	1a0000b3 	bne	4000899c <_dtoa_r+0x8bc>
400086cc:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
400086d0:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400086d4:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
400086d8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400086dc:	e35c0000 	cmp	ip, #0
400086e0:	c3550000 	cmpgt	r5, #0
400086e4:	da000009 	ble	40008710 <_dtoa_r+0x630>
400086e8:	e1a0300c 	mov	r3, ip
400086ec:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400086f0:	e1530005 	cmp	r3, r5
400086f4:	a1a03005 	movge	r3, r5
400086f8:	e063c00c 	rsb	ip, r3, ip
400086fc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008700:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008704:	e063c00c 	rsb	ip, r3, ip
40008708:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000870c:	e0635005 	rsb	r5, r3, r5
40008710:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008714:	e35c0000 	cmp	ip, #0
40008718:	da000015 	ble	40008774 <_dtoa_r+0x694>
4000871c:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008720:	e35c0000 	cmp	ip, #0
40008724:	0a000347 	beq	40009448 <_dtoa_r+0x1368>
40008728:	e3560000 	cmp	r6, #0
4000872c:	da00000d 	ble	40008768 <_dtoa_r+0x688>
40008730:	e1a01008 	mov	r1, r8
40008734:	e1a02006 	mov	r2, r6
40008738:	e1a00004 	mov	r0, r4
4000873c:	eb000801 	bl	4000a748 <__pow5mult>
40008740:	e1a08000 	mov	r8, r0
40008744:	e1a01008 	mov	r1, r8
40008748:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
4000874c:	e1a00004 	mov	r0, r4
40008750:	eb000782 	bl	4000a560 <__multiply>
40008754:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008758:	e1a07000 	mov	r7, r0
4000875c:	e1a00004 	mov	r0, r4
40008760:	eb0006c1 	bl	4000a26c <_Bfree>
40008764:	e58d7030 	str	r7, [sp, #48]	; 0x30
40008768:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000876c:	e05c2006 	subs	r2, ip, r6
40008770:	1a000378 	bne	40009558 <_dtoa_r+0x1478>
40008774:	e1a00004 	mov	r0, r4
40008778:	e3a01001 	mov	r1, #1
4000877c:	eb00076e 	bl	4000a53c <__i2b>
40008780:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40008784:	e35c0000 	cmp	ip, #0
40008788:	e1a06000 	mov	r6, r0
4000878c:	da000004 	ble	400087a4 <_dtoa_r+0x6c4>
40008790:	e1a01000 	mov	r1, r0
40008794:	e1a0200c 	mov	r2, ip
40008798:	e1a00004 	mov	r0, r4
4000879c:	eb0007e9 	bl	4000a748 <__pow5mult>
400087a0:	e1a06000 	mov	r6, r0
400087a4:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
400087a8:	e35c0001 	cmp	ip, #1
400087ac:	da00028a 	ble	400091dc <_dtoa_r+0x10fc>
400087b0:	e3a07000 	mov	r7, #0
400087b4:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
400087b8:	e35c0000 	cmp	ip, #0
400087bc:	03a00001 	moveq	r0, #1
400087c0:	1a000251 	bne	4000910c <_dtoa_r+0x102c>
400087c4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400087c8:	e080300c 	add	r3, r0, ip
400087cc:	e213301f 	ands	r3, r3, #31
400087d0:	0a0001a0 	beq	40008e58 <_dtoa_r+0xd78>
400087d4:	e2632020 	rsb	r2, r3, #32
400087d8:	e3520004 	cmp	r2, #4
400087dc:	da0003f9 	ble	400097c8 <_dtoa_r+0x16e8>
400087e0:	e263301c 	rsb	r3, r3, #28
400087e4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400087e8:	e08cc003 	add	ip, ip, r3
400087ec:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400087f0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400087f4:	e08cc003 	add	ip, ip, r3
400087f8:	e58dc024 	str	ip, [sp, #36]	; 0x24
400087fc:	e0855003 	add	r5, r5, r3
40008800:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008804:	e35c0000 	cmp	ip, #0
40008808:	da000004 	ble	40008820 <_dtoa_r+0x740>
4000880c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008810:	e1a0200c 	mov	r2, ip
40008814:	e1a00004 	mov	r0, r4
40008818:	eb00080b 	bl	4000a84c <__lshift>
4000881c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008820:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008824:	e35c0000 	cmp	ip, #0
40008828:	da000004 	ble	40008840 <_dtoa_r+0x760>
4000882c:	e1a01006 	mov	r1, r6
40008830:	e1a0200c 	mov	r2, ip
40008834:	e1a00004 	mov	r0, r4
40008838:	eb000803 	bl	4000a84c <__lshift>
4000883c:	e1a06000 	mov	r6, r0
40008840:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008844:	e35c0000 	cmp	ip, #0
40008848:	1a000235 	bne	40009124 <_dtoa_r+0x1044>
4000884c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008850:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40008854:	e35c0002 	cmp	ip, #2
40008858:	d3a03000 	movle	r3, #0
4000885c:	c3a03001 	movgt	r3, #1
40008860:	e3510000 	cmp	r1, #0
40008864:	c3a03000 	movgt	r3, #0
40008868:	e3530000 	cmp	r3, #0
4000886c:	0a00017b 	beq	40008e60 <_dtoa_r+0xd80>
40008870:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008874:	e35c0000 	cmp	ip, #0
40008878:	1a000170 	bne	40008e40 <_dtoa_r+0xd60>
4000887c:	e1a01006 	mov	r1, r6
40008880:	e1a0300c 	mov	r3, ip
40008884:	e3a02005 	mov	r2, #5
40008888:	e1a00004 	mov	r0, r4
4000888c:	eb00067d 	bl	4000a288 <__multadd>
40008890:	e1a06000 	mov	r6, r0
40008894:	e1a01006 	mov	r1, r6
40008898:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000889c:	eb00082d 	bl	4000a958 <__mcmp>
400088a0:	e3500000 	cmp	r0, #0
400088a4:	da000165 	ble	40008e40 <_dtoa_r+0xd60>
400088a8:	e59dc018 	ldr	ip, [sp, #24]
400088ac:	e28cc001 	add	ip, ip, #1
400088b0:	e58dc018 	str	ip, [sp, #24]
400088b4:	e59dc020 	ldr	ip, [sp, #32]
400088b8:	e3a03031 	mov	r3, #49	; 0x31
400088bc:	e5cc3000 	strb	r3, [ip]
400088c0:	e1a0900c 	mov	r9, ip
400088c4:	e28cc001 	add	ip, ip, #1
400088c8:	e58dc020 	str	ip, [sp, #32]
400088cc:	e3a05000 	mov	r5, #0
400088d0:	e1a01006 	mov	r1, r6
400088d4:	e1a00004 	mov	r0, r4
400088d8:	eb000663 	bl	4000a26c <_Bfree>
400088dc:	e3580000 	cmp	r8, #0
400088e0:	0a000005 	beq	400088fc <_dtoa_r+0x81c>
400088e4:	e1550008 	cmp	r5, r8
400088e8:	13550000 	cmpne	r5, #0
400088ec:	1a000198 	bne	40008f54 <_dtoa_r+0xe74>
400088f0:	e1a01008 	mov	r1, r8
400088f4:	e1a00004 	mov	r0, r4
400088f8:	eb00065b 	bl	4000a26c <_Bfree>
400088fc:	e1a00004 	mov	r0, r4
40008900:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008904:	eb000658 	bl	4000a26c <_Bfree>
40008908:	e59dc018 	ldr	ip, [sp, #24]
4000890c:	e28c3001 	add	r3, ip, #1
40008910:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008914:	e35c0000 	cmp	ip, #0
40008918:	e59dc020 	ldr	ip, [sp, #32]
4000891c:	e3a02000 	mov	r2, #0
40008920:	e5cc2000 	strb	r2, [ip]
40008924:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008928:	01a00009 	moveq	r0, r9
4000892c:	e58c3000 	str	r3, [ip]
40008930:	0afffe19 	beq	4000819c <_dtoa_r+0xbc>
40008934:	e59dc020 	ldr	ip, [sp, #32]
40008938:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
4000893c:	e1a00009 	mov	r0, r9
40008940:	e581c000 	str	ip, [r1]
40008944:	e28dd074 	add	sp, sp, #116	; 0x74
40008948:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000894c:	e12fff1e 	bx	lr
40008950:	e59d0018 	ldr	r0, [sp, #24]
40008954:	eb001311 	bl	4000d5a0 <__aeabi_i2d>
40008958:	e1a02006 	mov	r2, r6
4000895c:	e1a03007 	mov	r3, r7
40008960:	eb00149f 	bl	4000dbe4 <__aeabi_dcmpeq>
40008964:	e3500000 	cmp	r0, #0
40008968:	059dc018 	ldreq	ip, [sp, #24]
4000896c:	024cc001 	subeq	ip, ip, #1
40008970:	058dc018 	streq	ip, [sp, #24]
40008974:	eafffe5a 	b	400082e4 <_dtoa_r+0x204>
40008978:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000897c:	e59d1018 	ldr	r1, [sp, #24]
40008980:	e061c00c 	rsb	ip, r1, ip
40008984:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008988:	e261c000 	rsb	ip, r1, #0
4000898c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008990:	e3a0c000 	mov	ip, #0
40008994:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008998:	eafffe75 	b	40008374 <_dtoa_r+0x294>
4000899c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
400089a0:	e35c0001 	cmp	ip, #1
400089a4:	da0002f8 	ble	4000958c <_dtoa_r+0x14ac>
400089a8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400089ac:	e24c6001 	sub	r6, ip, #1
400089b0:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400089b4:	e15c0006 	cmp	ip, r6
400089b8:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
400089bc:	b06c3006 	rsblt	r3, ip, r6
400089c0:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
400089c4:	b08cc003 	addlt	ip, ip, r3
400089c8:	a066600c 	rsbge	r6, r6, ip
400089cc:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
400089d0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400089d4:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
400089d8:	b3a06000 	movlt	r6, #0
400089dc:	e35c0000 	cmp	ip, #0
400089e0:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
400089e4:	a28d3028 	addge	r3, sp, #40	; 0x28
400089e8:	a8930028 	ldmge	r3, {r3, r5}
400089ec:	b06c5001 	rsblt	r5, ip, r1
400089f0:	b3a03000 	movlt	r3, #0
400089f4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400089f8:	e08cc003 	add	ip, ip, r3
400089fc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008a00:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008a04:	e1a00004 	mov	r0, r4
40008a08:	e08cc003 	add	ip, ip, r3
40008a0c:	e3a01001 	mov	r1, #1
40008a10:	e58dc024 	str	ip, [sp, #36]	; 0x24
40008a14:	eb0006c8 	bl	4000a53c <__i2b>
40008a18:	e1a08000 	mov	r8, r0
40008a1c:	eaffff2d 	b	400086d8 <_dtoa_r+0x5f8>
40008a20:	e3a0c000 	mov	ip, #0
40008a24:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008a28:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008a2c:	e3510000 	cmp	r1, #0
40008a30:	da000278 	ble	40009418 <_dtoa_r+0x1338>
40008a34:	e58d103c 	str	r1, [sp, #60]	; 0x3c
40008a38:	e58d1028 	str	r1, [sp, #40]	; 0x28
40008a3c:	e351000e 	cmp	r1, #14
40008a40:	83a05000 	movhi	r5, #0
40008a44:	92055001 	andls	r5, r5, #1
40008a48:	e1a0c001 	mov	ip, r1
40008a4c:	e3a01000 	mov	r1, #0
40008a50:	e35c0017 	cmp	ip, #23
40008a54:	e5841044 	str	r1, [r4, #68]	; 0x44
40008a58:	9a000008 	bls	40008a80 <_dtoa_r+0x9a0>
40008a5c:	e3a02001 	mov	r2, #1
40008a60:	e3a03004 	mov	r3, #4
40008a64:	e1a03083 	lsl	r3, r3, #1
40008a68:	e2830014 	add	r0, r3, #20
40008a6c:	e150000c 	cmp	r0, ip
40008a70:	e1a01002 	mov	r1, r2
40008a74:	e2822001 	add	r2, r2, #1
40008a78:	9afffff9 	bls	40008a64 <_dtoa_r+0x984>
40008a7c:	e5841044 	str	r1, [r4, #68]	; 0x44
40008a80:	e1a00004 	mov	r0, r4
40008a84:	eb0005d5 	bl	4000a1e0 <_Balloc>
40008a88:	e3550000 	cmp	r5, #0
40008a8c:	e58d0020 	str	r0, [sp, #32]
40008a90:	e5840040 	str	r0, [r4, #64]	; 0x40
40008a94:	0afffe6a 	beq	40008444 <_dtoa_r+0x364>
40008a98:	e59dc018 	ldr	ip, [sp, #24]
40008a9c:	e35c0000 	cmp	ip, #0
40008aa0:	e58da050 	str	sl, [sp, #80]	; 0x50
40008aa4:	e58db054 	str	fp, [sp, #84]	; 0x54
40008aa8:	da000131 	ble	40008f74 <_dtoa_r+0xe94>
40008aac:	e51f2444 	ldr	r2, [pc, #-1092]	; 40008670 <_dtoa_r+0x590>
40008ab0:	e20c300f 	and	r3, ip, #15
40008ab4:	e1a0524c 	asr	r5, ip, #4
40008ab8:	e0823183 	add	r3, r2, r3, lsl #3
40008abc:	e3150010 	tst	r5, #16
40008ac0:	e89300c0 	ldm	r3, {r6, r7}
40008ac4:	0a00011e 	beq	40008f44 <_dtoa_r+0xe64>
40008ac8:	e51f3464 	ldr	r3, [pc, #-1124]	; 4000866c <_dtoa_r+0x58c>
40008acc:	e1a0000a 	mov	r0, sl
40008ad0:	e1a0100b 	mov	r1, fp
40008ad4:	e2833020 	add	r3, r3, #32
40008ad8:	e893000c 	ldm	r3, {r2, r3}
40008adc:	eb00138a 	bl	4000d90c <__aeabi_ddiv>
40008ae0:	e205500f 	and	r5, r5, #15
40008ae4:	e1a0a000 	mov	sl, r0
40008ae8:	e1a0b001 	mov	fp, r1
40008aec:	e3a08003 	mov	r8, #3
40008af0:	e3550000 	cmp	r5, #0
40008af4:	0a00000b 	beq	40008b28 <_dtoa_r+0xa48>
40008af8:	e51f9494 	ldr	r9, [pc, #-1172]	; 4000866c <_dtoa_r+0x58c>
40008afc:	e1a00006 	mov	r0, r6
40008b00:	e1a01007 	mov	r1, r7
40008b04:	e3150001 	tst	r5, #1
40008b08:	1899000c 	ldmne	r9, {r2, r3}
40008b0c:	12888001 	addne	r8, r8, #1
40008b10:	1b0012d9 	blne	4000d67c <__aeabi_dmul>
40008b14:	e1b050c5 	asrs	r5, r5, #1
40008b18:	e2899008 	add	r9, r9, #8
40008b1c:	1afffff8 	bne	40008b04 <_dtoa_r+0xa24>
40008b20:	e1a06000 	mov	r6, r0
40008b24:	e1a07001 	mov	r7, r1
40008b28:	e1a02006 	mov	r2, r6
40008b2c:	e1a03007 	mov	r3, r7
40008b30:	e1a0000a 	mov	r0, sl
40008b34:	e1a0100b 	mov	r1, fp
40008b38:	eb001373 	bl	4000d90c <__aeabi_ddiv>
40008b3c:	e1a06000 	mov	r6, r0
40008b40:	e1a07001 	mov	r7, r1
40008b44:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008b48:	e35c0000 	cmp	ip, #0
40008b4c:	0a000006 	beq	40008b6c <_dtoa_r+0xa8c>
40008b50:	e1a00006 	mov	r0, r6
40008b54:	e1a01007 	mov	r1, r7
40008b58:	e3a02000 	mov	r2, #0
40008b5c:	e51f34fc 	ldr	r3, [pc, #-1276]	; 40008668 <_dtoa_r+0x588>
40008b60:	eb001425 	bl	4000dbfc <__aeabi_dcmplt>
40008b64:	e3500000 	cmp	r0, #0
40008b68:	1a00023c 	bne	40009460 <_dtoa_r+0x1380>
40008b6c:	e1a00008 	mov	r0, r8
40008b70:	eb00128a 	bl	4000d5a0 <__aeabi_i2d>
40008b74:	e1a02006 	mov	r2, r6
40008b78:	e1a03007 	mov	r3, r7
40008b7c:	eb0012be 	bl	4000d67c <__aeabi_dmul>
40008b80:	e3a02000 	mov	r2, #0
40008b84:	e51f3510 	ldr	r3, [pc, #-1296]	; 4000867c <_dtoa_r+0x59c>
40008b88:	eb0011b7 	bl	4000d26c <__adddf3>
40008b8c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008b90:	e35c0000 	cmp	ip, #0
40008b94:	e1a08000 	mov	r8, r0
40008b98:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008b9c:	0a000093 	beq	40008df0 <_dtoa_r+0xd10>
40008ba0:	e59dc018 	ldr	ip, [sp, #24]
40008ba4:	e58dc060 	str	ip, [sp, #96]	; 0x60
40008ba8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008bac:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
40008bb0:	e3510000 	cmp	r1, #0
40008bb4:	0a00010c 	beq	40008fec <_dtoa_r+0xf0c>
40008bb8:	e51f3550 	ldr	r3, [pc, #-1360]	; 40008670 <_dtoa_r+0x590>
40008bbc:	e083318c 	add	r3, r3, ip, lsl #3
40008bc0:	e913000c 	ldmdb	r3, {r2, r3}
40008bc4:	e3a00000 	mov	r0, #0
40008bc8:	e51f1550 	ldr	r1, [pc, #-1360]	; 40008680 <_dtoa_r+0x5a0>
40008bcc:	e58dc00c 	str	ip, [sp, #12]
40008bd0:	eb00134d 	bl	4000d90c <__aeabi_ddiv>
40008bd4:	e1a02008 	mov	r2, r8
40008bd8:	e1a03009 	mov	r3, r9
40008bdc:	eb0011a1 	bl	4000d268 <__aeabi_dsub>
40008be0:	e1a0a000 	mov	sl, r0
40008be4:	e1a0b001 	mov	fp, r1
40008be8:	e1a00006 	mov	r0, r6
40008bec:	e1a01007 	mov	r1, r7
40008bf0:	eb001419 	bl	4000dc5c <__aeabi_d2iz>
40008bf4:	e1a05000 	mov	r5, r0
40008bf8:	eb001268 	bl	4000d5a0 <__aeabi_i2d>
40008bfc:	e1a02000 	mov	r2, r0
40008c00:	e1a03001 	mov	r3, r1
40008c04:	e1a00006 	mov	r0, r6
40008c08:	e1a01007 	mov	r1, r7
40008c0c:	eb001195 	bl	4000d268 <__aeabi_dsub>
40008c10:	e2855030 	add	r5, r5, #48	; 0x30
40008c14:	e59d2020 	ldr	r2, [sp, #32]
40008c18:	e1a06000 	mov	r6, r0
40008c1c:	e1a07001 	mov	r7, r1
40008c20:	e20580ff 	and	r8, r5, #255	; 0xff
40008c24:	e5c28000 	strb	r8, [r2]
40008c28:	e1a03007 	mov	r3, r7
40008c2c:	e1a0000a 	mov	r0, sl
40008c30:	e1a0100b 	mov	r1, fp
40008c34:	e1a02006 	mov	r2, r6
40008c38:	eb001401 	bl	4000dc44 <__aeabi_dcmpgt>
40008c3c:	e59d3020 	ldr	r3, [sp, #32]
40008c40:	e3500000 	cmp	r0, #0
40008c44:	e2833001 	add	r3, r3, #1
40008c48:	e58d3058 	str	r3, [sp, #88]	; 0x58
40008c4c:	e1a05003 	mov	r5, r3
40008c50:	1a0002d6 	bne	400097b0 <_dtoa_r+0x16d0>
40008c54:	e1a02006 	mov	r2, r6
40008c58:	e1a03007 	mov	r3, r7
40008c5c:	e3a00000 	mov	r0, #0
40008c60:	e51f1600 	ldr	r1, [pc, #-1536]	; 40008668 <_dtoa_r+0x588>
40008c64:	eb00117f 	bl	4000d268 <__aeabi_dsub>
40008c68:	e1a02000 	mov	r2, r0
40008c6c:	e1a03001 	mov	r3, r1
40008c70:	e1a0000a 	mov	r0, sl
40008c74:	e1a0100b 	mov	r1, fp
40008c78:	eb0013f1 	bl	4000dc44 <__aeabi_dcmpgt>
40008c7c:	e3500000 	cmp	r0, #0
40008c80:	e59dc00c 	ldr	ip, [sp, #12]
40008c84:	1a000251 	bne	400095d0 <_dtoa_r+0x14f0>
40008c88:	e35c0001 	cmp	ip, #1
40008c8c:	da0000b5 	ble	40008f68 <_dtoa_r+0xe88>
40008c90:	e59d1020 	ldr	r1, [sp, #32]
40008c94:	e081900c 	add	r9, r1, ip
40008c98:	e58d9048 	str	r9, [sp, #72]	; 0x48
40008c9c:	e58d4064 	str	r4, [sp, #100]	; 0x64
40008ca0:	e1a09005 	mov	r9, r5
40008ca4:	ea000008 	b	40008ccc <_dtoa_r+0xbec>
40008ca8:	eb00116e 	bl	4000d268 <__aeabi_dsub>
40008cac:	e1a0200a 	mov	r2, sl
40008cb0:	e1a0300b 	mov	r3, fp
40008cb4:	eb0013d0 	bl	4000dbfc <__aeabi_dcmplt>
40008cb8:	e3500000 	cmp	r0, #0
40008cbc:	1a000241 	bne	400095c8 <_dtoa_r+0x14e8>
40008cc0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008cc4:	e159000c 	cmp	r9, ip
40008cc8:	0a0000a5 	beq	40008f64 <_dtoa_r+0xe84>
40008ccc:	e1a0000a 	mov	r0, sl
40008cd0:	e1a0100b 	mov	r1, fp
40008cd4:	e3a02000 	mov	r2, #0
40008cd8:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008678 <_dtoa_r+0x598>
40008cdc:	eb001266 	bl	4000d67c <__aeabi_dmul>
40008ce0:	e3a02000 	mov	r2, #0
40008ce4:	e51f3674 	ldr	r3, [pc, #-1652]	; 40008678 <_dtoa_r+0x598>
40008ce8:	e1a0a000 	mov	sl, r0
40008cec:	e1a0b001 	mov	fp, r1
40008cf0:	e1a00006 	mov	r0, r6
40008cf4:	e1a01007 	mov	r1, r7
40008cf8:	eb00125f 	bl	4000d67c <__aeabi_dmul>
40008cfc:	e1a05001 	mov	r5, r1
40008d00:	e1a04000 	mov	r4, r0
40008d04:	eb0013d4 	bl	4000dc5c <__aeabi_d2iz>
40008d08:	e1a08000 	mov	r8, r0
40008d0c:	eb001223 	bl	4000d5a0 <__aeabi_i2d>
40008d10:	e1a02000 	mov	r2, r0
40008d14:	e1a03001 	mov	r3, r1
40008d18:	e1a00004 	mov	r0, r4
40008d1c:	e1a01005 	mov	r1, r5
40008d20:	eb001150 	bl	4000d268 <__aeabi_dsub>
40008d24:	e2888030 	add	r8, r8, #48	; 0x30
40008d28:	e20880ff 	and	r8, r8, #255	; 0xff
40008d2c:	e1a0200a 	mov	r2, sl
40008d30:	e1a0300b 	mov	r3, fp
40008d34:	e4c98001 	strb	r8, [r9], #1
40008d38:	e1a07001 	mov	r7, r1
40008d3c:	e1a06000 	mov	r6, r0
40008d40:	eb0013ad 	bl	4000dbfc <__aeabi_dcmplt>
40008d44:	e3500000 	cmp	r0, #0
40008d48:	e1a02006 	mov	r2, r6
40008d4c:	e1a03007 	mov	r3, r7
40008d50:	e3a00000 	mov	r0, #0
40008d54:	e51f16f4 	ldr	r1, [pc, #-1780]	; 40008668 <_dtoa_r+0x588>
40008d58:	0affffd2 	beq	40008ca8 <_dtoa_r+0xbc8>
40008d5c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008d60:	e1a05009 	mov	r5, r9
40008d64:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008d68:	e59d9020 	ldr	r9, [sp, #32]
40008d6c:	e58dc018 	str	ip, [sp, #24]
40008d70:	e58d5020 	str	r5, [sp, #32]
40008d74:	eafffee0 	b	400088fc <_dtoa_r+0x81c>
40008d78:	e3a0c000 	mov	ip, #0
40008d7c:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008d80:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008d84:	e59dc018 	ldr	ip, [sp, #24]
40008d88:	e081c00c 	add	ip, r1, ip
40008d8c:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40008d90:	e28cc001 	add	ip, ip, #1
40008d94:	e35c0000 	cmp	ip, #0
40008d98:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008d9c:	da0001a5 	ble	40009438 <_dtoa_r+0x1358>
40008da0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008da4:	e35c000e 	cmp	ip, #14
40008da8:	83a05000 	movhi	r5, #0
40008dac:	92055001 	andls	r5, r5, #1
40008db0:	eaffff25 	b	40008a4c <_dtoa_r+0x96c>
40008db4:	e3a0c001 	mov	ip, #1
40008db8:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008dbc:	eaffff19 	b	40008a28 <_dtoa_r+0x948>
40008dc0:	e1a00008 	mov	r0, r8
40008dc4:	eb0011f5 	bl	4000d5a0 <__aeabi_i2d>
40008dc8:	e1a02000 	mov	r2, r0
40008dcc:	e1a03001 	mov	r3, r1
40008dd0:	e1a00006 	mov	r0, r6
40008dd4:	e1a01007 	mov	r1, r7
40008dd8:	eb001227 	bl	4000d67c <__aeabi_dmul>
40008ddc:	e3a02000 	mov	r2, #0
40008de0:	e51f376c 	ldr	r3, [pc, #-1900]	; 4000867c <_dtoa_r+0x59c>
40008de4:	eb001120 	bl	4000d26c <__adddf3>
40008de8:	e1a08000 	mov	r8, r0
40008dec:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008df0:	e1a00006 	mov	r0, r6
40008df4:	e3a02000 	mov	r2, #0
40008df8:	e51f378c 	ldr	r3, [pc, #-1932]	; 40008674 <_dtoa_r+0x594>
40008dfc:	e1a01007 	mov	r1, r7
40008e00:	eb001118 	bl	4000d268 <__aeabi_dsub>
40008e04:	e1a02008 	mov	r2, r8
40008e08:	e1a03009 	mov	r3, r9
40008e0c:	e1a0a000 	mov	sl, r0
40008e10:	e1a0b001 	mov	fp, r1
40008e14:	eb00138a 	bl	4000dc44 <__aeabi_dcmpgt>
40008e18:	e2506000 	subs	r6, r0, #0
40008e1c:	1a00006f 	bne	40008fe0 <_dtoa_r+0xf00>
40008e20:	e1a02008 	mov	r2, r8
40008e24:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
40008e28:	e1a0000a 	mov	r0, sl
40008e2c:	e1a0100b 	mov	r1, fp
40008e30:	eb001371 	bl	4000dbfc <__aeabi_dcmplt>
40008e34:	e3500000 	cmp	r0, #0
40008e38:	0a00004a 	beq	40008f68 <_dtoa_r+0xe88>
40008e3c:	e1a08006 	mov	r8, r6
40008e40:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
40008e44:	e1e0c00c 	mvn	ip, ip
40008e48:	e58dc018 	str	ip, [sp, #24]
40008e4c:	e59d9020 	ldr	r9, [sp, #32]
40008e50:	e3a05000 	mov	r5, #0
40008e54:	eafffe9d 	b	400088d0 <_dtoa_r+0x7f0>
40008e58:	e3a0301c 	mov	r3, #28
40008e5c:	eafffe60 	b	400087e4 <_dtoa_r+0x704>
40008e60:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008e64:	e35c0000 	cmp	ip, #0
40008e68:	1a0000ff 	bne	4000926c <_dtoa_r+0x118c>
40008e6c:	e3a05000 	mov	r5, #0
40008e70:	e59da028 	ldr	sl, [sp, #40]	; 0x28
40008e74:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
40008e78:	e59db020 	ldr	fp, [sp, #32]
40008e7c:	ea000005 	b	40008e98 <_dtoa_r+0xdb8>
40008e80:	e1a01009 	mov	r1, r9
40008e84:	e1a00004 	mov	r0, r4
40008e88:	e3a0200a 	mov	r2, #10
40008e8c:	e3a03000 	mov	r3, #0
40008e90:	eb0004fc 	bl	4000a288 <__multadd>
40008e94:	e1a09000 	mov	r9, r0
40008e98:	e1a00009 	mov	r0, r9
40008e9c:	e1a01006 	mov	r1, r6
40008ea0:	ebfffc16 	bl	40007f00 <quorem>
40008ea4:	e2800030 	add	r0, r0, #48	; 0x30
40008ea8:	e7cb0005 	strb	r0, [fp, r5]
40008eac:	e2855001 	add	r5, r5, #1
40008eb0:	e155000a 	cmp	r5, sl
40008eb4:	bafffff1 	blt	40008e80 <_dtoa_r+0xda0>
40008eb8:	e59db020 	ldr	fp, [sp, #32]
40008ebc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008ec0:	e58d9030 	str	r9, [sp, #48]	; 0x30
40008ec4:	e1a07000 	mov	r7, r0
40008ec8:	e35c0001 	cmp	ip, #1
40008ecc:	a08bb00c 	addge	fp, fp, ip
40008ed0:	b28bb001 	addlt	fp, fp, #1
40008ed4:	e3a05000 	mov	r5, #0
40008ed8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008edc:	e3a02001 	mov	r2, #1
40008ee0:	e1a00004 	mov	r0, r4
40008ee4:	eb000658 	bl	4000a84c <__lshift>
40008ee8:	e1a01006 	mov	r1, r6
40008eec:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008ef0:	eb000698 	bl	4000a958 <__mcmp>
40008ef4:	e3500000 	cmp	r0, #0
40008ef8:	da0001d2 	ble	40009648 <_dtoa_r+0x1568>
40008efc:	e59dc020 	ldr	ip, [sp, #32]
40008f00:	e28cc001 	add	ip, ip, #1
40008f04:	e55b3001 	ldrb	r3, [fp, #-1]
40008f08:	e58dc058 	str	ip, [sp, #88]	; 0x58
40008f0c:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008f10:	ea000003 	b	40008f24 <_dtoa_r+0xe44>
40008f14:	e15b0001 	cmp	fp, r1
40008f18:	0a000193 	beq	4000956c <_dtoa_r+0x148c>
40008f1c:	e55b3002 	ldrb	r3, [fp, #-2]
40008f20:	e1a0b002 	mov	fp, r2
40008f24:	e3530039 	cmp	r3, #57	; 0x39
40008f28:	e24b2001 	sub	r2, fp, #1
40008f2c:	0afffff8 	beq	40008f14 <_dtoa_r+0xe34>
40008f30:	e2833001 	add	r3, r3, #1
40008f34:	e59d9020 	ldr	r9, [sp, #32]
40008f38:	e5c23000 	strb	r3, [r2]
40008f3c:	e58db020 	str	fp, [sp, #32]
40008f40:	eafffe62 	b	400088d0 <_dtoa_r+0x7f0>
40008f44:	e28db050 	add	fp, sp, #80	; 0x50
40008f48:	e89b0c00 	ldm	fp, {sl, fp}
40008f4c:	e3a08002 	mov	r8, #2
40008f50:	eafffee6 	b	40008af0 <_dtoa_r+0xa10>
40008f54:	e1a01005 	mov	r1, r5
40008f58:	e1a00004 	mov	r0, r4
40008f5c:	eb0004c2 	bl	4000a26c <_Bfree>
40008f60:	eafffe62 	b	400088f0 <_dtoa_r+0x810>
40008f64:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008f68:	e28db050 	add	fp, sp, #80	; 0x50
40008f6c:	e89b0c00 	ldm	fp, {sl, fp}
40008f70:	eafffd33 	b	40008444 <_dtoa_r+0x364>
40008f74:	e59dc018 	ldr	ip, [sp, #24]
40008f78:	e26c5000 	rsb	r5, ip, #0
40008f7c:	e3550000 	cmp	r5, #0
40008f80:	0a00015c 	beq	400094f8 <_dtoa_r+0x1418>
40008f84:	e51f391c 	ldr	r3, [pc, #-2332]	; 40008670 <_dtoa_r+0x590>
40008f88:	e205200f 	and	r2, r5, #15
40008f8c:	e0833182 	add	r3, r3, r2, lsl #3
40008f90:	e893000c 	ldm	r3, {r2, r3}
40008f94:	e28d1050 	add	r1, sp, #80	; 0x50
40008f98:	e8910003 	ldm	r1, {r0, r1}
40008f9c:	eb0011b6 	bl	4000d67c <__aeabi_dmul>
40008fa0:	e1b05245 	asrs	r5, r5, #4
40008fa4:	e1a06000 	mov	r6, r0
40008fa8:	e1a07001 	mov	r7, r1
40008fac:	0a0001fd 	beq	400097a8 <_dtoa_r+0x16c8>
40008fb0:	e51f994c 	ldr	r9, [pc, #-2380]	; 4000866c <_dtoa_r+0x58c>
40008fb4:	e3a08002 	mov	r8, #2
40008fb8:	e3150001 	tst	r5, #1
40008fbc:	1899000c 	ldmne	r9, {r2, r3}
40008fc0:	12888001 	addne	r8, r8, #1
40008fc4:	1b0011ac 	blne	4000d67c <__aeabi_dmul>
40008fc8:	e1b050c5 	asrs	r5, r5, #1
40008fcc:	e2899008 	add	r9, r9, #8
40008fd0:	1afffff8 	bne	40008fb8 <_dtoa_r+0xed8>
40008fd4:	e1a06000 	mov	r6, r0
40008fd8:	e1a07001 	mov	r7, r1
40008fdc:	eafffed8 	b	40008b44 <_dtoa_r+0xa64>
40008fe0:	e3a06000 	mov	r6, #0
40008fe4:	e1a08006 	mov	r8, r6
40008fe8:	eafffe2e 	b	400088a8 <_dtoa_r+0x7c8>
40008fec:	e51f1984 	ldr	r1, [pc, #-2436]	; 40008670 <_dtoa_r+0x590>
40008ff0:	e24ca001 	sub	sl, ip, #1
40008ff4:	e081118a 	add	r1, r1, sl, lsl #3
40008ff8:	e1a02008 	mov	r2, r8
40008ffc:	e1a03009 	mov	r3, r9
40009000:	e8910003 	ldm	r1, {r0, r1}
40009004:	e58dc00c 	str	ip, [sp, #12]
40009008:	eb00119b 	bl	4000d67c <__aeabi_dmul>
4000900c:	e58d0048 	str	r0, [sp, #72]	; 0x48
40009010:	e58d104c 	str	r1, [sp, #76]	; 0x4c
40009014:	e1a01007 	mov	r1, r7
40009018:	e1a00006 	mov	r0, r6
4000901c:	eb00130e 	bl	4000dc5c <__aeabi_d2iz>
40009020:	e1a05000 	mov	r5, r0
40009024:	eb00115d 	bl	4000d5a0 <__aeabi_i2d>
40009028:	e1a02000 	mov	r2, r0
4000902c:	e1a03001 	mov	r3, r1
40009030:	e1a00006 	mov	r0, r6
40009034:	e1a01007 	mov	r1, r7
40009038:	eb00108a 	bl	4000d268 <__aeabi_dsub>
4000903c:	e59dc00c 	ldr	ip, [sp, #12]
40009040:	e1a07001 	mov	r7, r1
40009044:	e59d1020 	ldr	r1, [sp, #32]
40009048:	e59d2020 	ldr	r2, [sp, #32]
4000904c:	e2855030 	add	r5, r5, #48	; 0x30
40009050:	e2811001 	add	r1, r1, #1
40009054:	e35c0001 	cmp	ip, #1
40009058:	e5c25000 	strb	r5, [r2]
4000905c:	e1a06000 	mov	r6, r0
40009060:	e58d1058 	str	r1, [sp, #88]	; 0x58
40009064:	e1a05001 	mov	r5, r1
40009068:	0a00001a 	beq	400090d8 <_dtoa_r+0xff8>
4000906c:	e59d3020 	ldr	r3, [sp, #32]
40009070:	e2439001 	sub	r9, r3, #1
40009074:	e089900c 	add	r9, r9, ip
40009078:	e1a05003 	mov	r5, r3
4000907c:	e1a00006 	mov	r0, r6
40009080:	e1a01007 	mov	r1, r7
40009084:	e3a02000 	mov	r2, #0
40009088:	e51f3a18 	ldr	r3, [pc, #-2584]	; 40008678 <_dtoa_r+0x598>
4000908c:	eb00117a 	bl	4000d67c <__aeabi_dmul>
40009090:	e1a07001 	mov	r7, r1
40009094:	e1a06000 	mov	r6, r0
40009098:	eb0012ef 	bl	4000dc5c <__aeabi_d2iz>
4000909c:	e1a08000 	mov	r8, r0
400090a0:	eb00113e 	bl	4000d5a0 <__aeabi_i2d>
400090a4:	e2888030 	add	r8, r8, #48	; 0x30
400090a8:	e1a02000 	mov	r2, r0
400090ac:	e1a03001 	mov	r3, r1
400090b0:	e1a00006 	mov	r0, r6
400090b4:	e1a01007 	mov	r1, r7
400090b8:	eb00106a 	bl	4000d268 <__aeabi_dsub>
400090bc:	e5e58001 	strb	r8, [r5, #1]!
400090c0:	e1550009 	cmp	r5, r9
400090c4:	1affffee 	bne	40009084 <_dtoa_r+0xfa4>
400090c8:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
400090cc:	e1a06000 	mov	r6, r0
400090d0:	e1a07001 	mov	r7, r1
400090d4:	e08c500a 	add	r5, ip, sl
400090d8:	e3a02000 	mov	r2, #0
400090dc:	e51f3a64 	ldr	r3, [pc, #-2660]	; 40008680 <_dtoa_r+0x5a0>
400090e0:	e28d1048 	add	r1, sp, #72	; 0x48
400090e4:	e8910003 	ldm	r1, {r0, r1}
400090e8:	eb00105f 	bl	4000d26c <__adddf3>
400090ec:	e1a02006 	mov	r2, r6
400090f0:	e1a03007 	mov	r3, r7
400090f4:	eb0012c0 	bl	4000dbfc <__aeabi_dcmplt>
400090f8:	e3500000 	cmp	r0, #0
400090fc:	0a000101 	beq	40009508 <_dtoa_r+0x1428>
40009100:	e59d9020 	ldr	r9, [sp, #32]
40009104:	e5558001 	ldrb	r8, [r5, #-1]
40009108:	eafffd45 	b	40008624 <_dtoa_r+0x544>
4000910c:	e5963010 	ldr	r3, [r6, #16]
40009110:	e0863103 	add	r3, r6, r3, lsl #2
40009114:	e5930010 	ldr	r0, [r3, #16]
40009118:	eb0004cb 	bl	4000a44c <__hi0bits>
4000911c:	e2600020 	rsb	r0, r0, #32
40009120:	eafffda7 	b	400087c4 <_dtoa_r+0x6e4>
40009124:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40009128:	e1a01006 	mov	r1, r6
4000912c:	eb000609 	bl	4000a958 <__mcmp>
40009130:	e3500000 	cmp	r0, #0
40009134:	aafffdc4 	bge	4000884c <_dtoa_r+0x76c>
40009138:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000913c:	e1a00004 	mov	r0, r4
40009140:	e3a0200a 	mov	r2, #10
40009144:	e3a03000 	mov	r3, #0
40009148:	eb00044e 	bl	4000a288 <__multadd>
4000914c:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40009150:	e35c0000 	cmp	ip, #0
40009154:	e59dc018 	ldr	ip, [sp, #24]
40009158:	e24cc001 	sub	ip, ip, #1
4000915c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009160:	e58dc018 	str	ip, [sp, #24]
40009164:	1a000030 	bne	4000922c <_dtoa_r+0x114c>
40009168:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000916c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009170:	e35c0000 	cmp	ip, #0
40009174:	c3a03000 	movgt	r3, #0
40009178:	d3a03001 	movle	r3, #1
4000917c:	e3510002 	cmp	r1, #2
40009180:	d3a03000 	movle	r3, #0
40009184:	e3530000 	cmp	r3, #0
40009188:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000918c:	0affff36 	beq	40008e6c <_dtoa_r+0xd8c>
40009190:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009194:	e58dc028 	str	ip, [sp, #40]	; 0x28
40009198:	eafffdb4 	b	40008870 <_dtoa_r+0x790>
4000919c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400091a0:	e35c0000 	cmp	ip, #0
400091a4:	1a000132 	bne	40009674 <_dtoa_r+0x1594>
400091a8:	e3a02000 	mov	r2, #0
400091ac:	e51f3b40 	ldr	r3, [pc, #-2880]	; 40008674 <_dtoa_r+0x594>
400091b0:	e28d1010 	add	r1, sp, #16
400091b4:	e8910003 	ldm	r1, {r0, r1}
400091b8:	eb00112f 	bl	4000d67c <__aeabi_dmul>
400091bc:	e1a0200a 	mov	r2, sl
400091c0:	e1a0300b 	mov	r3, fp
400091c4:	eb001298 	bl	4000dc2c <__aeabi_dcmpge>
400091c8:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
400091cc:	e3500000 	cmp	r0, #0
400091d0:	e1a08006 	mov	r8, r6
400091d4:	1affff19 	bne	40008e40 <_dtoa_r+0xd60>
400091d8:	eafffdb2 	b	400088a8 <_dtoa_r+0x7c8>
400091dc:	e35a0000 	cmp	sl, #0
400091e0:	1afffd72 	bne	400087b0 <_dtoa_r+0x6d0>
400091e4:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
400091e8:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400091ec:	e3530000 	cmp	r3, #0
400091f0:	11a0700a 	movne	r7, sl
400091f4:	1afffd6e 	bne	400087b4 <_dtoa_r+0x6d4>
400091f8:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
400091fc:	e1a07a27 	lsr	r7, r7, #20
40009200:	e1a07a07 	lsl	r7, r7, #20
40009204:	e3570000 	cmp	r7, #0
40009208:	0afffd69 	beq	400087b4 <_dtoa_r+0x6d4>
4000920c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009210:	e28cc001 	add	ip, ip, #1
40009214:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009218:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000921c:	e28cc001 	add	ip, ip, #1
40009220:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009224:	e3a07001 	mov	r7, #1
40009228:	eafffd61 	b	400087b4 <_dtoa_r+0x6d4>
4000922c:	e3a03000 	mov	r3, #0
40009230:	e1a01008 	mov	r1, r8
40009234:	e1a00004 	mov	r0, r4
40009238:	e3a0200a 	mov	r2, #10
4000923c:	eb000411 	bl	4000a288 <__multadd>
40009240:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009244:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009248:	e35c0000 	cmp	ip, #0
4000924c:	c3a03000 	movgt	r3, #0
40009250:	d3a03001 	movle	r3, #1
40009254:	e3510002 	cmp	r1, #2
40009258:	d3a03000 	movle	r3, #0
4000925c:	e3530000 	cmp	r3, #0
40009260:	e1a08000 	mov	r8, r0
40009264:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009268:	1affffc8 	bne	40009190 <_dtoa_r+0x10b0>
4000926c:	e3550000 	cmp	r5, #0
40009270:	da000004 	ble	40009288 <_dtoa_r+0x11a8>
40009274:	e1a01008 	mov	r1, r8
40009278:	e1a02005 	mov	r2, r5
4000927c:	e1a00004 	mov	r0, r4
40009280:	eb000571 	bl	4000a84c <__lshift>
40009284:	e1a08000 	mov	r8, r0
40009288:	e3570000 	cmp	r7, #0
4000928c:	01a0c008 	moveq	ip, r8
40009290:	1a0000f9 	bne	4000967c <_dtoa_r+0x159c>
40009294:	e59d1020 	ldr	r1, [sp, #32]
40009298:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000929c:	e59d2020 	ldr	r2, [sp, #32]
400092a0:	e2811001 	add	r1, r1, #1
400092a4:	e58d1058 	str	r1, [sp, #88]	; 0x58
400092a8:	e0822003 	add	r2, r2, r3
400092ac:	e20a1001 	and	r1, sl, #1
400092b0:	e1a07006 	mov	r7, r6
400092b4:	e58d202c 	str	r2, [sp, #44]	; 0x2c
400092b8:	e58d1028 	str	r1, [sp, #40]	; 0x28
400092bc:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
400092c0:	e1a0900c 	mov	r9, ip
400092c4:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
400092c8:	ea000008 	b	400092f0 <_dtoa_r+0x1210>
400092cc:	eb0003ed 	bl	4000a288 <__multadd>
400092d0:	e1a01009 	mov	r1, r9
400092d4:	e1a08000 	mov	r8, r0
400092d8:	e3a0200a 	mov	r2, #10
400092dc:	e1a00004 	mov	r0, r4
400092e0:	e3a03000 	mov	r3, #0
400092e4:	eb0003e7 	bl	4000a288 <__multadd>
400092e8:	e1a09000 	mov	r9, r0
400092ec:	e2855001 	add	r5, r5, #1
400092f0:	e1a01007 	mov	r1, r7
400092f4:	e1a00006 	mov	r0, r6
400092f8:	ebfffb00 	bl	40007f00 <quorem>
400092fc:	e1a01008 	mov	r1, r8
40009300:	e1a0a000 	mov	sl, r0
40009304:	e1a00006 	mov	r0, r6
40009308:	eb000592 	bl	4000a958 <__mcmp>
4000930c:	e1a02009 	mov	r2, r9
40009310:	e1a0b000 	mov	fp, r0
40009314:	e1a01007 	mov	r1, r7
40009318:	e1a00004 	mov	r0, r4
4000931c:	eb0005a5 	bl	4000a9b8 <__mdiff>
40009320:	e590200c 	ldr	r2, [r0, #12]
40009324:	e245c001 	sub	ip, r5, #1
40009328:	e3520000 	cmp	r2, #0
4000932c:	e28a2030 	add	r2, sl, #48	; 0x30
40009330:	e1a03000 	mov	r3, r0
40009334:	e58d201c 	str	r2, [sp, #28]
40009338:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000933c:	1a000030 	bne	40009404 <_dtoa_r+0x1324>
40009340:	e1a01003 	mov	r1, r3
40009344:	e1a00006 	mov	r0, r6
40009348:	e58d300c 	str	r3, [sp, #12]
4000934c:	eb000581 	bl	4000a958 <__mcmp>
40009350:	e59d300c 	ldr	r3, [sp, #12]
40009354:	e1a02000 	mov	r2, r0
40009358:	e1a01003 	mov	r1, r3
4000935c:	e1a00004 	mov	r0, r4
40009360:	e58d200c 	str	r2, [sp, #12]
40009364:	eb0003c0 	bl	4000a26c <_Bfree>
40009368:	e59d200c 	ldr	r2, [sp, #12]
4000936c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009370:	e192c00c 	orrs	ip, r2, ip
40009374:	1a000002 	bne	40009384 <_dtoa_r+0x12a4>
40009378:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000937c:	e35c0000 	cmp	ip, #0
40009380:	0a0000f7 	beq	40009764 <_dtoa_r+0x1684>
40009384:	e35b0000 	cmp	fp, #0
40009388:	ba000092 	blt	400095d8 <_dtoa_r+0x14f8>
4000938c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009390:	e19bc00c 	orrs	ip, fp, ip
40009394:	1a000002 	bne	400093a4 <_dtoa_r+0x12c4>
40009398:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000939c:	e35c0000 	cmp	ip, #0
400093a0:	0a00008c 	beq	400095d8 <_dtoa_r+0x14f8>
400093a4:	e3520000 	cmp	r2, #0
400093a8:	ca0000d1 	bgt	400096f4 <_dtoa_r+0x1614>
400093ac:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400093b0:	e59d201c 	ldr	r2, [sp, #28]
400093b4:	e155000c 	cmp	r5, ip
400093b8:	e5452001 	strb	r2, [r5, #-1]
400093bc:	e1a0b005 	mov	fp, r5
400093c0:	0a0000da 	beq	40009730 <_dtoa_r+0x1650>
400093c4:	e1a01006 	mov	r1, r6
400093c8:	e3a0200a 	mov	r2, #10
400093cc:	e3a03000 	mov	r3, #0
400093d0:	e1a00004 	mov	r0, r4
400093d4:	eb0003ab 	bl	4000a288 <__multadd>
400093d8:	e1580009 	cmp	r8, r9
400093dc:	e1a06000 	mov	r6, r0
400093e0:	e1a01008 	mov	r1, r8
400093e4:	e1a00004 	mov	r0, r4
400093e8:	e3a0200a 	mov	r2, #10
400093ec:	e3a03000 	mov	r3, #0
400093f0:	1affffb5 	bne	400092cc <_dtoa_r+0x11ec>
400093f4:	eb0003a3 	bl	4000a288 <__multadd>
400093f8:	e1a08000 	mov	r8, r0
400093fc:	e1a09000 	mov	r9, r0
40009400:	eaffffb9 	b	400092ec <_dtoa_r+0x120c>
40009404:	e3a02001 	mov	r2, #1
40009408:	eaffffd2 	b	40009358 <_dtoa_r+0x1278>
4000940c:	e3a0c001 	mov	ip, #1
40009410:	e58dc038 	str	ip, [sp, #56]	; 0x38
40009414:	eafffe59 	b	40008d80 <_dtoa_r+0xca0>
40009418:	e3a03001 	mov	r3, #1
4000941c:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40009420:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009424:	e58d3028 	str	r3, [sp, #40]	; 0x28
40009428:	e3a01000 	mov	r1, #0
4000942c:	e0035005 	and	r5, r3, r5
40009430:	e5841044 	str	r1, [r4, #68]	; 0x44
40009434:	eafffd91 	b	40008a80 <_dtoa_r+0x9a0>
40009438:	e35c000e 	cmp	ip, #14
4000943c:	83a03000 	movhi	r3, #0
40009440:	93a03001 	movls	r3, #1
40009444:	eafffff7 	b	40009428 <_dtoa_r+0x1348>
40009448:	e28d1030 	add	r1, sp, #48	; 0x30
4000944c:	e8910006 	ldm	r1, {r1, r2}
40009450:	e1a00004 	mov	r0, r4
40009454:	eb0004bb 	bl	4000a748 <__pow5mult>
40009458:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000945c:	eafffcc4 	b	40008774 <_dtoa_r+0x694>
40009460:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009464:	e35c0000 	cmp	ip, #0
40009468:	0afffe54 	beq	40008dc0 <_dtoa_r+0xce0>
4000946c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009470:	e35c0000 	cmp	ip, #0
40009474:	dafffebb 	ble	40008f68 <_dtoa_r+0xe88>
40009478:	e3a02000 	mov	r2, #0
4000947c:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 40008678 <_dtoa_r+0x598>
40009480:	e1a00006 	mov	r0, r6
40009484:	e1a01007 	mov	r1, r7
40009488:	eb00107b 	bl	4000d67c <__aeabi_dmul>
4000948c:	e1a06000 	mov	r6, r0
40009490:	e2880001 	add	r0, r8, #1
40009494:	e1a07001 	mov	r7, r1
40009498:	eb001040 	bl	4000d5a0 <__aeabi_i2d>
4000949c:	e1a02000 	mov	r2, r0
400094a0:	e1a03001 	mov	r3, r1
400094a4:	e1a00006 	mov	r0, r6
400094a8:	e1a01007 	mov	r1, r7
400094ac:	eb001072 	bl	4000d67c <__aeabi_dmul>
400094b0:	e3a02000 	mov	r2, #0
400094b4:	e51f3e40 	ldr	r3, [pc, #-3648]	; 4000867c <_dtoa_r+0x59c>
400094b8:	eb000f6b 	bl	4000d26c <__adddf3>
400094bc:	e59dc018 	ldr	ip, [sp, #24]
400094c0:	e24cc001 	sub	ip, ip, #1
400094c4:	e58dc060 	str	ip, [sp, #96]	; 0x60
400094c8:	e1a08000 	mov	r8, r0
400094cc:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
400094d0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400094d4:	eafffdb4 	b	40008bac <_dtoa_r+0xacc>
400094d8:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400094dc:	e58d2020 	str	r2, [sp, #32]
400094e0:	e28cc001 	add	ip, ip, #1
400094e4:	e3a02030 	mov	r2, #48	; 0x30
400094e8:	e5c32000 	strb	r2, [r3]
400094ec:	e58dc018 	str	ip, [sp, #24]
400094f0:	e3a02031 	mov	r2, #49	; 0x31
400094f4:	eafffc6f 	b	400086b8 <_dtoa_r+0x5d8>
400094f8:	e28d7050 	add	r7, sp, #80	; 0x50
400094fc:	e89700c0 	ldm	r7, {r6, r7}
40009500:	e3a08002 	mov	r8, #2
40009504:	eafffd8e 	b	40008b44 <_dtoa_r+0xa64>
40009508:	e28d3048 	add	r3, sp, #72	; 0x48
4000950c:	e893000c 	ldm	r3, {r2, r3}
40009510:	e3a00000 	mov	r0, #0
40009514:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 40008680 <_dtoa_r+0x5a0>
40009518:	eb000f52 	bl	4000d268 <__aeabi_dsub>
4000951c:	e1a02006 	mov	r2, r6
40009520:	e1a03007 	mov	r3, r7
40009524:	eb0011c6 	bl	4000dc44 <__aeabi_dcmpgt>
40009528:	e3500000 	cmp	r0, #0
4000952c:	0afffe8d 	beq	40008f68 <_dtoa_r+0xe88>
40009530:	e5552001 	ldrb	r2, [r5, #-1]
40009534:	e3520030 	cmp	r2, #48	; 0x30
40009538:	e1a03005 	mov	r3, r5
4000953c:	e2455001 	sub	r5, r5, #1
40009540:	0afffffa 	beq	40009530 <_dtoa_r+0x1450>
40009544:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009548:	e59d9020 	ldr	r9, [sp, #32]
4000954c:	e58dc018 	str	ip, [sp, #24]
40009550:	e58d3020 	str	r3, [sp, #32]
40009554:	eafffce8 	b	400088fc <_dtoa_r+0x81c>
40009558:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000955c:	e1a00004 	mov	r0, r4
40009560:	eb000478 	bl	4000a748 <__pow5mult>
40009564:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009568:	eafffc81 	b	40008774 <_dtoa_r+0x694>
4000956c:	e59dc018 	ldr	ip, [sp, #24]
40009570:	e3a03031 	mov	r3, #49	; 0x31
40009574:	e28cc001 	add	ip, ip, #1
40009578:	e59d9020 	ldr	r9, [sp, #32]
4000957c:	e58dc018 	str	ip, [sp, #24]
40009580:	e58db020 	str	fp, [sp, #32]
40009584:	e5c23000 	strb	r3, [r2]
40009588:	eafffcd0 	b	400088d0 <_dtoa_r+0x7f0>
4000958c:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
40009590:	e35c0000 	cmp	ip, #0
40009594:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
40009598:	12833e43 	addne	r3, r3, #1072	; 0x430
4000959c:	12833003 	addne	r3, r3, #3
400095a0:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
400095a4:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
400095a8:	02633036 	rsbeq	r3, r3, #54	; 0x36
400095ac:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400095b0:	eafffd0f 	b	400089f4 <_dtoa_r+0x914>
400095b4:	e59d401c 	ldr	r4, [sp, #28]
400095b8:	e1a0500b 	mov	r5, fp
400095bc:	e59d9020 	ldr	r9, [sp, #32]
400095c0:	e58d5020 	str	r5, [sp, #32]
400095c4:	eafffccc 	b	400088fc <_dtoa_r+0x81c>
400095c8:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
400095cc:	e1a05009 	mov	r5, r9
400095d0:	e59d9020 	ldr	r9, [sp, #32]
400095d4:	eafffc12 	b	40008624 <_dtoa_r+0x544>
400095d8:	e3520000 	cmp	r2, #0
400095dc:	e58d6030 	str	r6, [sp, #48]	; 0x30
400095e0:	e1a0c009 	mov	ip, r9
400095e4:	e1a06007 	mov	r6, r7
400095e8:	e59d701c 	ldr	r7, [sp, #28]
400095ec:	da00000d 	ble	40009628 <_dtoa_r+0x1548>
400095f0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400095f4:	e3a02001 	mov	r2, #1
400095f8:	e1a00004 	mov	r0, r4
400095fc:	e58d900c 	str	r9, [sp, #12]
40009600:	eb000491 	bl	4000a84c <__lshift>
40009604:	e1a01006 	mov	r1, r6
40009608:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000960c:	eb0004d1 	bl	4000a958 <__mcmp>
40009610:	e3500000 	cmp	r0, #0
40009614:	e59dc00c 	ldr	ip, [sp, #12]
40009618:	da00005a 	ble	40009788 <_dtoa_r+0x16a8>
4000961c:	e3570039 	cmp	r7, #57	; 0x39
40009620:	0a000048 	beq	40009748 <_dtoa_r+0x1668>
40009624:	e28a7031 	add	r7, sl, #49	; 0x31
40009628:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000962c:	e2831001 	add	r1, r3, #1
40009630:	e59d9020 	ldr	r9, [sp, #32]
40009634:	e1a05008 	mov	r5, r8
40009638:	e5c37000 	strb	r7, [r3]
4000963c:	e1a0800c 	mov	r8, ip
40009640:	e58d1020 	str	r1, [sp, #32]
40009644:	eafffca1 	b	400088d0 <_dtoa_r+0x7f0>
40009648:	1a000001 	bne	40009654 <_dtoa_r+0x1574>
4000964c:	e3170001 	tst	r7, #1
40009650:	1afffe29 	bne	40008efc <_dtoa_r+0xe1c>
40009654:	e55b2001 	ldrb	r2, [fp, #-1]
40009658:	e3520030 	cmp	r2, #48	; 0x30
4000965c:	e1a0300b 	mov	r3, fp
40009660:	e24bb001 	sub	fp, fp, #1
40009664:	0afffffa 	beq	40009654 <_dtoa_r+0x1574>
40009668:	e59d9020 	ldr	r9, [sp, #32]
4000966c:	e58d3020 	str	r3, [sp, #32]
40009670:	eafffc96 	b	400088d0 <_dtoa_r+0x7f0>
40009674:	e3a06000 	mov	r6, #0
40009678:	eafffdef 	b	40008e3c <_dtoa_r+0xd5c>
4000967c:	e5981004 	ldr	r1, [r8, #4]
40009680:	e1a00004 	mov	r0, r4
40009684:	eb0002d5 	bl	4000a1e0 <_Balloc>
40009688:	e5982010 	ldr	r2, [r8, #16]
4000968c:	e2822002 	add	r2, r2, #2
40009690:	e1a05000 	mov	r5, r0
40009694:	e1a02102 	lsl	r2, r2, #2
40009698:	e288100c 	add	r1, r8, #12
4000969c:	e280000c 	add	r0, r0, #12
400096a0:	eb000290 	bl	4000a0e8 <memcpy>
400096a4:	e1a00004 	mov	r0, r4
400096a8:	e1a01005 	mov	r1, r5
400096ac:	e3a02001 	mov	r2, #1
400096b0:	eb000465 	bl	4000a84c <__lshift>
400096b4:	e1a0c000 	mov	ip, r0
400096b8:	eafffef5 	b	40009294 <_dtoa_r+0x11b4>
400096bc:	e28d1010 	add	r1, sp, #16
400096c0:	e8910003 	ldm	r1, {r0, r1}
400096c4:	e1a02006 	mov	r2, r6
400096c8:	e1a03007 	mov	r3, r7
400096cc:	eb001144 	bl	4000dbe4 <__aeabi_dcmpeq>
400096d0:	e3500000 	cmp	r0, #0
400096d4:	0affffb8 	beq	400095bc <_dtoa_r+0x14dc>
400096d8:	e3180001 	tst	r8, #1
400096dc:	e59d9020 	ldr	r9, [sp, #32]
400096e0:	0affffb6 	beq	400095c0 <_dtoa_r+0x14e0>
400096e4:	e59dc018 	ldr	ip, [sp, #24]
400096e8:	e58dc060 	str	ip, [sp, #96]	; 0x60
400096ec:	e5558001 	ldrb	r8, [r5, #-1]
400096f0:	eafffbcb 	b	40008624 <_dtoa_r+0x544>
400096f4:	e58d6030 	str	r6, [sp, #48]	; 0x30
400096f8:	e1a06007 	mov	r6, r7
400096fc:	e59d701c 	ldr	r7, [sp, #28]
40009700:	e3570039 	cmp	r7, #57	; 0x39
40009704:	e1a0c009 	mov	ip, r9
40009708:	0a00000e 	beq	40009748 <_dtoa_r+0x1668>
4000970c:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
40009710:	e2877001 	add	r7, r7, #1
40009714:	e2831001 	add	r1, r3, #1
40009718:	e59d9020 	ldr	r9, [sp, #32]
4000971c:	e1a05008 	mov	r5, r8
40009720:	e5c37000 	strb	r7, [r3]
40009724:	e58d1020 	str	r1, [sp, #32]
40009728:	e1a0800c 	mov	r8, ip
4000972c:	eafffc67 	b	400088d0 <_dtoa_r+0x7f0>
40009730:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009734:	e1a05008 	mov	r5, r8
40009738:	e1a06007 	mov	r6, r7
4000973c:	e1a08009 	mov	r8, r9
40009740:	e59d701c 	ldr	r7, [sp, #28]
40009744:	eafffde3 	b	40008ed8 <_dtoa_r+0xdf8>
40009748:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
4000974c:	e3a03039 	mov	r3, #57	; 0x39
40009750:	e1a05008 	mov	r5, r8
40009754:	e5c23000 	strb	r3, [r2]
40009758:	e1a0800c 	mov	r8, ip
4000975c:	e282b001 	add	fp, r2, #1
40009760:	eafffde9 	b	40008f0c <_dtoa_r+0xe2c>
40009764:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009768:	e1a06007 	mov	r6, r7
4000976c:	e59d701c 	ldr	r7, [sp, #28]
40009770:	e3570039 	cmp	r7, #57	; 0x39
40009774:	e1a0c009 	mov	ip, r9
40009778:	0afffff2 	beq	40009748 <_dtoa_r+0x1668>
4000977c:	e35b0000 	cmp	fp, #0
40009780:	caffffa7 	bgt	40009624 <_dtoa_r+0x1544>
40009784:	eaffffa7 	b	40009628 <_dtoa_r+0x1548>
40009788:	1affffa6 	bne	40009628 <_dtoa_r+0x1548>
4000978c:	e3170001 	tst	r7, #1
40009790:	0affffa4 	beq	40009628 <_dtoa_r+0x1548>
40009794:	eaffffa0 	b	4000961c <_dtoa_r+0x153c>
40009798:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000979c:	e59d9020 	ldr	r9, [sp, #32]
400097a0:	e58dc020 	str	ip, [sp, #32]
400097a4:	eafffc54 	b	400088fc <_dtoa_r+0x81c>
400097a8:	e3a08002 	mov	r8, #2
400097ac:	eafffce4 	b	40008b44 <_dtoa_r+0xa64>
400097b0:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400097b4:	e58dc018 	str	ip, [sp, #24]
400097b8:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
400097bc:	e59d9020 	ldr	r9, [sp, #32]
400097c0:	e58dc020 	str	ip, [sp, #32]
400097c4:	eafffc4c 	b	400088fc <_dtoa_r+0x81c>
400097c8:	1263303c 	rsbne	r3, r3, #60	; 0x3c
400097cc:	0afffc0b 	beq	40008800 <_dtoa_r+0x720>
400097d0:	eafffc03 	b	400087e4 <_dtoa_r+0x704>
400097d4:	e1a00000 	nop			; (mov r0, r0)

400097d8 <_setlocale_r>:
400097d8:	e92d4010 	push	{r4, lr}
400097dc:	e2524000 	subs	r4, r2, #0
400097e0:	0a000004 	beq	400097f8 <_setlocale_r+0x20>
400097e4:	e1a00004 	mov	r0, r4
400097e8:	e59f104c 	ldr	r1, [pc, #76]	; 4000983c <_setlocale_r+0x64>
400097ec:	eb0005f2 	bl	4000afbc <strcmp>
400097f0:	e3500000 	cmp	r0, #0
400097f4:	1a000002 	bne	40009804 <_setlocale_r+0x2c>
400097f8:	e59f0040 	ldr	r0, [pc, #64]	; 40009840 <_setlocale_r+0x68>
400097fc:	e8bd4010 	pop	{r4, lr}
40009800:	e12fff1e 	bx	lr
40009804:	e1a00004 	mov	r0, r4
40009808:	e59f1030 	ldr	r1, [pc, #48]	; 40009840 <_setlocale_r+0x68>
4000980c:	eb0005ea 	bl	4000afbc <strcmp>
40009810:	e3500000 	cmp	r0, #0
40009814:	0afffff7 	beq	400097f8 <_setlocale_r+0x20>
40009818:	e1a00004 	mov	r0, r4
4000981c:	e59f1020 	ldr	r1, [pc, #32]	; 40009844 <_setlocale_r+0x6c>
40009820:	eb0005e5 	bl	4000afbc <strcmp>
40009824:	e59f3014 	ldr	r3, [pc, #20]	; 40009840 <_setlocale_r+0x68>
40009828:	e3500000 	cmp	r0, #0
4000982c:	01a00003 	moveq	r0, r3
40009830:	13a00000 	movne	r0, #0
40009834:	e8bd4010 	pop	{r4, lr}
40009838:	e12fff1e 	bx	lr
4000983c:	40016f78 	andmi	r6, r1, r8, ror pc
40009840:	40016f20 	andmi	r6, r1, r0, lsr #30
40009844:	40016c34 	andmi	r6, r1, r4, lsr ip

40009848 <__locale_charset>:
40009848:	e59f0000 	ldr	r0, [pc]	; 40009850 <__locale_charset+0x8>
4000984c:	e12fff1e 	bx	lr
40009850:	400176b8 			; <UNDEFINED> instruction: 0x400176b8

40009854 <__locale_mb_cur_max>:
40009854:	e59f3004 	ldr	r3, [pc, #4]	; 40009860 <__locale_mb_cur_max+0xc>
40009858:	e5930020 	ldr	r0, [r3, #32]
4000985c:	e12fff1e 	bx	lr
40009860:	400176b8 			; <UNDEFINED> instruction: 0x400176b8

40009864 <__locale_msgcharset>:
40009864:	e59f0000 	ldr	r0, [pc]	; 4000986c <__locale_msgcharset+0x8>
40009868:	e12fff1e 	bx	lr
4000986c:	400176dc 	ldrdmi	r7, [r1], -ip

40009870 <__locale_cjk_lang>:
40009870:	e3a00000 	mov	r0, #0
40009874:	e12fff1e 	bx	lr

40009878 <_localeconv_r>:
40009878:	e59f0000 	ldr	r0, [pc]	; 40009880 <_localeconv_r+0x8>
4000987c:	e12fff1e 	bx	lr
40009880:	400176fc 	strdmi	r7, [r1], -ip

40009884 <setlocale>:
40009884:	e59f300c 	ldr	r3, [pc, #12]	; 40009898 <setlocale+0x14>
40009888:	e1a02001 	mov	r2, r1
4000988c:	e1a01000 	mov	r1, r0
40009890:	e5930000 	ldr	r0, [r3]
40009894:	eaffffcf 	b	400097d8 <_setlocale_r>
40009898:	40017288 	andmi	r7, r1, r8, lsl #5

4000989c <localeconv>:
4000989c:	e59f0000 	ldr	r0, [pc]	; 400098a4 <localeconv+0x8>
400098a0:	e12fff1e 	bx	lr
400098a4:	400176fc 	strdmi	r7, [r1], -ip

400098a8 <_malloc_r>:
400098a8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400098ac:	e281500b 	add	r5, r1, #11
400098b0:	e3550016 	cmp	r5, #22
400098b4:	83c55007 	bichi	r5, r5, #7
400098b8:	81a03fa5 	lsrhi	r3, r5, #31
400098bc:	93a03000 	movls	r3, #0
400098c0:	93a05010 	movls	r5, #16
400098c4:	e1550001 	cmp	r5, r1
400098c8:	21a01003 	movcs	r1, r3
400098cc:	33831001 	orrcc	r1, r3, #1
400098d0:	e3510000 	cmp	r1, #0
400098d4:	13a0300c 	movne	r3, #12
400098d8:	e24dd00c 	sub	sp, sp, #12
400098dc:	e1a06000 	mov	r6, r0
400098e0:	15803000 	strne	r3, [r0]
400098e4:	13a04000 	movne	r4, #0
400098e8:	1a000015 	bne	40009944 <_malloc_r+0x9c>
400098ec:	eb000239 	bl	4000a1d8 <__malloc_lock>
400098f0:	e3550f7e 	cmp	r5, #504	; 0x1f8
400098f4:	2a000016 	bcs	40009954 <_malloc_r+0xac>
400098f8:	e59f76c8 	ldr	r7, [pc, #1736]	; 40009fc8 <_malloc_r+0x720>
400098fc:	e1a0e1a5 	lsr	lr, r5, #3
40009900:	e087318e 	add	r3, r7, lr, lsl #3
40009904:	e593400c 	ldr	r4, [r3, #12]
40009908:	e1540003 	cmp	r4, r3
4000990c:	0a000145 	beq	40009e28 <_malloc_r+0x580>
40009910:	e5943004 	ldr	r3, [r4, #4]
40009914:	e3c33003 	bic	r3, r3, #3
40009918:	e0843003 	add	r3, r4, r3
4000991c:	e593c004 	ldr	ip, [r3, #4]
40009920:	e2841008 	add	r1, r4, #8
40009924:	e8910006 	ldm	r1, {r1, r2}
40009928:	e38cc001 	orr	ip, ip, #1
4000992c:	e581200c 	str	r2, [r1, #12]
40009930:	e1a00006 	mov	r0, r6
40009934:	e5821008 	str	r1, [r2, #8]
40009938:	e583c004 	str	ip, [r3, #4]
4000993c:	eb000226 	bl	4000a1dc <__malloc_unlock>
40009940:	e2844008 	add	r4, r4, #8
40009944:	e1a00004 	mov	r0, r4
40009948:	e28dd00c 	add	sp, sp, #12
4000994c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009950:	e12fff1e 	bx	lr
40009954:	e1b0e4a5 	lsrs	lr, r5, #9
40009958:	03a0107e 	moveq	r1, #126	; 0x7e
4000995c:	03a0e03f 	moveq	lr, #63	; 0x3f
40009960:	1a000061 	bne	40009aec <_malloc_r+0x244>
40009964:	e59f765c 	ldr	r7, [pc, #1628]	; 40009fc8 <_malloc_r+0x720>
40009968:	e0871101 	add	r1, r7, r1, lsl #2
4000996c:	e591400c 	ldr	r4, [r1, #12]
40009970:	e1510004 	cmp	r1, r4
40009974:	1a000005 	bne	40009990 <_malloc_r+0xe8>
40009978:	ea00000a 	b	400099a8 <_malloc_r+0x100>
4000997c:	e3530000 	cmp	r3, #0
40009980:	aa0000de 	bge	40009d00 <_malloc_r+0x458>
40009984:	e594400c 	ldr	r4, [r4, #12]
40009988:	e1510004 	cmp	r1, r4
4000998c:	0a000005 	beq	400099a8 <_malloc_r+0x100>
40009990:	e5942004 	ldr	r2, [r4, #4]
40009994:	e3c22003 	bic	r2, r2, #3
40009998:	e0653002 	rsb	r3, r5, r2
4000999c:	e353000f 	cmp	r3, #15
400099a0:	dafffff5 	ble	4000997c <_malloc_r+0xd4>
400099a4:	e24ee001 	sub	lr, lr, #1
400099a8:	e28ee001 	add	lr, lr, #1
400099ac:	e59f3614 	ldr	r3, [pc, #1556]	; 40009fc8 <_malloc_r+0x720>
400099b0:	e5974010 	ldr	r4, [r7, #16]
400099b4:	e2838008 	add	r8, r3, #8
400099b8:	e1540008 	cmp	r4, r8
400099bc:	05931004 	ldreq	r1, [r3, #4]
400099c0:	0a000016 	beq	40009a20 <_malloc_r+0x178>
400099c4:	e5942004 	ldr	r2, [r4, #4]
400099c8:	e3c22003 	bic	r2, r2, #3
400099cc:	e0651002 	rsb	r1, r5, r2
400099d0:	e351000f 	cmp	r1, #15
400099d4:	ca000101 	bgt	40009de0 <_malloc_r+0x538>
400099d8:	e3510000 	cmp	r1, #0
400099dc:	e5838014 	str	r8, [r3, #20]
400099e0:	e5838010 	str	r8, [r3, #16]
400099e4:	aa000046 	bge	40009b04 <_malloc_r+0x25c>
400099e8:	e3520c02 	cmp	r2, #512	; 0x200
400099ec:	2a0000dc 	bcs	40009d64 <_malloc_r+0x4bc>
400099f0:	e5930004 	ldr	r0, [r3, #4]
400099f4:	e1a021a2 	lsr	r2, r2, #3
400099f8:	e1a01142 	asr	r1, r2, #2
400099fc:	e3a0c001 	mov	ip, #1
40009a00:	e180111c 	orr	r1, r0, ip, lsl r1
40009a04:	e0832182 	add	r2, r3, r2, lsl #3
40009a08:	e5920008 	ldr	r0, [r2, #8]
40009a0c:	e5831004 	str	r1, [r3, #4]
40009a10:	e5840008 	str	r0, [r4, #8]
40009a14:	e584200c 	str	r2, [r4, #12]
40009a18:	e5824008 	str	r4, [r2, #8]
40009a1c:	e580400c 	str	r4, [r0, #12]
40009a20:	e1a0314e 	asr	r3, lr, #2
40009a24:	e3a00001 	mov	r0, #1
40009a28:	e1a00310 	lsl	r0, r0, r3
40009a2c:	e1500001 	cmp	r0, r1
40009a30:	8a00003e 	bhi	40009b30 <_malloc_r+0x288>
40009a34:	e1110000 	tst	r1, r0
40009a38:	1a000008 	bne	40009a60 <_malloc_r+0x1b8>
40009a3c:	e1a00080 	lsl	r0, r0, #1
40009a40:	e3cee003 	bic	lr, lr, #3
40009a44:	e1110000 	tst	r1, r0
40009a48:	e28ee004 	add	lr, lr, #4
40009a4c:	1a000003 	bne	40009a60 <_malloc_r+0x1b8>
40009a50:	e1a00080 	lsl	r0, r0, #1
40009a54:	e1110000 	tst	r1, r0
40009a58:	e28ee004 	add	lr, lr, #4
40009a5c:	0afffffb 	beq	40009a50 <_malloc_r+0x1a8>
40009a60:	e087418e 	add	r4, r7, lr, lsl #3
40009a64:	e1a0c004 	mov	ip, r4
40009a68:	e1a0900e 	mov	r9, lr
40009a6c:	e59c300c 	ldr	r3, [ip, #12]
40009a70:	e15c0003 	cmp	ip, r3
40009a74:	1a000005 	bne	40009a90 <_malloc_r+0x1e8>
40009a78:	ea0000e5 	b	40009e14 <_malloc_r+0x56c>
40009a7c:	e3520000 	cmp	r2, #0
40009a80:	aa0000ee 	bge	40009e40 <_malloc_r+0x598>
40009a84:	e593300c 	ldr	r3, [r3, #12]
40009a88:	e15c0003 	cmp	ip, r3
40009a8c:	0a0000e0 	beq	40009e14 <_malloc_r+0x56c>
40009a90:	e5931004 	ldr	r1, [r3, #4]
40009a94:	e3c11003 	bic	r1, r1, #3
40009a98:	e0652001 	rsb	r2, r5, r1
40009a9c:	e352000f 	cmp	r2, #15
40009aa0:	dafffff5 	ble	40009a7c <_malloc_r+0x1d4>
40009aa4:	e1a04003 	mov	r4, r3
40009aa8:	e5b4c008 	ldr	ip, [r4, #8]!
40009aac:	e593100c 	ldr	r1, [r3, #12]
40009ab0:	e3859001 	orr	r9, r5, #1
40009ab4:	e382e001 	orr	lr, r2, #1
40009ab8:	e0835005 	add	r5, r3, r5
40009abc:	e5839004 	str	r9, [r3, #4]
40009ac0:	e1a00006 	mov	r0, r6
40009ac4:	e58c100c 	str	r1, [ip, #12]
40009ac8:	e581c008 	str	ip, [r1, #8]
40009acc:	e5875014 	str	r5, [r7, #20]
40009ad0:	e5875010 	str	r5, [r7, #16]
40009ad4:	e585800c 	str	r8, [r5, #12]
40009ad8:	e5858008 	str	r8, [r5, #8]
40009adc:	e585e004 	str	lr, [r5, #4]
40009ae0:	e7852002 	str	r2, [r5, r2]
40009ae4:	eb0001bc 	bl	4000a1dc <__malloc_unlock>
40009ae8:	eaffff95 	b	40009944 <_malloc_r+0x9c>
40009aec:	e35e0004 	cmp	lr, #4
40009af0:	8a000091 	bhi	40009d3c <_malloc_r+0x494>
40009af4:	e1a0e325 	lsr	lr, r5, #6
40009af8:	e28ee038 	add	lr, lr, #56	; 0x38
40009afc:	e1a0108e 	lsl	r1, lr, #1
40009b00:	eaffff97 	b	40009964 <_malloc_r+0xbc>
40009b04:	e0842002 	add	r2, r4, r2
40009b08:	e5923004 	ldr	r3, [r2, #4]
40009b0c:	e3833001 	orr	r3, r3, #1
40009b10:	e1a00006 	mov	r0, r6
40009b14:	e5823004 	str	r3, [r2, #4]
40009b18:	eb0001af 	bl	4000a1dc <__malloc_unlock>
40009b1c:	e2844008 	add	r4, r4, #8
40009b20:	e1a00004 	mov	r0, r4
40009b24:	e28dd00c 	add	sp, sp, #12
40009b28:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009b2c:	e12fff1e 	bx	lr
40009b30:	e5974008 	ldr	r4, [r7, #8]
40009b34:	e5949004 	ldr	r9, [r4, #4]
40009b38:	e3c99003 	bic	r9, r9, #3
40009b3c:	e1550009 	cmp	r5, r9
40009b40:	8a000002 	bhi	40009b50 <_malloc_r+0x2a8>
40009b44:	e0653009 	rsb	r3, r5, r9
40009b48:	e353000f 	cmp	r3, #15
40009b4c:	ca00005e 	bgt	40009ccc <_malloc_r+0x424>
40009b50:	e59fa474 	ldr	sl, [pc, #1140]	; 40009fcc <_malloc_r+0x724>
40009b54:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
40009b58:	e59ab000 	ldr	fp, [sl]
40009b5c:	e3730001 	cmn	r3, #1
40009b60:	e085b00b 	add	fp, r5, fp
40009b64:	128bba01 	addne	fp, fp, #4096	; 0x1000
40009b68:	128bb00f 	addne	fp, fp, #15
40009b6c:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
40009b70:	028bb010 	addeq	fp, fp, #16
40009b74:	13cbb00f 	bicne	fp, fp, #15
40009b78:	e0842009 	add	r2, r4, r9
40009b7c:	e1a00006 	mov	r0, r6
40009b80:	e1a0100b 	mov	r1, fp
40009b84:	e58d2004 	str	r2, [sp, #4]
40009b88:	eb0004fa 	bl	4000af78 <_sbrk_r>
40009b8c:	e3700001 	cmn	r0, #1
40009b90:	e1a08000 	mov	r8, r0
40009b94:	e59d2004 	ldr	r2, [sp, #4]
40009b98:	0a0000ba 	beq	40009e88 <_malloc_r+0x5e0>
40009b9c:	e1520000 	cmp	r2, r0
40009ba0:	8a0000b6 	bhi	40009e80 <_malloc_r+0x5d8>
40009ba4:	e59a3004 	ldr	r3, [sl, #4]
40009ba8:	e1520008 	cmp	r2, r8
40009bac:	e08b3003 	add	r3, fp, r3
40009bb0:	e58a3004 	str	r3, [sl, #4]
40009bb4:	0a0000e8 	beq	40009f5c <_malloc_r+0x6b4>
40009bb8:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
40009bbc:	e3710001 	cmn	r1, #1
40009bc0:	10622008 	rsbne	r2, r2, r8
40009bc4:	e59f13fc 	ldr	r1, [pc, #1020]	; 40009fc8 <_malloc_r+0x720>
40009bc8:	10833002 	addne	r3, r3, r2
40009bcc:	05818408 	streq	r8, [r1, #1032]	; 0x408
40009bd0:	158a3004 	strne	r3, [sl, #4]
40009bd4:	e2183007 	ands	r3, r8, #7
40009bd8:	12632008 	rsbne	r2, r3, #8
40009bdc:	10888002 	addne	r8, r8, r2
40009be0:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
40009be4:	12832008 	addne	r2, r3, #8
40009be8:	e088300b 	add	r3, r8, fp
40009bec:	03a02a01 	moveq	r2, #4096	; 0x1000
40009bf0:	e1a03a03 	lsl	r3, r3, #20
40009bf4:	e042ba23 	sub	fp, r2, r3, lsr #20
40009bf8:	e1a0100b 	mov	r1, fp
40009bfc:	e1a00006 	mov	r0, r6
40009c00:	eb0004dc 	bl	4000af78 <_sbrk_r>
40009c04:	e3700001 	cmn	r0, #1
40009c08:	10682000 	rsbne	r2, r8, r0
40009c0c:	e59a3004 	ldr	r3, [sl, #4]
40009c10:	108b2002 	addne	r2, fp, r2
40009c14:	03a0b000 	moveq	fp, #0
40009c18:	13822001 	orrne	r2, r2, #1
40009c1c:	03a02001 	moveq	r2, #1
40009c20:	e08b3003 	add	r3, fp, r3
40009c24:	e1540007 	cmp	r4, r7
40009c28:	e5878008 	str	r8, [r7, #8]
40009c2c:	e58a3004 	str	r3, [sl, #4]
40009c30:	e5882004 	str	r2, [r8, #4]
40009c34:	e59fb390 	ldr	fp, [pc, #912]	; 40009fcc <_malloc_r+0x724>
40009c38:	0a00000d 	beq	40009c74 <_malloc_r+0x3cc>
40009c3c:	e359000f 	cmp	r9, #15
40009c40:	9a0000b1 	bls	40009f0c <_malloc_r+0x664>
40009c44:	e5940004 	ldr	r0, [r4, #4]
40009c48:	e249200c 	sub	r2, r9, #12
40009c4c:	e3c22007 	bic	r2, r2, #7
40009c50:	e2000001 	and	r0, r0, #1
40009c54:	e1820000 	orr	r0, r2, r0
40009c58:	e3a01005 	mov	r1, #5
40009c5c:	e352000f 	cmp	r2, #15
40009c60:	e0842002 	add	r2, r4, r2
40009c64:	e5840004 	str	r0, [r4, #4]
40009c68:	e5821004 	str	r1, [r2, #4]
40009c6c:	e5821008 	str	r1, [r2, #8]
40009c70:	8a0000c0 	bhi	40009f78 <_malloc_r+0x6d0>
40009c74:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
40009c78:	e1530002 	cmp	r3, r2
40009c7c:	e59f2348 	ldr	r2, [pc, #840]	; 40009fcc <_malloc_r+0x724>
40009c80:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
40009c84:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
40009c88:	e5974008 	ldr	r4, [r7, #8]
40009c8c:	e1530002 	cmp	r3, r2
40009c90:	95943004 	ldrls	r3, [r4, #4]
40009c94:	e59f2330 	ldr	r2, [pc, #816]	; 40009fcc <_malloc_r+0x724>
40009c98:	85941004 	ldrhi	r1, [r4, #4]
40009c9c:	85823030 	strhi	r3, [r2, #48]	; 0x30
40009ca0:	93c33003 	bicls	r3, r3, #3
40009ca4:	83c13003 	bichi	r3, r1, #3
40009ca8:	e1550003 	cmp	r5, r3
40009cac:	e0653003 	rsb	r3, r5, r3
40009cb0:	8a000001 	bhi	40009cbc <_malloc_r+0x414>
40009cb4:	e353000f 	cmp	r3, #15
40009cb8:	ca000003 	bgt	40009ccc <_malloc_r+0x424>
40009cbc:	e1a00006 	mov	r0, r6
40009cc0:	eb000145 	bl	4000a1dc <__malloc_unlock>
40009cc4:	e3a04000 	mov	r4, #0
40009cc8:	eaffff1d 	b	40009944 <_malloc_r+0x9c>
40009ccc:	e3852001 	orr	r2, r5, #1
40009cd0:	e3833001 	orr	r3, r3, #1
40009cd4:	e0845005 	add	r5, r4, r5
40009cd8:	e5842004 	str	r2, [r4, #4]
40009cdc:	e1a00006 	mov	r0, r6
40009ce0:	e5875008 	str	r5, [r7, #8]
40009ce4:	e5853004 	str	r3, [r5, #4]
40009ce8:	eb00013b 	bl	4000a1dc <__malloc_unlock>
40009cec:	e2844008 	add	r4, r4, #8
40009cf0:	e1a00004 	mov	r0, r4
40009cf4:	e28dd00c 	add	sp, sp, #12
40009cf8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009cfc:	e12fff1e 	bx	lr
40009d00:	e0842002 	add	r2, r4, r2
40009d04:	e592c004 	ldr	ip, [r2, #4]
40009d08:	e2841008 	add	r1, r4, #8
40009d0c:	e891000a 	ldm	r1, {r1, r3}
40009d10:	e38cc001 	orr	ip, ip, #1
40009d14:	e581300c 	str	r3, [r1, #12]
40009d18:	e1a00006 	mov	r0, r6
40009d1c:	e5831008 	str	r1, [r3, #8]
40009d20:	e582c004 	str	ip, [r2, #4]
40009d24:	eb00012c 	bl	4000a1dc <__malloc_unlock>
40009d28:	e2844008 	add	r4, r4, #8
40009d2c:	e1a00004 	mov	r0, r4
40009d30:	e28dd00c 	add	sp, sp, #12
40009d34:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009d38:	e12fff1e 	bx	lr
40009d3c:	e35e0014 	cmp	lr, #20
40009d40:	928ee05b 	addls	lr, lr, #91	; 0x5b
40009d44:	91a0108e 	lslls	r1, lr, #1
40009d48:	9affff05 	bls	40009964 <_malloc_r+0xbc>
40009d4c:	e35e0054 	cmp	lr, #84	; 0x54
40009d50:	8a000067 	bhi	40009ef4 <_malloc_r+0x64c>
40009d54:	e1a0e625 	lsr	lr, r5, #12
40009d58:	e28ee06e 	add	lr, lr, #110	; 0x6e
40009d5c:	e1a0108e 	lsl	r1, lr, #1
40009d60:	eafffeff 	b	40009964 <_malloc_r+0xbc>
40009d64:	e1a034a2 	lsr	r3, r2, #9
40009d68:	e3530004 	cmp	r3, #4
40009d6c:	9a00003f 	bls	40009e70 <_malloc_r+0x5c8>
40009d70:	e3530014 	cmp	r3, #20
40009d74:	9283105b 	addls	r1, r3, #91	; 0x5b
40009d78:	91a00081 	lslls	r0, r1, #1
40009d7c:	9a000004 	bls	40009d94 <_malloc_r+0x4ec>
40009d80:	e3530054 	cmp	r3, #84	; 0x54
40009d84:	8a000080 	bhi	40009f8c <_malloc_r+0x6e4>
40009d88:	e1a01622 	lsr	r1, r2, #12
40009d8c:	e281106e 	add	r1, r1, #110	; 0x6e
40009d90:	e1a00081 	lsl	r0, r1, #1
40009d94:	e0870100 	add	r0, r7, r0, lsl #2
40009d98:	e5903008 	ldr	r3, [r0, #8]
40009d9c:	e1530000 	cmp	r3, r0
40009da0:	e59fc220 	ldr	ip, [pc, #544]	; 40009fc8 <_malloc_r+0x720>
40009da4:	0a00005d 	beq	40009f20 <_malloc_r+0x678>
40009da8:	e5931004 	ldr	r1, [r3, #4]
40009dac:	e3c11003 	bic	r1, r1, #3
40009db0:	e1520001 	cmp	r2, r1
40009db4:	2a000002 	bcs	40009dc4 <_malloc_r+0x51c>
40009db8:	e5933008 	ldr	r3, [r3, #8]
40009dbc:	e1500003 	cmp	r0, r3
40009dc0:	1afffff8 	bne	40009da8 <_malloc_r+0x500>
40009dc4:	e593200c 	ldr	r2, [r3, #12]
40009dc8:	e5971004 	ldr	r1, [r7, #4]
40009dcc:	e584200c 	str	r2, [r4, #12]
40009dd0:	e5843008 	str	r3, [r4, #8]
40009dd4:	e5824008 	str	r4, [r2, #8]
40009dd8:	e583400c 	str	r4, [r3, #12]
40009ddc:	eaffff0f 	b	40009a20 <_malloc_r+0x178>
40009de0:	e385c001 	orr	ip, r5, #1
40009de4:	e3812001 	orr	r2, r1, #1
40009de8:	e0845005 	add	r5, r4, r5
40009dec:	e584c004 	str	ip, [r4, #4]
40009df0:	e1a00006 	mov	r0, r6
40009df4:	e5835014 	str	r5, [r3, #20]
40009df8:	e5835010 	str	r5, [r3, #16]
40009dfc:	e585800c 	str	r8, [r5, #12]
40009e00:	e9850104 	stmib	r5, {r2, r8}
40009e04:	e7851001 	str	r1, [r5, r1]
40009e08:	e2844008 	add	r4, r4, #8
40009e0c:	eb0000f2 	bl	4000a1dc <__malloc_unlock>
40009e10:	eafffecb 	b	40009944 <_malloc_r+0x9c>
40009e14:	e2899001 	add	r9, r9, #1
40009e18:	e3190003 	tst	r9, #3
40009e1c:	e28cc008 	add	ip, ip, #8
40009e20:	1affff11 	bne	40009a6c <_malloc_r+0x1c4>
40009e24:	ea00001f 	b	40009ea8 <_malloc_r+0x600>
40009e28:	e2843008 	add	r3, r4, #8
40009e2c:	e5944014 	ldr	r4, [r4, #20]
40009e30:	e1530004 	cmp	r3, r4
40009e34:	028ee002 	addeq	lr, lr, #2
40009e38:	0afffedb 	beq	400099ac <_malloc_r+0x104>
40009e3c:	eafffeb3 	b	40009910 <_malloc_r+0x68>
40009e40:	e0831001 	add	r1, r3, r1
40009e44:	e591c004 	ldr	ip, [r1, #4]
40009e48:	e1a04003 	mov	r4, r3
40009e4c:	e5b42008 	ldr	r2, [r4, #8]!
40009e50:	e593300c 	ldr	r3, [r3, #12]
40009e54:	e38cc001 	orr	ip, ip, #1
40009e58:	e581c004 	str	ip, [r1, #4]
40009e5c:	e1a00006 	mov	r0, r6
40009e60:	e582300c 	str	r3, [r2, #12]
40009e64:	e5832008 	str	r2, [r3, #8]
40009e68:	eb0000db 	bl	4000a1dc <__malloc_unlock>
40009e6c:	eafffeb4 	b	40009944 <_malloc_r+0x9c>
40009e70:	e1a01322 	lsr	r1, r2, #6
40009e74:	e2811038 	add	r1, r1, #56	; 0x38
40009e78:	e1a00081 	lsl	r0, r1, #1
40009e7c:	eaffffc4 	b	40009d94 <_malloc_r+0x4ec>
40009e80:	e1540007 	cmp	r4, r7
40009e84:	0affff46 	beq	40009ba4 <_malloc_r+0x2fc>
40009e88:	e5974008 	ldr	r4, [r7, #8]
40009e8c:	e5943004 	ldr	r3, [r4, #4]
40009e90:	e3c33003 	bic	r3, r3, #3
40009e94:	eaffff83 	b	40009ca8 <_malloc_r+0x400>
40009e98:	e5944000 	ldr	r4, [r4]
40009e9c:	e1540003 	cmp	r4, r3
40009ea0:	e24ee001 	sub	lr, lr, #1
40009ea4:	1a000045 	bne	40009fc0 <_malloc_r+0x718>
40009ea8:	e31e0003 	tst	lr, #3
40009eac:	e2443008 	sub	r3, r4, #8
40009eb0:	1afffff8 	bne	40009e98 <_malloc_r+0x5f0>
40009eb4:	e5973004 	ldr	r3, [r7, #4]
40009eb8:	e1c33000 	bic	r3, r3, r0
40009ebc:	e5873004 	str	r3, [r7, #4]
40009ec0:	e1a00080 	lsl	r0, r0, #1
40009ec4:	e1500003 	cmp	r0, r3
40009ec8:	8affff18 	bhi	40009b30 <_malloc_r+0x288>
40009ecc:	e3500000 	cmp	r0, #0
40009ed0:	0affff16 	beq	40009b30 <_malloc_r+0x288>
40009ed4:	e1130000 	tst	r3, r0
40009ed8:	e1a0e009 	mov	lr, r9
40009edc:	1afffedf 	bne	40009a60 <_malloc_r+0x1b8>
40009ee0:	e1a00080 	lsl	r0, r0, #1
40009ee4:	e1130000 	tst	r3, r0
40009ee8:	e28ee004 	add	lr, lr, #4
40009eec:	0afffffb 	beq	40009ee0 <_malloc_r+0x638>
40009ef0:	eafffeda 	b	40009a60 <_malloc_r+0x1b8>
40009ef4:	e35e0f55 	cmp	lr, #340	; 0x154
40009ef8:	8a00000f 	bhi	40009f3c <_malloc_r+0x694>
40009efc:	e1a0e7a5 	lsr	lr, r5, #15
40009f00:	e28ee077 	add	lr, lr, #119	; 0x77
40009f04:	e1a0108e 	lsl	r1, lr, #1
40009f08:	eafffe95 	b	40009964 <_malloc_r+0xbc>
40009f0c:	e3a03001 	mov	r3, #1
40009f10:	e5883004 	str	r3, [r8, #4]
40009f14:	e1a04008 	mov	r4, r8
40009f18:	e3a03000 	mov	r3, #0
40009f1c:	eaffff61 	b	40009ca8 <_malloc_r+0x400>
40009f20:	e59c2004 	ldr	r2, [ip, #4]
40009f24:	e1a01141 	asr	r1, r1, #2
40009f28:	e3a00001 	mov	r0, #1
40009f2c:	e1821110 	orr	r1, r2, r0, lsl r1
40009f30:	e1a02003 	mov	r2, r3
40009f34:	e58c1004 	str	r1, [ip, #4]
40009f38:	eaffffa3 	b	40009dcc <_malloc_r+0x524>
40009f3c:	e59f308c 	ldr	r3, [pc, #140]	; 40009fd0 <_malloc_r+0x728>
40009f40:	e15e0003 	cmp	lr, r3
40009f44:	91a0e925 	lsrls	lr, r5, #18
40009f48:	928ee07c 	addls	lr, lr, #124	; 0x7c
40009f4c:	91a0108e 	lslls	r1, lr, #1
40009f50:	83a010fc 	movhi	r1, #252	; 0xfc
40009f54:	83a0e07e 	movhi	lr, #126	; 0x7e
40009f58:	eafffe81 	b	40009964 <_malloc_r+0xbc>
40009f5c:	e1b01a02 	lsls	r1, r2, #20
40009f60:	1affff14 	bne	40009bb8 <_malloc_r+0x310>
40009f64:	e08b1009 	add	r1, fp, r9
40009f68:	e5972008 	ldr	r2, [r7, #8]
40009f6c:	e3811001 	orr	r1, r1, #1
40009f70:	e5821004 	str	r1, [r2, #4]
40009f74:	eaffff3e 	b	40009c74 <_malloc_r+0x3cc>
40009f78:	e2841008 	add	r1, r4, #8
40009f7c:	e1a00006 	mov	r0, r6
40009f80:	eb0009a3 	bl	4000c614 <_free_r>
40009f84:	e59b3004 	ldr	r3, [fp, #4]
40009f88:	eaffff39 	b	40009c74 <_malloc_r+0x3cc>
40009f8c:	e3530f55 	cmp	r3, #340	; 0x154
40009f90:	91a017a2 	lsrls	r1, r2, #15
40009f94:	92811077 	addls	r1, r1, #119	; 0x77
40009f98:	91a00081 	lslls	r0, r1, #1
40009f9c:	9affff7c 	bls	40009d94 <_malloc_r+0x4ec>
40009fa0:	e59f1028 	ldr	r1, [pc, #40]	; 40009fd0 <_malloc_r+0x728>
40009fa4:	e1530001 	cmp	r3, r1
40009fa8:	91a01922 	lsrls	r1, r2, #18
40009fac:	9281107c 	addls	r1, r1, #124	; 0x7c
40009fb0:	91a00081 	lslls	r0, r1, #1
40009fb4:	83a000fc 	movhi	r0, #252	; 0xfc
40009fb8:	83a0107e 	movhi	r1, #126	; 0x7e
40009fbc:	eaffff74 	b	40009d94 <_malloc_r+0x4ec>
40009fc0:	e5973004 	ldr	r3, [r7, #4]
40009fc4:	eaffffbd 	b	40009ec0 <_malloc_r+0x618>
40009fc8:	40017734 	andmi	r7, r1, r4, lsr r7
40009fcc:	40017c2c 	andmi	r7, r1, ip, lsr #24
40009fd0:	00000554 	andeq	r0, r0, r4, asr r5

40009fd4 <memchr>:
40009fd4:	e3100003 	tst	r0, #3
40009fd8:	e92d0070 	push	{r4, r5, r6}
40009fdc:	e20110ff 	and	r1, r1, #255	; 0xff
40009fe0:	0a00003a 	beq	4000a0d0 <memchr+0xfc>
40009fe4:	e3520000 	cmp	r2, #0
40009fe8:	e242c001 	sub	ip, r2, #1
40009fec:	0a000021 	beq	4000a078 <memchr+0xa4>
40009ff0:	e5d03000 	ldrb	r3, [r0]
40009ff4:	e1530001 	cmp	r3, r1
40009ff8:	0a00001f 	beq	4000a07c <memchr+0xa8>
40009ffc:	e2803001 	add	r3, r0, #1
4000a000:	ea000006 	b	4000a020 <memchr+0x4c>
4000a004:	e35c0000 	cmp	ip, #0
4000a008:	0a00001a 	beq	4000a078 <memchr+0xa4>
4000a00c:	e5d02000 	ldrb	r2, [r0]
4000a010:	e1520001 	cmp	r2, r1
4000a014:	e2833001 	add	r3, r3, #1
4000a018:	e24cc001 	sub	ip, ip, #1
4000a01c:	0a000016 	beq	4000a07c <memchr+0xa8>
4000a020:	e3130003 	tst	r3, #3
4000a024:	e1a00003 	mov	r0, r3
4000a028:	1afffff5 	bne	4000a004 <memchr+0x30>
4000a02c:	e35c0003 	cmp	ip, #3
4000a030:	8a000013 	bhi	4000a084 <memchr+0xb0>
4000a034:	e35c0000 	cmp	ip, #0
4000a038:	e24c4001 	sub	r4, ip, #1
4000a03c:	0a000025 	beq	4000a0d8 <memchr+0x104>
4000a040:	e5d03000 	ldrb	r3, [r0]
4000a044:	e1530001 	cmp	r3, r1
4000a048:	0a00000b 	beq	4000a07c <memchr+0xa8>
4000a04c:	e2802001 	add	r2, r0, #1
4000a050:	e3a03000 	mov	r3, #0
4000a054:	ea000004 	b	4000a06c <memchr+0x98>
4000a058:	e5d0c000 	ldrb	ip, [r0]
4000a05c:	e15c0001 	cmp	ip, r1
4000a060:	e2822001 	add	r2, r2, #1
4000a064:	e2833001 	add	r3, r3, #1
4000a068:	0a000003 	beq	4000a07c <memchr+0xa8>
4000a06c:	e1530004 	cmp	r3, r4
4000a070:	e1a00002 	mov	r0, r2
4000a074:	1afffff7 	bne	4000a058 <memchr+0x84>
4000a078:	e3a00000 	mov	r0, #0
4000a07c:	e8bd0070 	pop	{r4, r5, r6}
4000a080:	e12fff1e 	bx	lr
4000a084:	e1816401 	orr	r6, r1, r1, lsl #8
4000a088:	e1a03000 	mov	r3, r0
4000a08c:	e1866806 	orr	r6, r6, r6, lsl #16
4000a090:	e5935000 	ldr	r5, [r3]
4000a094:	e59f4044 	ldr	r4, [pc, #68]	; 4000a0e0 <memchr+0x10c>
4000a098:	e0265005 	eor	r5, r6, r5
4000a09c:	e0854004 	add	r4, r5, r4
4000a0a0:	e59f203c 	ldr	r2, [pc, #60]	; 4000a0e4 <memchr+0x110>
4000a0a4:	e1c44005 	bic	r4, r4, r5
4000a0a8:	e0042002 	and	r2, r4, r2
4000a0ac:	e3520000 	cmp	r2, #0
4000a0b0:	e1a00003 	mov	r0, r3
4000a0b4:	e2833004 	add	r3, r3, #4
4000a0b8:	1affffdd 	bne	4000a034 <memchr+0x60>
4000a0bc:	e24cc004 	sub	ip, ip, #4
4000a0c0:	e35c0003 	cmp	ip, #3
4000a0c4:	e1a00003 	mov	r0, r3
4000a0c8:	8afffff0 	bhi	4000a090 <memchr+0xbc>
4000a0cc:	eaffffd8 	b	4000a034 <memchr+0x60>
4000a0d0:	e1a0c002 	mov	ip, r2
4000a0d4:	eaffffd4 	b	4000a02c <memchr+0x58>
4000a0d8:	e1a0000c 	mov	r0, ip
4000a0dc:	eaffffe6 	b	4000a07c <memchr+0xa8>
4000a0e0:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
4000a0e4:	80808080 	addhi	r8, r0, r0, lsl #1

4000a0e8 <memcpy>:
4000a0e8:	e352000f 	cmp	r2, #15
4000a0ec:	e92d00f0 	push	{r4, r5, r6, r7}
4000a0f0:	9a00002a 	bls	4000a1a0 <memcpy+0xb8>
4000a0f4:	e1803001 	orr	r3, r0, r1
4000a0f8:	e3130003 	tst	r3, #3
4000a0fc:	1a000031 	bne	4000a1c8 <memcpy+0xe0>
4000a100:	e2426010 	sub	r6, r2, #16
4000a104:	e1a06226 	lsr	r6, r6, #4
4000a108:	e0805206 	add	r5, r0, r6, lsl #4
4000a10c:	e2855010 	add	r5, r5, #16
4000a110:	e1a0c001 	mov	ip, r1
4000a114:	e1a03000 	mov	r3, r0
4000a118:	e59c4000 	ldr	r4, [ip]
4000a11c:	e5834000 	str	r4, [r3]
4000a120:	e59c4004 	ldr	r4, [ip, #4]
4000a124:	e5834004 	str	r4, [r3, #4]
4000a128:	e59c4008 	ldr	r4, [ip, #8]
4000a12c:	e5834008 	str	r4, [r3, #8]
4000a130:	e59c400c 	ldr	r4, [ip, #12]
4000a134:	e2833010 	add	r3, r3, #16
4000a138:	e5034004 	str	r4, [r3, #-4]
4000a13c:	e1530005 	cmp	r3, r5
4000a140:	e28cc010 	add	ip, ip, #16
4000a144:	1afffff3 	bne	4000a118 <memcpy+0x30>
4000a148:	e2863001 	add	r3, r6, #1
4000a14c:	e202700f 	and	r7, r2, #15
4000a150:	e1a03203 	lsl	r3, r3, #4
4000a154:	e3570003 	cmp	r7, #3
4000a158:	e0811003 	add	r1, r1, r3
4000a15c:	e0803003 	add	r3, r0, r3
4000a160:	9a00001a 	bls	4000a1d0 <memcpy+0xe8>
4000a164:	e1a05001 	mov	r5, r1
4000a168:	e1a04003 	mov	r4, r3
4000a16c:	e1a0c007 	mov	ip, r7
4000a170:	e24cc004 	sub	ip, ip, #4
4000a174:	e4956004 	ldr	r6, [r5], #4
4000a178:	e35c0003 	cmp	ip, #3
4000a17c:	e4846004 	str	r6, [r4], #4
4000a180:	8afffffa 	bhi	4000a170 <memcpy+0x88>
4000a184:	e247c004 	sub	ip, r7, #4
4000a188:	e3ccc003 	bic	ip, ip, #3
4000a18c:	e28cc004 	add	ip, ip, #4
4000a190:	e083300c 	add	r3, r3, ip
4000a194:	e081100c 	add	r1, r1, ip
4000a198:	e2022003 	and	r2, r2, #3
4000a19c:	ea000000 	b	4000a1a4 <memcpy+0xbc>
4000a1a0:	e1a03000 	mov	r3, r0
4000a1a4:	e3520000 	cmp	r2, #0
4000a1a8:	0a000004 	beq	4000a1c0 <memcpy+0xd8>
4000a1ac:	e0812002 	add	r2, r1, r2
4000a1b0:	e4d1c001 	ldrb	ip, [r1], #1
4000a1b4:	e1510002 	cmp	r1, r2
4000a1b8:	e4c3c001 	strb	ip, [r3], #1
4000a1bc:	1afffffb 	bne	4000a1b0 <memcpy+0xc8>
4000a1c0:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000a1c4:	e12fff1e 	bx	lr
4000a1c8:	e1a03000 	mov	r3, r0
4000a1cc:	eafffff6 	b	4000a1ac <memcpy+0xc4>
4000a1d0:	e1a02007 	mov	r2, r7
4000a1d4:	eafffff2 	b	4000a1a4 <memcpy+0xbc>

4000a1d8 <__malloc_lock>:
4000a1d8:	e12fff1e 	bx	lr

4000a1dc <__malloc_unlock>:
4000a1dc:	e12fff1e 	bx	lr

4000a1e0 <_Balloc>:
4000a1e0:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000a1e4:	e3520000 	cmp	r2, #0
4000a1e8:	e92d4070 	push	{r4, r5, r6, lr}
4000a1ec:	e1a05000 	mov	r5, r0
4000a1f0:	e1a04001 	mov	r4, r1
4000a1f4:	0a000009 	beq	4000a220 <_Balloc+0x40>
4000a1f8:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000a1fc:	e3500000 	cmp	r0, #0
4000a200:	0a00000f 	beq	4000a244 <_Balloc+0x64>
4000a204:	e5901000 	ldr	r1, [r0]
4000a208:	e7821104 	str	r1, [r2, r4, lsl #2]
4000a20c:	e3a02000 	mov	r2, #0
4000a210:	e5802010 	str	r2, [r0, #16]
4000a214:	e580200c 	str	r2, [r0, #12]
4000a218:	e8bd4070 	pop	{r4, r5, r6, lr}
4000a21c:	e12fff1e 	bx	lr
4000a220:	e3a02021 	mov	r2, #33	; 0x21
4000a224:	e3a01004 	mov	r1, #4
4000a228:	eb000892 	bl	4000c478 <_calloc_r>
4000a22c:	e3500000 	cmp	r0, #0
4000a230:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000a234:	11a02000 	movne	r2, r0
4000a238:	1affffee 	bne	4000a1f8 <_Balloc+0x18>
4000a23c:	e3a00000 	mov	r0, #0
4000a240:	eafffff4 	b	4000a218 <_Balloc+0x38>
4000a244:	e3a01001 	mov	r1, #1
4000a248:	e1a06411 	lsl	r6, r1, r4
4000a24c:	e2862005 	add	r2, r6, #5
4000a250:	e1a00005 	mov	r0, r5
4000a254:	e1a02102 	lsl	r2, r2, #2
4000a258:	eb000886 	bl	4000c478 <_calloc_r>
4000a25c:	e3500000 	cmp	r0, #0
4000a260:	0afffff5 	beq	4000a23c <_Balloc+0x5c>
4000a264:	e9800050 	stmib	r0, {r4, r6}
4000a268:	eaffffe7 	b	4000a20c <_Balloc+0x2c>

4000a26c <_Bfree>:
4000a26c:	e3510000 	cmp	r1, #0
4000a270:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000a274:	15912004 	ldrne	r2, [r1, #4]
4000a278:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000a27c:	15810000 	strne	r0, [r1]
4000a280:	17831102 	strne	r1, [r3, r2, lsl #2]
4000a284:	e12fff1e 	bx	lr

4000a288 <__multadd>:
4000a288:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000a28c:	e5917010 	ldr	r7, [r1, #16]
4000a290:	e24dd00c 	sub	sp, sp, #12
4000a294:	e1a08001 	mov	r8, r1
4000a298:	e1a09000 	mov	r9, r0
4000a29c:	e2814014 	add	r4, r1, #20
4000a2a0:	e3a0c000 	mov	ip, #0
4000a2a4:	e5946000 	ldr	r6, [r4]
4000a2a8:	e1a05806 	lsl	r5, r6, #16
4000a2ac:	e1a05825 	lsr	r5, r5, #16
4000a2b0:	e0253592 	mla	r5, r2, r5, r3
4000a2b4:	e1a03826 	lsr	r3, r6, #16
4000a2b8:	e0030392 	mul	r3, r2, r3
4000a2bc:	e1a01805 	lsl	r1, r5, #16
4000a2c0:	e0833825 	add	r3, r3, r5, lsr #16
4000a2c4:	e28cc001 	add	ip, ip, #1
4000a2c8:	e1a01821 	lsr	r1, r1, #16
4000a2cc:	e0811803 	add	r1, r1, r3, lsl #16
4000a2d0:	e157000c 	cmp	r7, ip
4000a2d4:	e4841004 	str	r1, [r4], #4
4000a2d8:	e1a03823 	lsr	r3, r3, #16
4000a2dc:	cafffff0 	bgt	4000a2a4 <__multadd+0x1c>
4000a2e0:	e3530000 	cmp	r3, #0
4000a2e4:	0a000006 	beq	4000a304 <__multadd+0x7c>
4000a2e8:	e5982008 	ldr	r2, [r8, #8]
4000a2ec:	e1570002 	cmp	r7, r2
4000a2f0:	aa000007 	bge	4000a314 <__multadd+0x8c>
4000a2f4:	e0882107 	add	r2, r8, r7, lsl #2
4000a2f8:	e2877001 	add	r7, r7, #1
4000a2fc:	e5823014 	str	r3, [r2, #20]
4000a300:	e5887010 	str	r7, [r8, #16]
4000a304:	e1a00008 	mov	r0, r8
4000a308:	e28dd00c 	add	sp, sp, #12
4000a30c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000a310:	e12fff1e 	bx	lr
4000a314:	e5981004 	ldr	r1, [r8, #4]
4000a318:	e1a00009 	mov	r0, r9
4000a31c:	e2811001 	add	r1, r1, #1
4000a320:	e58d3004 	str	r3, [sp, #4]
4000a324:	ebffffad 	bl	4000a1e0 <_Balloc>
4000a328:	e5982010 	ldr	r2, [r8, #16]
4000a32c:	e2822002 	add	r2, r2, #2
4000a330:	e288100c 	add	r1, r8, #12
4000a334:	e1a04000 	mov	r4, r0
4000a338:	e1a02102 	lsl	r2, r2, #2
4000a33c:	e280000c 	add	r0, r0, #12
4000a340:	ebffff68 	bl	4000a0e8 <memcpy>
4000a344:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000a348:	e5981004 	ldr	r1, [r8, #4]
4000a34c:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000a350:	e59d3004 	ldr	r3, [sp, #4]
4000a354:	e5880000 	str	r0, [r8]
4000a358:	e7828101 	str	r8, [r2, r1, lsl #2]
4000a35c:	e1a08004 	mov	r8, r4
4000a360:	eaffffe3 	b	4000a2f4 <__multadd+0x6c>

4000a364 <__s2b>:
4000a364:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a368:	e1a08003 	mov	r8, r3
4000a36c:	e59f30d4 	ldr	r3, [pc, #212]	; 4000a448 <__s2b+0xe4>
4000a370:	e288c008 	add	ip, r8, #8
4000a374:	e0c3e39c 	smull	lr, r3, ip, r3
4000a378:	e1a0cfcc 	asr	ip, ip, #31
4000a37c:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000a380:	e3530001 	cmp	r3, #1
4000a384:	e1a05000 	mov	r5, r0
4000a388:	e1a04001 	mov	r4, r1
4000a38c:	e1a07002 	mov	r7, r2
4000a390:	e59d6020 	ldr	r6, [sp, #32]
4000a394:	da000029 	ble	4000a440 <__s2b+0xdc>
4000a398:	e3a0c001 	mov	ip, #1
4000a39c:	e3a01000 	mov	r1, #0
4000a3a0:	e1a0c08c 	lsl	ip, ip, #1
4000a3a4:	e153000c 	cmp	r3, ip
4000a3a8:	e2811001 	add	r1, r1, #1
4000a3ac:	cafffffb 	bgt	4000a3a0 <__s2b+0x3c>
4000a3b0:	e1a00005 	mov	r0, r5
4000a3b4:	ebffff89 	bl	4000a1e0 <_Balloc>
4000a3b8:	e3570009 	cmp	r7, #9
4000a3bc:	e3a03001 	mov	r3, #1
4000a3c0:	e5806014 	str	r6, [r0, #20]
4000a3c4:	e5803010 	str	r3, [r0, #16]
4000a3c8:	d284400a 	addle	r4, r4, #10
4000a3cc:	d3a07009 	movle	r7, #9
4000a3d0:	da00000c 	ble	4000a408 <__s2b+0xa4>
4000a3d4:	e2849009 	add	r9, r4, #9
4000a3d8:	e1a06009 	mov	r6, r9
4000a3dc:	e0844007 	add	r4, r4, r7
4000a3e0:	e4d63001 	ldrb	r3, [r6], #1
4000a3e4:	e1a01000 	mov	r1, r0
4000a3e8:	e2433030 	sub	r3, r3, #48	; 0x30
4000a3ec:	e1a00005 	mov	r0, r5
4000a3f0:	e3a0200a 	mov	r2, #10
4000a3f4:	ebffffa3 	bl	4000a288 <__multadd>
4000a3f8:	e1560004 	cmp	r6, r4
4000a3fc:	1afffff7 	bne	4000a3e0 <__s2b+0x7c>
4000a400:	e0894007 	add	r4, r9, r7
4000a404:	e2444008 	sub	r4, r4, #8
4000a408:	e1580007 	cmp	r8, r7
4000a40c:	da000009 	ble	4000a438 <__s2b+0xd4>
4000a410:	e0677008 	rsb	r7, r7, r8
4000a414:	e0847007 	add	r7, r4, r7
4000a418:	e4d43001 	ldrb	r3, [r4], #1
4000a41c:	e1a01000 	mov	r1, r0
4000a420:	e2433030 	sub	r3, r3, #48	; 0x30
4000a424:	e1a00005 	mov	r0, r5
4000a428:	e3a0200a 	mov	r2, #10
4000a42c:	ebffff95 	bl	4000a288 <__multadd>
4000a430:	e1540007 	cmp	r4, r7
4000a434:	1afffff7 	bne	4000a418 <__s2b+0xb4>
4000a438:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a43c:	e12fff1e 	bx	lr
4000a440:	e3a01000 	mov	r1, #0
4000a444:	eaffffd9 	b	4000a3b0 <__s2b+0x4c>
4000a448:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000a44c <__hi0bits>:
4000a44c:	e1b03820 	lsrs	r3, r0, #16
4000a450:	01a00800 	lsleq	r0, r0, #16
4000a454:	03a03010 	moveq	r3, #16
4000a458:	13a03000 	movne	r3, #0
4000a45c:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000a460:	01a00400 	lsleq	r0, r0, #8
4000a464:	02833008 	addeq	r3, r3, #8
4000a468:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000a46c:	01a00200 	lsleq	r0, r0, #4
4000a470:	02833004 	addeq	r3, r3, #4
4000a474:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000a478:	01a00100 	lsleq	r0, r0, #2
4000a47c:	02833002 	addeq	r3, r3, #2
4000a480:	e3500000 	cmp	r0, #0
4000a484:	ba000005 	blt	4000a4a0 <__hi0bits+0x54>
4000a488:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000a48c:	1a000001 	bne	4000a498 <__hi0bits+0x4c>
4000a490:	e3a00020 	mov	r0, #32
4000a494:	e12fff1e 	bx	lr
4000a498:	e2830001 	add	r0, r3, #1
4000a49c:	e12fff1e 	bx	lr
4000a4a0:	e1a00003 	mov	r0, r3
4000a4a4:	e12fff1e 	bx	lr

4000a4a8 <__lo0bits>:
4000a4a8:	e5903000 	ldr	r3, [r0]
4000a4ac:	e2132007 	ands	r2, r3, #7
4000a4b0:	0a000009 	beq	4000a4dc <__lo0bits+0x34>
4000a4b4:	e3130001 	tst	r3, #1
4000a4b8:	1a00001d 	bne	4000a534 <__lo0bits+0x8c>
4000a4bc:	e3130002 	tst	r3, #2
4000a4c0:	11a030a3 	lsrne	r3, r3, #1
4000a4c4:	01a03123 	lsreq	r3, r3, #2
4000a4c8:	15803000 	strne	r3, [r0]
4000a4cc:	05803000 	streq	r3, [r0]
4000a4d0:	13a00001 	movne	r0, #1
4000a4d4:	03a00002 	moveq	r0, #2
4000a4d8:	e12fff1e 	bx	lr
4000a4dc:	e1b01803 	lsls	r1, r3, #16
4000a4e0:	01a03823 	lsreq	r3, r3, #16
4000a4e4:	03a02010 	moveq	r2, #16
4000a4e8:	e31300ff 	tst	r3, #255	; 0xff
4000a4ec:	01a03423 	lsreq	r3, r3, #8
4000a4f0:	02822008 	addeq	r2, r2, #8
4000a4f4:	e313000f 	tst	r3, #15
4000a4f8:	01a03223 	lsreq	r3, r3, #4
4000a4fc:	02822004 	addeq	r2, r2, #4
4000a500:	e3130003 	tst	r3, #3
4000a504:	01a03123 	lsreq	r3, r3, #2
4000a508:	02822002 	addeq	r2, r2, #2
4000a50c:	e3130001 	tst	r3, #1
4000a510:	1a000004 	bne	4000a528 <__lo0bits+0x80>
4000a514:	e1b030a3 	lsrs	r3, r3, #1
4000a518:	1a000001 	bne	4000a524 <__lo0bits+0x7c>
4000a51c:	e3a00020 	mov	r0, #32
4000a520:	e12fff1e 	bx	lr
4000a524:	e2822001 	add	r2, r2, #1
4000a528:	e5803000 	str	r3, [r0]
4000a52c:	e1a00002 	mov	r0, r2
4000a530:	e12fff1e 	bx	lr
4000a534:	e3a00000 	mov	r0, #0
4000a538:	e12fff1e 	bx	lr

4000a53c <__i2b>:
4000a53c:	e92d4010 	push	{r4, lr}
4000a540:	e1a04001 	mov	r4, r1
4000a544:	e3a01001 	mov	r1, #1
4000a548:	ebffff24 	bl	4000a1e0 <_Balloc>
4000a54c:	e3a02001 	mov	r2, #1
4000a550:	e5804014 	str	r4, [r0, #20]
4000a554:	e5802010 	str	r2, [r0, #16]
4000a558:	e8bd4010 	pop	{r4, lr}
4000a55c:	e12fff1e 	bx	lr

4000a560 <__multiply>:
4000a560:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a564:	e5919010 	ldr	r9, [r1, #16]
4000a568:	e592a010 	ldr	sl, [r2, #16]
4000a56c:	e159000a 	cmp	r9, sl
4000a570:	e24dd014 	sub	sp, sp, #20
4000a574:	e1a08001 	mov	r8, r1
4000a578:	e1a06002 	mov	r6, r2
4000a57c:	aa000004 	bge	4000a594 <__multiply+0x34>
4000a580:	e1a02009 	mov	r2, r9
4000a584:	e1a08006 	mov	r8, r6
4000a588:	e1a0900a 	mov	r9, sl
4000a58c:	e1a06001 	mov	r6, r1
4000a590:	e1a0a002 	mov	sl, r2
4000a594:	e5983008 	ldr	r3, [r8, #8]
4000a598:	e089500a 	add	r5, r9, sl
4000a59c:	e5981004 	ldr	r1, [r8, #4]
4000a5a0:	e1550003 	cmp	r5, r3
4000a5a4:	c2811001 	addgt	r1, r1, #1
4000a5a8:	ebffff0c 	bl	4000a1e0 <_Balloc>
4000a5ac:	e2804014 	add	r4, r0, #20
4000a5b0:	e0847105 	add	r7, r4, r5, lsl #2
4000a5b4:	e1540007 	cmp	r4, r7
4000a5b8:	e58d0004 	str	r0, [sp, #4]
4000a5bc:	31a03004 	movcc	r3, r4
4000a5c0:	33a00000 	movcc	r0, #0
4000a5c4:	2a000002 	bcs	4000a5d4 <__multiply+0x74>
4000a5c8:	e4830004 	str	r0, [r3], #4
4000a5cc:	e1570003 	cmp	r7, r3
4000a5d0:	8afffffc 	bhi	4000a5c8 <__multiply+0x68>
4000a5d4:	e2866014 	add	r6, r6, #20
4000a5d8:	e086a10a 	add	sl, r6, sl, lsl #2
4000a5dc:	e156000a 	cmp	r6, sl
4000a5e0:	e2888014 	add	r8, r8, #20
4000a5e4:	358d7008 	strcc	r7, [sp, #8]
4000a5e8:	358d500c 	strcc	r5, [sp, #12]
4000a5ec:	e088c109 	add	ip, r8, r9, lsl #2
4000a5f0:	31a0700a 	movcc	r7, sl
4000a5f4:	31a05008 	movcc	r5, r8
4000a5f8:	2a000040 	bcs	4000a700 <__multiply+0x1a0>
4000a5fc:	e4968004 	ldr	r8, [r6], #4
4000a600:	e1a09808 	lsl	r9, r8, #16
4000a604:	e1b09829 	lsrs	r9, r9, #16
4000a608:	0a00001b 	beq	4000a67c <__multiply+0x11c>
4000a60c:	e3a08000 	mov	r8, #0
4000a610:	e1a02005 	mov	r2, r5
4000a614:	e1a03004 	mov	r3, r4
4000a618:	e1a0a008 	mov	sl, r8
4000a61c:	ea000000 	b	4000a624 <__multiply+0xc4>
4000a620:	e1a03001 	mov	r3, r1
4000a624:	e4920004 	ldr	r0, [r2], #4
4000a628:	e5931000 	ldr	r1, [r3]
4000a62c:	e1a0b800 	lsl	fp, r0, #16
4000a630:	e1a08801 	lsl	r8, r1, #16
4000a634:	e1a0b82b 	lsr	fp, fp, #16
4000a638:	e1a08828 	lsr	r8, r8, #16
4000a63c:	e0288b99 	mla	r8, r9, fp, r8
4000a640:	e1a00820 	lsr	r0, r0, #16
4000a644:	e1a01821 	lsr	r1, r1, #16
4000a648:	e0211099 	mla	r1, r9, r0, r1
4000a64c:	e088800a 	add	r8, r8, sl
4000a650:	e1a00808 	lsl	r0, r8, #16
4000a654:	e1a00820 	lsr	r0, r0, #16
4000a658:	e0818828 	add	r8, r1, r8, lsr #16
4000a65c:	e1800808 	orr	r0, r0, r8, lsl #16
4000a660:	e1a01003 	mov	r1, r3
4000a664:	e15c0002 	cmp	ip, r2
4000a668:	e1a0a828 	lsr	sl, r8, #16
4000a66c:	e4810004 	str	r0, [r1], #4
4000a670:	8affffea 	bhi	4000a620 <__multiply+0xc0>
4000a674:	e583a004 	str	sl, [r3, #4]
4000a678:	e5168004 	ldr	r8, [r6, #-4]
4000a67c:	e1b08828 	lsrs	r8, r8, #16
4000a680:	0a000019 	beq	4000a6ec <__multiply+0x18c>
4000a684:	e5949000 	ldr	r9, [r4]
4000a688:	e3a0a000 	mov	sl, #0
4000a68c:	e1a02004 	mov	r2, r4
4000a690:	e1a00009 	mov	r0, r9
4000a694:	e1a03005 	mov	r3, r5
4000a698:	e1a0100a 	mov	r1, sl
4000a69c:	e1d3a0b0 	ldrh	sl, [r3]
4000a6a0:	e1a00820 	lsr	r0, r0, #16
4000a6a4:	e02a0a98 	mla	sl, r8, sl, r0
4000a6a8:	e1a09809 	lsl	r9, r9, #16
4000a6ac:	e08aa001 	add	sl, sl, r1
4000a6b0:	e1a09829 	lsr	r9, r9, #16
4000a6b4:	e189980a 	orr	r9, r9, sl, lsl #16
4000a6b8:	e5829000 	str	r9, [r2]
4000a6bc:	e1a0b002 	mov	fp, r2
4000a6c0:	e5b20004 	ldr	r0, [r2, #4]!
4000a6c4:	e4939004 	ldr	r9, [r3], #4
4000a6c8:	e1a01800 	lsl	r1, r0, #16
4000a6cc:	e1a01821 	lsr	r1, r1, #16
4000a6d0:	e1a09829 	lsr	r9, r9, #16
4000a6d4:	e0291998 	mla	r9, r8, r9, r1
4000a6d8:	e15c0003 	cmp	ip, r3
4000a6dc:	e089982a 	add	r9, r9, sl, lsr #16
4000a6e0:	e1a01829 	lsr	r1, r9, #16
4000a6e4:	8affffec 	bhi	4000a69c <__multiply+0x13c>
4000a6e8:	e58b9004 	str	r9, [fp, #4]
4000a6ec:	e1570006 	cmp	r7, r6
4000a6f0:	e2844004 	add	r4, r4, #4
4000a6f4:	8affffc0 	bhi	4000a5fc <__multiply+0x9c>
4000a6f8:	e59d7008 	ldr	r7, [sp, #8]
4000a6fc:	e59d500c 	ldr	r5, [sp, #12]
4000a700:	e3550000 	cmp	r5, #0
4000a704:	da000009 	ble	4000a730 <__multiply+0x1d0>
4000a708:	e5173004 	ldr	r3, [r7, #-4]
4000a70c:	e3530000 	cmp	r3, #0
4000a710:	e2477004 	sub	r7, r7, #4
4000a714:	0a000003 	beq	4000a728 <__multiply+0x1c8>
4000a718:	ea000004 	b	4000a730 <__multiply+0x1d0>
4000a71c:	e5373004 	ldr	r3, [r7, #-4]!
4000a720:	e3530000 	cmp	r3, #0
4000a724:	1a000001 	bne	4000a730 <__multiply+0x1d0>
4000a728:	e2555001 	subs	r5, r5, #1
4000a72c:	1afffffa 	bne	4000a71c <__multiply+0x1bc>
4000a730:	e59d3004 	ldr	r3, [sp, #4]
4000a734:	e1a00003 	mov	r0, r3
4000a738:	e5835010 	str	r5, [r3, #16]
4000a73c:	e28dd014 	add	sp, sp, #20
4000a740:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a744:	e12fff1e 	bx	lr

4000a748 <__pow5mult>:
4000a748:	e2123003 	ands	r3, r2, #3
4000a74c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000a750:	e1a04002 	mov	r4, r2
4000a754:	e1a07000 	mov	r7, r0
4000a758:	e1a06001 	mov	r6, r1
4000a75c:	1a000025 	bne	4000a7f8 <__pow5mult+0xb0>
4000a760:	e1b04144 	asrs	r4, r4, #2
4000a764:	0a000019 	beq	4000a7d0 <__pow5mult+0x88>
4000a768:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000a76c:	e3550000 	cmp	r5, #0
4000a770:	0a000027 	beq	4000a814 <__pow5mult+0xcc>
4000a774:	e3a08000 	mov	r8, #0
4000a778:	ea000005 	b	4000a794 <__pow5mult+0x4c>
4000a77c:	e1b040c4 	asrs	r4, r4, #1
4000a780:	0a000012 	beq	4000a7d0 <__pow5mult+0x88>
4000a784:	e5950000 	ldr	r0, [r5]
4000a788:	e3500000 	cmp	r0, #0
4000a78c:	0a000012 	beq	4000a7dc <__pow5mult+0x94>
4000a790:	e1a05000 	mov	r5, r0
4000a794:	e3140001 	tst	r4, #1
4000a798:	0afffff7 	beq	4000a77c <__pow5mult+0x34>
4000a79c:	e1a01006 	mov	r1, r6
4000a7a0:	e1a02005 	mov	r2, r5
4000a7a4:	e1a00007 	mov	r0, r7
4000a7a8:	ebffff6c 	bl	4000a560 <__multiply>
4000a7ac:	e3560000 	cmp	r6, #0
4000a7b0:	15962004 	ldrne	r2, [r6, #4]
4000a7b4:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000a7b8:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000a7bc:	15861000 	strne	r1, [r6]
4000a7c0:	17836102 	strne	r6, [r3, r2, lsl #2]
4000a7c4:	e1b040c4 	asrs	r4, r4, #1
4000a7c8:	e1a06000 	mov	r6, r0
4000a7cc:	1affffec 	bne	4000a784 <__pow5mult+0x3c>
4000a7d0:	e1a00006 	mov	r0, r6
4000a7d4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000a7d8:	e12fff1e 	bx	lr
4000a7dc:	e1a00007 	mov	r0, r7
4000a7e0:	e1a01005 	mov	r1, r5
4000a7e4:	e1a02005 	mov	r2, r5
4000a7e8:	ebffff5c 	bl	4000a560 <__multiply>
4000a7ec:	e5850000 	str	r0, [r5]
4000a7f0:	e5808000 	str	r8, [r0]
4000a7f4:	eaffffe5 	b	4000a790 <__pow5mult+0x48>
4000a7f8:	e59f2044 	ldr	r2, [pc, #68]	; 4000a844 <__pow5mult+0xfc>
4000a7fc:	e2433001 	sub	r3, r3, #1
4000a800:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000a804:	e3a03000 	mov	r3, #0
4000a808:	ebfffe9e 	bl	4000a288 <__multadd>
4000a80c:	e1a06000 	mov	r6, r0
4000a810:	eaffffd2 	b	4000a760 <__pow5mult+0x18>
4000a814:	e3a01001 	mov	r1, #1
4000a818:	e1a00007 	mov	r0, r7
4000a81c:	ebfffe6f 	bl	4000a1e0 <_Balloc>
4000a820:	e59f1020 	ldr	r1, [pc, #32]	; 4000a848 <__pow5mult+0x100>
4000a824:	e3a02001 	mov	r2, #1
4000a828:	e3a03000 	mov	r3, #0
4000a82c:	e5801014 	str	r1, [r0, #20]
4000a830:	e5802010 	str	r2, [r0, #16]
4000a834:	e1a05000 	mov	r5, r0
4000a838:	e5870048 	str	r0, [r7, #72]	; 0x48
4000a83c:	e5803000 	str	r3, [r0]
4000a840:	eaffffcb 	b	4000a774 <__pow5mult+0x2c>
4000a844:	40016ae0 	andmi	r6, r1, r0, ror #21
4000a848:	00000271 	andeq	r0, r0, r1, ror r2

4000a84c <__lshift>:
4000a84c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a850:	e5918010 	ldr	r8, [r1, #16]
4000a854:	e1a092c2 	asr	r9, r2, #5
4000a858:	e5913008 	ldr	r3, [r1, #8]
4000a85c:	e0898008 	add	r8, r9, r8
4000a860:	e2885001 	add	r5, r8, #1
4000a864:	e1550003 	cmp	r5, r3
4000a868:	e1a06001 	mov	r6, r1
4000a86c:	e1a0a002 	mov	sl, r2
4000a870:	e1a07000 	mov	r7, r0
4000a874:	e5911004 	ldr	r1, [r1, #4]
4000a878:	da000003 	ble	4000a88c <__lshift+0x40>
4000a87c:	e1a03083 	lsl	r3, r3, #1
4000a880:	e1550003 	cmp	r5, r3
4000a884:	e2811001 	add	r1, r1, #1
4000a888:	cafffffb 	bgt	4000a87c <__lshift+0x30>
4000a88c:	e1a00007 	mov	r0, r7
4000a890:	ebfffe52 	bl	4000a1e0 <_Balloc>
4000a894:	e3590000 	cmp	r9, #0
4000a898:	e280c014 	add	ip, r0, #20
4000a89c:	da000007 	ble	4000a8c0 <__lshift+0x74>
4000a8a0:	e3a03000 	mov	r3, #0
4000a8a4:	e1a02003 	mov	r2, r3
4000a8a8:	e1a0400c 	mov	r4, ip
4000a8ac:	e2833001 	add	r3, r3, #1
4000a8b0:	e1530009 	cmp	r3, r9
4000a8b4:	e4842004 	str	r2, [r4], #4
4000a8b8:	1afffffb 	bne	4000a8ac <__lshift+0x60>
4000a8bc:	e08cc103 	add	ip, ip, r3, lsl #2
4000a8c0:	e5961010 	ldr	r1, [r6, #16]
4000a8c4:	e2863014 	add	r3, r6, #20
4000a8c8:	e21aa01f 	ands	sl, sl, #31
4000a8cc:	e0831101 	add	r1, r3, r1, lsl #2
4000a8d0:	0a000017 	beq	4000a934 <__lshift+0xe8>
4000a8d4:	e26a9020 	rsb	r9, sl, #32
4000a8d8:	e3a02000 	mov	r2, #0
4000a8dc:	ea000000 	b	4000a8e4 <__lshift+0x98>
4000a8e0:	e1a0c004 	mov	ip, r4
4000a8e4:	e5934000 	ldr	r4, [r3]
4000a8e8:	e1822a14 	orr	r2, r2, r4, lsl sl
4000a8ec:	e1a0400c 	mov	r4, ip
4000a8f0:	e4842004 	str	r2, [r4], #4
4000a8f4:	e4932004 	ldr	r2, [r3], #4
4000a8f8:	e1530001 	cmp	r3, r1
4000a8fc:	e1a02932 	lsr	r2, r2, r9
4000a900:	3afffff6 	bcc	4000a8e0 <__lshift+0x94>
4000a904:	e3520000 	cmp	r2, #0
4000a908:	e58c2004 	str	r2, [ip, #4]
4000a90c:	12885002 	addne	r5, r8, #2
4000a910:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000a914:	e5962004 	ldr	r2, [r6, #4]
4000a918:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000a91c:	e2455001 	sub	r5, r5, #1
4000a920:	e5805010 	str	r5, [r0, #16]
4000a924:	e5861000 	str	r1, [r6]
4000a928:	e7836102 	str	r6, [r3, r2, lsl #2]
4000a92c:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a930:	e12fff1e 	bx	lr
4000a934:	e4932004 	ldr	r2, [r3], #4
4000a938:	e1510003 	cmp	r1, r3
4000a93c:	e48c2004 	str	r2, [ip], #4
4000a940:	9afffff2 	bls	4000a910 <__lshift+0xc4>
4000a944:	e4932004 	ldr	r2, [r3], #4
4000a948:	e1510003 	cmp	r1, r3
4000a94c:	e48c2004 	str	r2, [ip], #4
4000a950:	8afffff7 	bhi	4000a934 <__lshift+0xe8>
4000a954:	eaffffed 	b	4000a910 <__lshift+0xc4>

4000a958 <__mcmp>:
4000a958:	e5902010 	ldr	r2, [r0, #16]
4000a95c:	e5913010 	ldr	r3, [r1, #16]
4000a960:	e0522003 	subs	r2, r2, r3
4000a964:	1a00000f 	bne	4000a9a8 <__mcmp+0x50>
4000a968:	e1a03103 	lsl	r3, r3, #2
4000a96c:	e2800014 	add	r0, r0, #20
4000a970:	e2811014 	add	r1, r1, #20
4000a974:	e0811003 	add	r1, r1, r3
4000a978:	e0803003 	add	r3, r0, r3
4000a97c:	ea000001 	b	4000a988 <__mcmp+0x30>
4000a980:	e1500003 	cmp	r0, r3
4000a984:	2a000009 	bcs	4000a9b0 <__mcmp+0x58>
4000a988:	e5332004 	ldr	r2, [r3, #-4]!
4000a98c:	e531c004 	ldr	ip, [r1, #-4]!
4000a990:	e152000c 	cmp	r2, ip
4000a994:	0afffff9 	beq	4000a980 <__mcmp+0x28>
4000a998:	e15c0002 	cmp	ip, r2
4000a99c:	93a00001 	movls	r0, #1
4000a9a0:	83e00000 	mvnhi	r0, #0
4000a9a4:	e12fff1e 	bx	lr
4000a9a8:	e1a00002 	mov	r0, r2
4000a9ac:	e12fff1e 	bx	lr
4000a9b0:	e3a00000 	mov	r0, #0
4000a9b4:	e12fff1e 	bx	lr

4000a9b8 <__mdiff>:
4000a9b8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a9bc:	e1a05001 	mov	r5, r1
4000a9c0:	e1a06000 	mov	r6, r0
4000a9c4:	e1a01002 	mov	r1, r2
4000a9c8:	e1a00005 	mov	r0, r5
4000a9cc:	e1a04002 	mov	r4, r2
4000a9d0:	ebffffe0 	bl	4000a958 <__mcmp>
4000a9d4:	e2507000 	subs	r7, r0, #0
4000a9d8:	0a00003f 	beq	4000aadc <__mdiff+0x124>
4000a9dc:	b1a03005 	movlt	r3, r5
4000a9e0:	b1a05004 	movlt	r5, r4
4000a9e4:	e1a00006 	mov	r0, r6
4000a9e8:	e5951004 	ldr	r1, [r5, #4]
4000a9ec:	b1a04003 	movlt	r4, r3
4000a9f0:	a3a08000 	movge	r8, #0
4000a9f4:	b3a08001 	movlt	r8, #1
4000a9f8:	ebfffdf8 	bl	4000a1e0 <_Balloc>
4000a9fc:	e5949010 	ldr	r9, [r4, #16]
4000aa00:	e5957010 	ldr	r7, [r5, #16]
4000aa04:	e285c014 	add	ip, r5, #20
4000aa08:	e2844014 	add	r4, r4, #20
4000aa0c:	e580800c 	str	r8, [r0, #12]
4000aa10:	e2803014 	add	r3, r0, #20
4000aa14:	e08c8107 	add	r8, ip, r7, lsl #2
4000aa18:	e0849109 	add	r9, r4, r9, lsl #2
4000aa1c:	e3a02000 	mov	r2, #0
4000aa20:	e49c5004 	ldr	r5, [ip], #4
4000aa24:	e4946004 	ldr	r6, [r4], #4
4000aa28:	e1a01805 	lsl	r1, r5, #16
4000aa2c:	e0822821 	add	r2, r2, r1, lsr #16
4000aa30:	e1a0a806 	lsl	sl, r6, #16
4000aa34:	e042182a 	sub	r1, r2, sl, lsr #16
4000aa38:	e1a02826 	lsr	r2, r6, #16
4000aa3c:	e0622825 	rsb	r2, r2, r5, lsr #16
4000aa40:	e1a05801 	lsl	r5, r1, #16
4000aa44:	e0822841 	add	r2, r2, r1, asr #16
4000aa48:	e1a05825 	lsr	r5, r5, #16
4000aa4c:	e1855802 	orr	r5, r5, r2, lsl #16
4000aa50:	e1590004 	cmp	r9, r4
4000aa54:	e4835004 	str	r5, [r3], #4
4000aa58:	e1a02842 	asr	r2, r2, #16
4000aa5c:	e1a0100c 	mov	r1, ip
4000aa60:	8affffee 	bhi	4000aa20 <__mdiff+0x68>
4000aa64:	e158000c 	cmp	r8, ip
4000aa68:	e1a06003 	mov	r6, r3
4000aa6c:	9a000010 	bls	4000aab4 <__mdiff+0xfc>
4000aa70:	e4914004 	ldr	r4, [r1], #4
4000aa74:	e1a05804 	lsl	r5, r4, #16
4000aa78:	e0822825 	add	r2, r2, r5, lsr #16
4000aa7c:	e1a05802 	lsl	r5, r2, #16
4000aa80:	e1a04824 	lsr	r4, r4, #16
4000aa84:	e0842842 	add	r2, r4, r2, asr #16
4000aa88:	e1a05825 	lsr	r5, r5, #16
4000aa8c:	e1855802 	orr	r5, r5, r2, lsl #16
4000aa90:	e1580001 	cmp	r8, r1
4000aa94:	e4835004 	str	r5, [r3], #4
4000aa98:	e1a02842 	asr	r2, r2, #16
4000aa9c:	8afffff3 	bhi	4000aa70 <__mdiff+0xb8>
4000aaa0:	e1e0300c 	mvn	r3, ip
4000aaa4:	e0833008 	add	r3, r3, r8
4000aaa8:	e3c33003 	bic	r3, r3, #3
4000aaac:	e2833004 	add	r3, r3, #4
4000aab0:	e0863003 	add	r3, r6, r3
4000aab4:	e3550000 	cmp	r5, #0
4000aab8:	e2433004 	sub	r3, r3, #4
4000aabc:	1a000003 	bne	4000aad0 <__mdiff+0x118>
4000aac0:	e5332004 	ldr	r2, [r3, #-4]!
4000aac4:	e3520000 	cmp	r2, #0
4000aac8:	e2477001 	sub	r7, r7, #1
4000aacc:	0afffffb 	beq	4000aac0 <__mdiff+0x108>
4000aad0:	e5807010 	str	r7, [r0, #16]
4000aad4:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000aad8:	e12fff1e 	bx	lr
4000aadc:	e1a00006 	mov	r0, r6
4000aae0:	e1a01007 	mov	r1, r7
4000aae4:	ebfffdbd 	bl	4000a1e0 <_Balloc>
4000aae8:	e3a03001 	mov	r3, #1
4000aaec:	e5807014 	str	r7, [r0, #20]
4000aaf0:	e5803010 	str	r3, [r0, #16]
4000aaf4:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000aaf8:	e12fff1e 	bx	lr

4000aafc <__ulp>:
4000aafc:	e59f3058 	ldr	r3, [pc, #88]	; 4000ab5c <__ulp+0x60>
4000ab00:	e0013003 	and	r3, r1, r3
4000ab04:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000ab08:	e3530000 	cmp	r3, #0
4000ab0c:	da000002 	ble	4000ab1c <__ulp+0x20>
4000ab10:	e1a01003 	mov	r1, r3
4000ab14:	e3a00000 	mov	r0, #0
4000ab18:	e12fff1e 	bx	lr
4000ab1c:	e2633000 	rsb	r3, r3, #0
4000ab20:	e1a03a43 	asr	r3, r3, #20
4000ab24:	e3530013 	cmp	r3, #19
4000ab28:	da000007 	ble	4000ab4c <__ulp+0x50>
4000ab2c:	e3530032 	cmp	r3, #50	; 0x32
4000ab30:	d2633033 	rsble	r3, r3, #51	; 0x33
4000ab34:	d3a02001 	movle	r2, #1
4000ab38:	d1a03312 	lslle	r3, r2, r3
4000ab3c:	c3a03001 	movgt	r3, #1
4000ab40:	e3a01000 	mov	r1, #0
4000ab44:	e1a00003 	mov	r0, r3
4000ab48:	e12fff1e 	bx	lr
4000ab4c:	e3a02702 	mov	r2, #524288	; 0x80000
4000ab50:	e1a01352 	asr	r1, r2, r3
4000ab54:	e3a00000 	mov	r0, #0
4000ab58:	e12fff1e 	bx	lr
4000ab5c:	7ff00000 	svcvc	0x00f00000	; IMB

4000ab60 <__b2d>:
4000ab60:	e590c010 	ldr	ip, [r0, #16]
4000ab64:	e2802014 	add	r2, r0, #20
4000ab68:	e082c10c 	add	ip, r2, ip, lsl #2
4000ab6c:	e92d4038 	push	{r3, r4, r5, lr}
4000ab70:	e51c4004 	ldr	r4, [ip, #-4]
4000ab74:	e1a00004 	mov	r0, r4
4000ab78:	ebfffe33 	bl	4000a44c <__hi0bits>
4000ab7c:	e2603020 	rsb	r3, r0, #32
4000ab80:	e350000a 	cmp	r0, #10
4000ab84:	e5813000 	str	r3, [r1]
4000ab88:	e24c1004 	sub	r1, ip, #4
4000ab8c:	ca00000d 	bgt	4000abc8 <__b2d+0x68>
4000ab90:	e260500b 	rsb	r5, r0, #11
4000ab94:	e1a03534 	lsr	r3, r4, r5
4000ab98:	e1520001 	cmp	r2, r1
4000ab9c:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000aba0:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000aba4:	351c1008 	ldrcc	r1, [ip, #-8]
4000aba8:	31a05531 	lsrcc	r5, r1, r5
4000abac:	23a05000 	movcs	r5, #0
4000abb0:	e2800015 	add	r0, r0, #21
4000abb4:	e1852014 	orr	r2, r5, r4, lsl r0
4000abb8:	e1a01003 	mov	r1, r3
4000abbc:	e1a00002 	mov	r0, r2
4000abc0:	e8bd4038 	pop	{r3, r4, r5, lr}
4000abc4:	e12fff1e 	bx	lr
4000abc8:	e1520001 	cmp	r2, r1
4000abcc:	324c1008 	subcc	r1, ip, #8
4000abd0:	23a0c000 	movcs	ip, #0
4000abd4:	351cc008 	ldrcc	ip, [ip, #-8]
4000abd8:	e250500b 	subs	r5, r0, #11
4000abdc:	0a00000d 	beq	4000ac18 <__b2d+0xb8>
4000abe0:	e1a04514 	lsl	r4, r4, r5
4000abe4:	e1510002 	cmp	r1, r2
4000abe8:	85111004 	ldrhi	r1, [r1, #-4]
4000abec:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000abf0:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000abf4:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000abf8:	e184303c 	orr	r3, r4, ip, lsr r0
4000abfc:	81a00031 	lsrhi	r0, r1, r0
4000ac00:	93a00000 	movls	r0, #0
4000ac04:	e180251c 	orr	r2, r0, ip, lsl r5
4000ac08:	e1a01003 	mov	r1, r3
4000ac0c:	e1a00002 	mov	r0, r2
4000ac10:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ac14:	e12fff1e 	bx	lr
4000ac18:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000ac1c:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000ac20:	e1a0200c 	mov	r2, ip
4000ac24:	e1a01003 	mov	r1, r3
4000ac28:	e1a00002 	mov	r0, r2
4000ac2c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ac30:	e12fff1e 	bx	lr

4000ac34 <__d2b>:
4000ac34:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000ac38:	e3a01001 	mov	r1, #1
4000ac3c:	e24dd008 	sub	sp, sp, #8
4000ac40:	e1a05003 	mov	r5, r3
4000ac44:	e1a04002 	mov	r4, r2
4000ac48:	e59d7020 	ldr	r7, [sp, #32]
4000ac4c:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000ac50:	ebfffd62 	bl	4000a1e0 <_Balloc>
4000ac54:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000ac58:	e1b08a23 	lsrs	r8, r3, #20
4000ac5c:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000ac60:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000ac64:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000ac68:	e3540000 	cmp	r4, #0
4000ac6c:	e1a0c000 	mov	ip, r0
4000ac70:	e58d3004 	str	r3, [sp, #4]
4000ac74:	0a00001e 	beq	4000acf4 <__d2b+0xc0>
4000ac78:	e28d0008 	add	r0, sp, #8
4000ac7c:	e5204008 	str	r4, [r0, #-8]!
4000ac80:	e1a0000d 	mov	r0, sp
4000ac84:	ebfffe07 	bl	4000a4a8 <__lo0bits>
4000ac88:	e89d000c 	ldm	sp, {r2, r3}
4000ac8c:	e3500000 	cmp	r0, #0
4000ac90:	12601020 	rsbne	r1, r0, #32
4000ac94:	11822113 	orrne	r2, r2, r3, lsl r1
4000ac98:	11a03033 	lsrne	r3, r3, r0
4000ac9c:	158c2014 	strne	r2, [ip, #20]
4000aca0:	058c2014 	streq	r2, [ip, #20]
4000aca4:	158d3004 	strne	r3, [sp, #4]
4000aca8:	e3530000 	cmp	r3, #0
4000acac:	03a02001 	moveq	r2, #1
4000acb0:	13a02002 	movne	r2, #2
4000acb4:	e3580000 	cmp	r8, #0
4000acb8:	e58c3018 	str	r3, [ip, #24]
4000acbc:	e58c2010 	str	r2, [ip, #16]
4000acc0:	1a000014 	bne	4000ad18 <__d2b+0xe4>
4000acc4:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000acc8:	e08c3102 	add	r3, ip, r2, lsl #2
4000accc:	e2400002 	sub	r0, r0, #2
4000acd0:	e5870000 	str	r0, [r7]
4000acd4:	e5930010 	ldr	r0, [r3, #16]
4000acd8:	ebfffddb 	bl	4000a44c <__hi0bits>
4000acdc:	e0600282 	rsb	r0, r0, r2, lsl #5
4000ace0:	e5860000 	str	r0, [r6]
4000ace4:	e1a0000c 	mov	r0, ip
4000ace8:	e28dd008 	add	sp, sp, #8
4000acec:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000acf0:	e12fff1e 	bx	lr
4000acf4:	e28d0004 	add	r0, sp, #4
4000acf8:	ebfffdea 	bl	4000a4a8 <__lo0bits>
4000acfc:	e59d3004 	ldr	r3, [sp, #4]
4000ad00:	e3a02001 	mov	r2, #1
4000ad04:	e3580000 	cmp	r8, #0
4000ad08:	e58c3014 	str	r3, [ip, #20]
4000ad0c:	e58c2010 	str	r2, [ip, #16]
4000ad10:	e2800020 	add	r0, r0, #32
4000ad14:	0affffea 	beq	4000acc4 <__d2b+0x90>
4000ad18:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000ad1c:	e2488003 	sub	r8, r8, #3
4000ad20:	e0888000 	add	r8, r8, r0
4000ad24:	e2600035 	rsb	r0, r0, #53	; 0x35
4000ad28:	e5878000 	str	r8, [r7]
4000ad2c:	e5860000 	str	r0, [r6]
4000ad30:	e1a0000c 	mov	r0, ip
4000ad34:	e28dd008 	add	sp, sp, #8
4000ad38:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000ad3c:	e12fff1e 	bx	lr

4000ad40 <__ratio>:
4000ad40:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000ad44:	e24dd00c 	sub	sp, sp, #12
4000ad48:	e1a06001 	mov	r6, r1
4000ad4c:	e1a0100d 	mov	r1, sp
4000ad50:	e1a07000 	mov	r7, r0
4000ad54:	ebffff81 	bl	4000ab60 <__b2d>
4000ad58:	e1a05001 	mov	r5, r1
4000ad5c:	e1a04000 	mov	r4, r0
4000ad60:	e28d1004 	add	r1, sp, #4
4000ad64:	e1a00006 	mov	r0, r6
4000ad68:	ebffff7c 	bl	4000ab60 <__b2d>
4000ad6c:	e597e010 	ldr	lr, [r7, #16]
4000ad70:	e1a03001 	mov	r3, r1
4000ad74:	e1a02000 	mov	r2, r0
4000ad78:	e596c010 	ldr	ip, [r6, #16]
4000ad7c:	e89d0003 	ldm	sp, {r0, r1}
4000ad80:	e06cc00e 	rsb	ip, ip, lr
4000ad84:	e0611000 	rsb	r1, r1, r0
4000ad88:	e081c28c 	add	ip, r1, ip, lsl #5
4000ad8c:	e35c0000 	cmp	ip, #0
4000ad90:	e1a01005 	mov	r1, r5
4000ad94:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000ad98:	e1a07003 	mov	r7, r3
4000ad9c:	c1a04004 	movgt	r4, r4
4000ada0:	c1a05001 	movgt	r5, r1
4000ada4:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000ada8:	d1a02002 	movle	r2, r2
4000adac:	d1a03007 	movle	r3, r7
4000adb0:	e1a00004 	mov	r0, r4
4000adb4:	e1a01005 	mov	r1, r5
4000adb8:	eb000ad3 	bl	4000d90c <__aeabi_ddiv>
4000adbc:	e28dd00c 	add	sp, sp, #12
4000adc0:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000adc4:	e12fff1e 	bx	lr

4000adc8 <_mprec_log10>:
4000adc8:	e3500017 	cmp	r0, #23
4000adcc:	e92d4010 	push	{r4, lr}
4000add0:	e1a04000 	mov	r4, r0
4000add4:	da000008 	ble	4000adfc <_mprec_log10+0x34>
4000add8:	e59f1034 	ldr	r1, [pc, #52]	; 4000ae14 <_mprec_log10+0x4c>
4000addc:	e3a00000 	mov	r0, #0
4000ade0:	e3a02000 	mov	r2, #0
4000ade4:	e59f302c 	ldr	r3, [pc, #44]	; 4000ae18 <_mprec_log10+0x50>
4000ade8:	eb000a23 	bl	4000d67c <__aeabi_dmul>
4000adec:	e2544001 	subs	r4, r4, #1
4000adf0:	1afffffa 	bne	4000ade0 <_mprec_log10+0x18>
4000adf4:	e8bd4010 	pop	{r4, lr}
4000adf8:	e12fff1e 	bx	lr
4000adfc:	e59f3018 	ldr	r3, [pc, #24]	; 4000ae1c <_mprec_log10+0x54>
4000ae00:	e0834180 	add	r4, r3, r0, lsl #3
4000ae04:	e2841010 	add	r1, r4, #16
4000ae08:	e8910003 	ldm	r1, {r0, r1}
4000ae0c:	e8bd4010 	pop	{r4, lr}
4000ae10:	e12fff1e 	bx	lr
4000ae14:	3ff00000 	svccc	0x00f00000	; IMB
4000ae18:	40240000 	eormi	r0, r4, r0
4000ae1c:	40016ae0 	andmi	r6, r1, r0, ror #21

4000ae20 <__copybits>:
4000ae20:	e92d0030 	push	{r4, r5}
4000ae24:	e5924010 	ldr	r4, [r2, #16]
4000ae28:	e2823014 	add	r3, r2, #20
4000ae2c:	e2411001 	sub	r1, r1, #1
4000ae30:	e1a052c1 	asr	r5, r1, #5
4000ae34:	e0834104 	add	r4, r3, r4, lsl #2
4000ae38:	e2855001 	add	r5, r5, #1
4000ae3c:	e1530004 	cmp	r3, r4
4000ae40:	e0805105 	add	r5, r0, r5, lsl #2
4000ae44:	2a000009 	bcs	4000ae70 <__copybits+0x50>
4000ae48:	e1a01000 	mov	r1, r0
4000ae4c:	e493c004 	ldr	ip, [r3], #4
4000ae50:	e1540003 	cmp	r4, r3
4000ae54:	e481c004 	str	ip, [r1], #4
4000ae58:	8afffffb 	bhi	4000ae4c <__copybits+0x2c>
4000ae5c:	e0623004 	rsb	r3, r2, r4
4000ae60:	e2433015 	sub	r3, r3, #21
4000ae64:	e3c33003 	bic	r3, r3, #3
4000ae68:	e2833004 	add	r3, r3, #4
4000ae6c:	e0800003 	add	r0, r0, r3
4000ae70:	e1550000 	cmp	r5, r0
4000ae74:	9a000003 	bls	4000ae88 <__copybits+0x68>
4000ae78:	e3a03000 	mov	r3, #0
4000ae7c:	e4803004 	str	r3, [r0], #4
4000ae80:	e1550000 	cmp	r5, r0
4000ae84:	8afffffc 	bhi	4000ae7c <__copybits+0x5c>
4000ae88:	e8bd0030 	pop	{r4, r5}
4000ae8c:	e12fff1e 	bx	lr

4000ae90 <__any_on>:
4000ae90:	e5903010 	ldr	r3, [r0, #16]
4000ae94:	e1a022c1 	asr	r2, r1, #5
4000ae98:	e1530002 	cmp	r3, r2
4000ae9c:	e2800014 	add	r0, r0, #20
4000aea0:	b0803103 	addlt	r3, r0, r3, lsl #2
4000aea4:	ba00000a 	blt	4000aed4 <__any_on+0x44>
4000aea8:	da000008 	ble	4000aed0 <__any_on+0x40>
4000aeac:	e211101f 	ands	r1, r1, #31
4000aeb0:	0a000006 	beq	4000aed0 <__any_on+0x40>
4000aeb4:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000aeb8:	e1a0c133 	lsr	ip, r3, r1
4000aebc:	e153011c 	cmp	r3, ip, lsl r1
4000aec0:	e0803102 	add	r3, r0, r2, lsl #2
4000aec4:	0a000002 	beq	4000aed4 <__any_on+0x44>
4000aec8:	e3a00001 	mov	r0, #1
4000aecc:	e12fff1e 	bx	lr
4000aed0:	e0803102 	add	r3, r0, r2, lsl #2
4000aed4:	e1500003 	cmp	r0, r3
4000aed8:	2a000009 	bcs	4000af04 <__any_on+0x74>
4000aedc:	e5132004 	ldr	r2, [r3, #-4]
4000aee0:	e3520000 	cmp	r2, #0
4000aee4:	e2433004 	sub	r3, r3, #4
4000aee8:	0a000003 	beq	4000aefc <__any_on+0x6c>
4000aeec:	eafffff5 	b	4000aec8 <__any_on+0x38>
4000aef0:	e5332004 	ldr	r2, [r3, #-4]!
4000aef4:	e3520000 	cmp	r2, #0
4000aef8:	1afffff2 	bne	4000aec8 <__any_on+0x38>
4000aefc:	e1500003 	cmp	r0, r3
4000af00:	3afffffa 	bcc	4000aef0 <__any_on+0x60>
4000af04:	e3a00000 	mov	r0, #0
4000af08:	e12fff1e 	bx	lr

4000af0c <__fpclassifyd>:
4000af0c:	e1903001 	orrs	r3, r0, r1
4000af10:	1a000001 	bne	4000af1c <__fpclassifyd+0x10>
4000af14:	e3a00002 	mov	r0, #2
4000af18:	e12fff1e 	bx	lr
4000af1c:	e2703001 	rsbs	r3, r0, #1
4000af20:	33a03000 	movcc	r3, #0
4000af24:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000af28:	03500000 	cmpeq	r0, #0
4000af2c:	0afffff8 	beq	4000af14 <__fpclassifyd+0x8>
4000af30:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000af34:	e59f1034 	ldr	r1, [pc, #52]	; 4000af70 <__fpclassifyd+0x64>
4000af38:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000af3c:	e1500001 	cmp	r0, r1
4000af40:	8a000001 	bhi	4000af4c <__fpclassifyd+0x40>
4000af44:	e3a00004 	mov	r0, #4
4000af48:	e12fff1e 	bx	lr
4000af4c:	e3520601 	cmp	r2, #1048576	; 0x100000
4000af50:	2a000001 	bcs	4000af5c <__fpclassifyd+0x50>
4000af54:	e3a00003 	mov	r0, #3
4000af58:	e12fff1e 	bx	lr
4000af5c:	e59f0010 	ldr	r0, [pc, #16]	; 4000af74 <__fpclassifyd+0x68>
4000af60:	e1520000 	cmp	r2, r0
4000af64:	13a00000 	movne	r0, #0
4000af68:	02030001 	andeq	r0, r3, #1
4000af6c:	e12fff1e 	bx	lr
4000af70:	7fdfffff 	svcvc	0x00dfffff
4000af74:	7ff00000 	svcvc	0x00f00000	; IMB

4000af78 <_sbrk_r>:
4000af78:	e92d4038 	push	{r3, r4, r5, lr}
4000af7c:	e59f4034 	ldr	r4, [pc, #52]	; 4000afb8 <_sbrk_r+0x40>
4000af80:	e3a03000 	mov	r3, #0
4000af84:	e1a05000 	mov	r5, r0
4000af88:	e1a00001 	mov	r0, r1
4000af8c:	e5843000 	str	r3, [r4]
4000af90:	ebffe4af 	bl	40004254 <_sbrk>
4000af94:	e3700001 	cmn	r0, #1
4000af98:	0a000001 	beq	4000afa4 <_sbrk_r+0x2c>
4000af9c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000afa0:	e12fff1e 	bx	lr
4000afa4:	e5943000 	ldr	r3, [r4]
4000afa8:	e3530000 	cmp	r3, #0
4000afac:	15853000 	strne	r3, [r5]
4000afb0:	e8bd4038 	pop	{r3, r4, r5, lr}
4000afb4:	e12fff1e 	bx	lr
4000afb8:	40017c60 	andmi	r7, r1, r0, ror #24

4000afbc <strcmp>:
4000afbc:	e0202001 	eor	r2, r0, r1
4000afc0:	e3120003 	tst	r2, #3
4000afc4:	1a000021 	bne	4000b050 <strcmp+0x94>
4000afc8:	e2102003 	ands	r2, r0, #3
4000afcc:	e3c00003 	bic	r0, r0, #3
4000afd0:	e3c11003 	bic	r1, r1, #3
4000afd4:	e490c004 	ldr	ip, [r0], #4
4000afd8:	04913004 	ldreq	r3, [r1], #4
4000afdc:	0a000006 	beq	4000affc <strcmp+0x40>
4000afe0:	e2222003 	eor	r2, r2, #3
4000afe4:	e1a02182 	lsl	r2, r2, #3
4000afe8:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000afec:	e1a02233 	lsr	r2, r3, r2
4000aff0:	e4913004 	ldr	r3, [r1], #4
4000aff4:	e18cc002 	orr	ip, ip, r2
4000aff8:	e1833002 	orr	r3, r3, r2
4000affc:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000b000:	e3a04001 	mov	r4, #1
4000b004:	e1844404 	orr	r4, r4, r4, lsl #8
4000b008:	e1844804 	orr	r4, r4, r4, lsl #16
4000b00c:	e04c2004 	sub	r2, ip, r4
4000b010:	e15c0003 	cmp	ip, r3
4000b014:	01c2200c 	biceq	r2, r2, ip
4000b018:	01120384 	tsteq	r2, r4, lsl #7
4000b01c:	0490c004 	ldreq	ip, [r0], #4
4000b020:	04913004 	ldreq	r3, [r1], #4
4000b024:	0afffff8 	beq	4000b00c <strcmp+0x50>
4000b028:	e1a00c0c 	lsl	r0, ip, #24
4000b02c:	e1a0c42c 	lsr	ip, ip, #8
4000b030:	e3500001 	cmp	r0, #1
4000b034:	21500c03 	cmpcs	r0, r3, lsl #24
4000b038:	01a03423 	lsreq	r3, r3, #8
4000b03c:	0afffff9 	beq	4000b028 <strcmp+0x6c>
4000b040:	e20330ff 	and	r3, r3, #255	; 0xff
4000b044:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000b048:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b04c:	e12fff1e 	bx	lr
4000b050:	e3100003 	tst	r0, #3
4000b054:	0a000006 	beq	4000b074 <strcmp+0xb8>
4000b058:	e4d02001 	ldrb	r2, [r0], #1
4000b05c:	e4d13001 	ldrb	r3, [r1], #1
4000b060:	e3520001 	cmp	r2, #1
4000b064:	21520003 	cmpcs	r2, r3
4000b068:	0afffff8 	beq	4000b050 <strcmp+0x94>
4000b06c:	e0420003 	sub	r0, r2, r3
4000b070:	e12fff1e 	bx	lr
4000b074:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000b078:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000b07c:	e3a02001 	mov	r2, #1
4000b080:	e1822402 	orr	r2, r2, r2, lsl #8
4000b084:	e1822802 	orr	r2, r2, r2, lsl #16
4000b088:	e201c003 	and	ip, r1, #3
4000b08c:	e3c11003 	bic	r1, r1, #3
4000b090:	e4904004 	ldr	r4, [r0], #4
4000b094:	e4915004 	ldr	r5, [r1], #4
4000b098:	e35c0002 	cmp	ip, #2
4000b09c:	0a000017 	beq	4000b100 <strcmp+0x144>
4000b0a0:	8a00002d 	bhi	4000b15c <strcmp+0x1a0>
4000b0a4:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000b0a8:	e15c0425 	cmp	ip, r5, lsr #8
4000b0ac:	e0443002 	sub	r3, r4, r2
4000b0b0:	e1c33004 	bic	r3, r3, r4
4000b0b4:	1a000007 	bne	4000b0d8 <strcmp+0x11c>
4000b0b8:	e0133382 	ands	r3, r3, r2, lsl #7
4000b0bc:	04915004 	ldreq	r5, [r1], #4
4000b0c0:	1a000006 	bne	4000b0e0 <strcmp+0x124>
4000b0c4:	e02cc004 	eor	ip, ip, r4
4000b0c8:	e15c0c05 	cmp	ip, r5, lsl #24
4000b0cc:	1a000008 	bne	4000b0f4 <strcmp+0x138>
4000b0d0:	e4904004 	ldr	r4, [r0], #4
4000b0d4:	eafffff2 	b	4000b0a4 <strcmp+0xe8>
4000b0d8:	e1a05425 	lsr	r5, r5, #8
4000b0dc:	ea000037 	b	4000b1c0 <strcmp+0x204>
4000b0e0:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000b0e4:	1a000031 	bne	4000b1b0 <strcmp+0x1f4>
4000b0e8:	e5d15000 	ldrb	r5, [r1]
4000b0ec:	e1a0cc24 	lsr	ip, r4, #24
4000b0f0:	ea000032 	b	4000b1c0 <strcmp+0x204>
4000b0f4:	e1a0cc24 	lsr	ip, r4, #24
4000b0f8:	e20550ff 	and	r5, r5, #255	; 0xff
4000b0fc:	ea00002f 	b	4000b1c0 <strcmp+0x204>
4000b100:	e1a0c804 	lsl	ip, r4, #16
4000b104:	e0443002 	sub	r3, r4, r2
4000b108:	e1a0c82c 	lsr	ip, ip, #16
4000b10c:	e1c33004 	bic	r3, r3, r4
4000b110:	e15c0825 	cmp	ip, r5, lsr #16
4000b114:	1a00000e 	bne	4000b154 <strcmp+0x198>
4000b118:	e0133382 	ands	r3, r3, r2, lsl #7
4000b11c:	04915004 	ldreq	r5, [r1], #4
4000b120:	1a000004 	bne	4000b138 <strcmp+0x17c>
4000b124:	e02cc004 	eor	ip, ip, r4
4000b128:	e15c0805 	cmp	ip, r5, lsl #16
4000b12c:	1a000006 	bne	4000b14c <strcmp+0x190>
4000b130:	e4904004 	ldr	r4, [r0], #4
4000b134:	eafffff1 	b	4000b100 <strcmp+0x144>
4000b138:	e1b03803 	lsls	r3, r3, #16
4000b13c:	1a00001b 	bne	4000b1b0 <strcmp+0x1f4>
4000b140:	e1d150b0 	ldrh	r5, [r1]
4000b144:	e1a0c824 	lsr	ip, r4, #16
4000b148:	ea00001c 	b	4000b1c0 <strcmp+0x204>
4000b14c:	e1a05805 	lsl	r5, r5, #16
4000b150:	e1a0c824 	lsr	ip, r4, #16
4000b154:	e1a05825 	lsr	r5, r5, #16
4000b158:	ea000018 	b	4000b1c0 <strcmp+0x204>
4000b15c:	e204c0ff 	and	ip, r4, #255	; 0xff
4000b160:	e15c0c25 	cmp	ip, r5, lsr #24
4000b164:	e0443002 	sub	r3, r4, r2
4000b168:	e1c33004 	bic	r3, r3, r4
4000b16c:	1a000007 	bne	4000b190 <strcmp+0x1d4>
4000b170:	e0133382 	ands	r3, r3, r2, lsl #7
4000b174:	04915004 	ldreq	r5, [r1], #4
4000b178:	1a000006 	bne	4000b198 <strcmp+0x1dc>
4000b17c:	e02cc004 	eor	ip, ip, r4
4000b180:	e15c0405 	cmp	ip, r5, lsl #8
4000b184:	1a000006 	bne	4000b1a4 <strcmp+0x1e8>
4000b188:	e4904004 	ldr	r4, [r0], #4
4000b18c:	eafffff2 	b	4000b15c <strcmp+0x1a0>
4000b190:	e1a05c25 	lsr	r5, r5, #24
4000b194:	ea000009 	b	4000b1c0 <strcmp+0x204>
4000b198:	e31400ff 	tst	r4, #255	; 0xff
4000b19c:	0a000003 	beq	4000b1b0 <strcmp+0x1f4>
4000b1a0:	e4915004 	ldr	r5, [r1], #4
4000b1a4:	e1a0c424 	lsr	ip, r4, #8
4000b1a8:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000b1ac:	ea000003 	b	4000b1c0 <strcmp+0x204>
4000b1b0:	e3a00000 	mov	r0, #0
4000b1b4:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b1b8:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b1bc:	e12fff1e 	bx	lr
4000b1c0:	e20c20ff 	and	r2, ip, #255	; 0xff
4000b1c4:	e20500ff 	and	r0, r5, #255	; 0xff
4000b1c8:	e3500001 	cmp	r0, #1
4000b1cc:	21500002 	cmpcs	r0, r2
4000b1d0:	01a0c42c 	lsreq	ip, ip, #8
4000b1d4:	01a05425 	lsreq	r5, r5, #8
4000b1d8:	0afffff8 	beq	4000b1c0 <strcmp+0x204>
4000b1dc:	e0420000 	sub	r0, r2, r0
4000b1e0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b1e4:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b1e8:	e12fff1e 	bx	lr

4000b1ec <__ssprint_r>:
4000b1ec:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b1f0:	e5924008 	ldr	r4, [r2, #8]
4000b1f4:	e3540000 	cmp	r4, #0
4000b1f8:	e24dd00c 	sub	sp, sp, #12
4000b1fc:	e1a0a002 	mov	sl, r2
4000b200:	e1a08000 	mov	r8, r0
4000b204:	e1a05001 	mov	r5, r1
4000b208:	e5926000 	ldr	r6, [r2]
4000b20c:	0a00005c 	beq	4000b384 <__ssprint_r+0x198>
4000b210:	e3a0b000 	mov	fp, #0
4000b214:	e1a0400b 	mov	r4, fp
4000b218:	e3540000 	cmp	r4, #0
4000b21c:	e5910000 	ldr	r0, [r1]
4000b220:	e5913008 	ldr	r3, [r1, #8]
4000b224:	0a000037 	beq	4000b308 <__ssprint_r+0x11c>
4000b228:	e1540003 	cmp	r4, r3
4000b22c:	e1a07003 	mov	r7, r3
4000b230:	3a00003c 	bcc	4000b328 <__ssprint_r+0x13c>
4000b234:	e1d530bc 	ldrh	r3, [r5, #12]
4000b238:	e3130d12 	tst	r3, #1152	; 0x480
4000b23c:	01a09007 	moveq	r9, r7
4000b240:	0a000022 	beq	4000b2d0 <__ssprint_r+0xe4>
4000b244:	e2851010 	add	r1, r5, #16
4000b248:	e8910082 	ldm	r1, {r1, r7}
4000b24c:	e0877087 	add	r7, r7, r7, lsl #1
4000b250:	e0877fa7 	add	r7, r7, r7, lsr #31
4000b254:	e0619000 	rsb	r9, r1, r0
4000b258:	e2842001 	add	r2, r4, #1
4000b25c:	e1a070c7 	asr	r7, r7, #1
4000b260:	e0822009 	add	r2, r2, r9
4000b264:	e1570002 	cmp	r7, r2
4000b268:	31a07002 	movcc	r7, r2
4000b26c:	21a02007 	movcs	r2, r7
4000b270:	e3130b01 	tst	r3, #1024	; 0x400
4000b274:	0a00002e 	beq	4000b334 <__ssprint_r+0x148>
4000b278:	e1a01002 	mov	r1, r2
4000b27c:	e1a00008 	mov	r0, r8
4000b280:	ebfff988 	bl	400098a8 <_malloc_r>
4000b284:	e2503000 	subs	r3, r0, #0
4000b288:	0a000030 	beq	4000b350 <__ssprint_r+0x164>
4000b28c:	e5951010 	ldr	r1, [r5, #16]
4000b290:	e1a02009 	mov	r2, r9
4000b294:	e58d3004 	str	r3, [sp, #4]
4000b298:	ebfffb92 	bl	4000a0e8 <memcpy>
4000b29c:	e1d520bc 	ldrh	r2, [r5, #12]
4000b2a0:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000b2a4:	e3822080 	orr	r2, r2, #128	; 0x80
4000b2a8:	e1c520bc 	strh	r2, [r5, #12]
4000b2ac:	e59d3004 	ldr	r3, [sp, #4]
4000b2b0:	e0830009 	add	r0, r3, r9
4000b2b4:	e5853010 	str	r3, [r5, #16]
4000b2b8:	e0699007 	rsb	r9, r9, r7
4000b2bc:	e5850000 	str	r0, [r5]
4000b2c0:	e5859008 	str	r9, [r5, #8]
4000b2c4:	e5857014 	str	r7, [r5, #20]
4000b2c8:	e1a09004 	mov	r9, r4
4000b2cc:	e1a07004 	mov	r7, r4
4000b2d0:	e1a02009 	mov	r2, r9
4000b2d4:	e1a0100b 	mov	r1, fp
4000b2d8:	eb000568 	bl	4000c880 <memmove>
4000b2dc:	e59a2008 	ldr	r2, [sl, #8]
4000b2e0:	e5953008 	ldr	r3, [r5, #8]
4000b2e4:	e5950000 	ldr	r0, [r5]
4000b2e8:	e0644002 	rsb	r4, r4, r2
4000b2ec:	e0673003 	rsb	r3, r7, r3
4000b2f0:	e0800009 	add	r0, r0, r9
4000b2f4:	e3540000 	cmp	r4, #0
4000b2f8:	e5853008 	str	r3, [r5, #8]
4000b2fc:	e5850000 	str	r0, [r5]
4000b300:	e58a4008 	str	r4, [sl, #8]
4000b304:	0a00001e 	beq	4000b384 <__ssprint_r+0x198>
4000b308:	e5964004 	ldr	r4, [r6, #4]
4000b30c:	e3540000 	cmp	r4, #0
4000b310:	e596b000 	ldr	fp, [r6]
4000b314:	e2866008 	add	r6, r6, #8
4000b318:	0afffffa 	beq	4000b308 <__ssprint_r+0x11c>
4000b31c:	e1540003 	cmp	r4, r3
4000b320:	e1a07003 	mov	r7, r3
4000b324:	2affffc2 	bcs	4000b234 <__ssprint_r+0x48>
4000b328:	e1a07004 	mov	r7, r4
4000b32c:	e1a09004 	mov	r9, r4
4000b330:	eaffffe6 	b	4000b2d0 <__ssprint_r+0xe4>
4000b334:	e1a00008 	mov	r0, r8
4000b338:	eb0005da 	bl	4000caa8 <_realloc_r>
4000b33c:	e2503000 	subs	r3, r0, #0
4000b340:	1affffda 	bne	4000b2b0 <__ssprint_r+0xc4>
4000b344:	e1a00008 	mov	r0, r8
4000b348:	e5951010 	ldr	r1, [r5, #16]
4000b34c:	eb0004b0 	bl	4000c614 <_free_r>
4000b350:	e1d520bc 	ldrh	r2, [r5, #12]
4000b354:	e3a0300c 	mov	r3, #12
4000b358:	e3e04000 	mvn	r4, #0
4000b35c:	e5883000 	str	r3, [r8]
4000b360:	e3822040 	orr	r2, r2, #64	; 0x40
4000b364:	e3a03000 	mov	r3, #0
4000b368:	e1a00004 	mov	r0, r4
4000b36c:	e1c520bc 	strh	r2, [r5, #12]
4000b370:	e58a3008 	str	r3, [sl, #8]
4000b374:	e58a3004 	str	r3, [sl, #4]
4000b378:	e28dd00c 	add	sp, sp, #12
4000b37c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b380:	e12fff1e 	bx	lr
4000b384:	e1a00004 	mov	r0, r4
4000b388:	e58a4004 	str	r4, [sl, #4]
4000b38c:	e28dd00c 	add	sp, sp, #12
4000b390:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b394:	e12fff1e 	bx	lr

4000b398 <_svfiprintf_r>:
4000b398:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b39c:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000b3a0:	e58d1018 	str	r1, [sp, #24]
4000b3a4:	e1d110bc 	ldrh	r1, [r1, #12]
4000b3a8:	e3110080 	tst	r1, #128	; 0x80
4000b3ac:	e1a07002 	mov	r7, r2
4000b3b0:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b3b4:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000b3b8:	0a000003 	beq	4000b3cc <_svfiprintf_r+0x34>
4000b3bc:	e59d4018 	ldr	r4, [sp, #24]
4000b3c0:	e5943010 	ldr	r3, [r4, #16]
4000b3c4:	e3530000 	cmp	r3, #0
4000b3c8:	0a0003fb 	beq	4000c3bc <_svfiprintf_r+0x1024>
4000b3cc:	e28d4080 	add	r4, sp, #128	; 0x80
4000b3d0:	e28d507f 	add	r5, sp, #127	; 0x7f
4000b3d4:	e3a03000 	mov	r3, #0
4000b3d8:	e1a0c004 	mov	ip, r4
4000b3dc:	e58d4004 	str	r4, [sp, #4]
4000b3e0:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000c3a8 <_svfiprintf_r+0x1010>
4000b3e4:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000b3e8:	e0654004 	rsb	r4, r5, r4
4000b3ec:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000b3f0:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b3f4:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000b3f8:	e58d5000 	str	r5, [sp]
4000b3fc:	e58d3020 	str	r3, [sp, #32]
4000b400:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000b404:	e28a8010 	add	r8, sl, #16
4000b408:	e1a0600c 	mov	r6, ip
4000b40c:	e5d73000 	ldrb	r3, [r7]
4000b410:	e3530000 	cmp	r3, #0
4000b414:	13530025 	cmpne	r3, #37	; 0x25
4000b418:	0a0002f7 	beq	4000bffc <_svfiprintf_r+0xc64>
4000b41c:	e2873001 	add	r3, r7, #1
4000b420:	e1a04003 	mov	r4, r3
4000b424:	e5d33000 	ldrb	r3, [r3]
4000b428:	e3530025 	cmp	r3, #37	; 0x25
4000b42c:	13530000 	cmpne	r3, #0
4000b430:	e2843001 	add	r3, r4, #1
4000b434:	1afffff9 	bne	4000b420 <_svfiprintf_r+0x88>
4000b438:	e0545007 	subs	r5, r4, r7
4000b43c:	0a00000d 	beq	4000b478 <_svfiprintf_r+0xe0>
4000b440:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000b444:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000b448:	e2833001 	add	r3, r3, #1
4000b44c:	e3530007 	cmp	r3, #7
4000b450:	e0822005 	add	r2, r2, r5
4000b454:	e5867000 	str	r7, [r6]
4000b458:	e5865004 	str	r5, [r6, #4]
4000b45c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b460:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000b464:	d2866008 	addle	r6, r6, #8
4000b468:	ca000350 	bgt	4000c1b0 <_svfiprintf_r+0xe18>
4000b46c:	e59dc020 	ldr	ip, [sp, #32]
4000b470:	e08cc005 	add	ip, ip, r5
4000b474:	e58dc020 	str	ip, [sp, #32]
4000b478:	e5d43000 	ldrb	r3, [r4]
4000b47c:	e3530000 	cmp	r3, #0
4000b480:	0a0002ec 	beq	4000c038 <_svfiprintf_r+0xca0>
4000b484:	e3a03000 	mov	r3, #0
4000b488:	e1a01003 	mov	r1, r3
4000b48c:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b490:	e58d3014 	str	r3, [sp, #20]
4000b494:	e58d3008 	str	r3, [sp, #8]
4000b498:	e2847001 	add	r7, r4, #1
4000b49c:	e5d43001 	ldrb	r3, [r4, #1]
4000b4a0:	e3e04000 	mvn	r4, #0
4000b4a4:	e58d400c 	str	r4, [sp, #12]
4000b4a8:	e1a00001 	mov	r0, r1
4000b4ac:	e2877001 	add	r7, r7, #1
4000b4b0:	e2432020 	sub	r2, r3, #32
4000b4b4:	e3520058 	cmp	r2, #88	; 0x58
4000b4b8:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000b4bc:	ea00021b 	b	4000bd30 <_svfiprintf_r+0x998>
4000b4c0:	4000b9a4 	andmi	fp, r0, r4, lsr #19
4000b4c4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4c8:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4cc:	4000b9b4 			; <UNDEFINED> instruction: 0x4000b9b4
4000b4d0:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4d4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4d8:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4dc:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4e0:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4e4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4e8:	4000b624 	andmi	fp, r0, r4, lsr #12
4000b4ec:	4000b934 	andmi	fp, r0, r4, lsr r9
4000b4f0:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b4f4:	4000b640 	andmi	fp, r0, r0, asr #12
4000b4f8:	4000bcd4 	ldrdmi	fp, [r0], -r4
4000b4fc:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b500:	4000bcc0 	andmi	fp, r0, r0, asr #25
4000b504:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b508:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b50c:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b510:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b514:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b518:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b51c:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b520:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b524:	4000bb38 	andmi	fp, r0, r8, lsr fp
4000b528:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b52c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b530:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b534:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b538:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b53c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b540:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b544:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b548:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b54c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b550:	4000bae0 	andmi	fp, r0, r0, ror #21
4000b554:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b558:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b55c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b560:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b564:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b568:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b56c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b570:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b574:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b578:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b57c:	4000baa0 	andmi	fp, r0, r0, lsr #21
4000b580:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b584:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b588:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b58c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b590:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b594:	4000ba50 	andmi	fp, r0, r0, asr sl
4000b598:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b59c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5a0:	4000ba04 	andmi	fp, r0, r4, lsl #20
4000b5a4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5a8:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5ac:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5b0:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5b4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5b8:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5bc:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5c0:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5c4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5c8:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5cc:	4000b9c8 	andmi	fp, r0, r8, asr #19
4000b5d0:	4000bbd8 	ldrdmi	fp, [r0], -r8
4000b5d4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5d8:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5dc:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5e0:	4000bbc4 	andmi	fp, r0, r4, asr #23
4000b5e4:	4000bbd8 	ldrdmi	fp, [r0], -r8
4000b5e8:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5ec:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5f0:	4000bb94 	mulmi	r0, r4, fp
4000b5f4:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b5f8:	4000bb5c 	andmi	fp, r0, ip, asr fp
4000b5fc:	4000b8bc 			; <UNDEFINED> instruction: 0x4000b8bc
4000b600:	4000b8ec 	andmi	fp, r0, ip, ror #17
4000b604:	4000bcac 	andmi	fp, r0, ip, lsr #25
4000b608:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b60c:	4000bc48 	andmi	fp, r0, r8, asr #24
4000b610:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b614:	4000b654 	andmi	fp, r0, r4, asr r6
4000b618:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b61c:	4000bd30 	andmi	fp, r0, r0, lsr sp
4000b620:	4000b940 	andmi	fp, r0, r0, asr #18
4000b624:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b628:	e5940000 	ldr	r0, [r4]
4000b62c:	e3500000 	cmp	r0, #0
4000b630:	e2843004 	add	r3, r4, #4
4000b634:	aa000313 	bge	4000c288 <_svfiprintf_r+0xef0>
4000b638:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b63c:	e2600000 	rsb	r0, r0, #0
4000b640:	e59d5008 	ldr	r5, [sp, #8]
4000b644:	e3855004 	orr	r5, r5, #4
4000b648:	e58d5008 	str	r5, [sp, #8]
4000b64c:	e5d73000 	ldrb	r3, [r7]
4000b650:	eaffff95 	b	4000b4ac <_svfiprintf_r+0x114>
4000b654:	e59d5008 	ldr	r5, [sp, #8]
4000b658:	e3150020 	tst	r5, #32
4000b65c:	e58d0014 	str	r0, [sp, #20]
4000b660:	0a000101 	beq	4000ba6c <_svfiprintf_r+0x6d4>
4000b664:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b668:	e28c3007 	add	r3, ip, #7
4000b66c:	e3c33007 	bic	r3, r3, #7
4000b670:	e2834008 	add	r4, r3, #8
4000b674:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b678:	e8930030 	ldm	r3, {r4, r5}
4000b67c:	e3a03001 	mov	r3, #1
4000b680:	e3a0b000 	mov	fp, #0
4000b684:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000b688:	e59dc00c 	ldr	ip, [sp, #12]
4000b68c:	e35c0000 	cmp	ip, #0
4000b690:	a59dc008 	ldrge	ip, [sp, #8]
4000b694:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000b698:	a58dc008 	strge	ip, [sp, #8]
4000b69c:	e1940005 	orrs	r0, r4, r5
4000b6a0:	e59dc00c 	ldr	ip, [sp, #12]
4000b6a4:	03a02000 	moveq	r2, #0
4000b6a8:	13a02001 	movne	r2, #1
4000b6ac:	e35c0000 	cmp	ip, #0
4000b6b0:	13822001 	orrne	r2, r2, #1
4000b6b4:	e3520000 	cmp	r2, #0
4000b6b8:	0a000251 	beq	4000c004 <_svfiprintf_r+0xc6c>
4000b6bc:	e3530001 	cmp	r3, #1
4000b6c0:	0a0002d6 	beq	4000c220 <_svfiprintf_r+0xe88>
4000b6c4:	e3530002 	cmp	r3, #2
4000b6c8:	e28d207f 	add	r2, sp, #127	; 0x7f
4000b6cc:	1a000061 	bne	4000b858 <_svfiprintf_r+0x4c0>
4000b6d0:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000b6d4:	e1a03224 	lsr	r3, r4, #4
4000b6d8:	e204c00f 	and	ip, r4, #15
4000b6dc:	e1833e05 	orr	r3, r3, r5, lsl #28
4000b6e0:	e1a01225 	lsr	r1, r5, #4
4000b6e4:	e1a04003 	mov	r4, r3
4000b6e8:	e1a05001 	mov	r5, r1
4000b6ec:	e7d0300c 	ldrb	r3, [r0, ip]
4000b6f0:	e194c005 	orrs	ip, r4, r5
4000b6f4:	e1a09002 	mov	r9, r2
4000b6f8:	e5c23000 	strb	r3, [r2]
4000b6fc:	e2422001 	sub	r2, r2, #1
4000b700:	1afffff3 	bne	4000b6d4 <_svfiprintf_r+0x33c>
4000b704:	e59d5004 	ldr	r5, [sp, #4]
4000b708:	e0694005 	rsb	r4, r9, r5
4000b70c:	e59d500c 	ldr	r5, [sp, #12]
4000b710:	e1550004 	cmp	r5, r4
4000b714:	b1a05004 	movlt	r5, r4
4000b718:	e35b0000 	cmp	fp, #0
4000b71c:	e58d5010 	str	r5, [sp, #16]
4000b720:	12855001 	addne	r5, r5, #1
4000b724:	158d5010 	strne	r5, [sp, #16]
4000b728:	e59dc008 	ldr	ip, [sp, #8]
4000b72c:	e21cc002 	ands	ip, ip, #2
4000b730:	159d3010 	ldrne	r3, [sp, #16]
4000b734:	e59d5008 	ldr	r5, [sp, #8]
4000b738:	12833002 	addne	r3, r3, #2
4000b73c:	158d3010 	strne	r3, [sp, #16]
4000b740:	e2155084 	ands	r5, r5, #132	; 0x84
4000b744:	e58dc01c 	str	ip, [sp, #28]
4000b748:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000b74c:	1a000182 	bne	4000bd5c <_svfiprintf_r+0x9c4>
4000b750:	e28d3010 	add	r3, sp, #16
4000b754:	e8931008 	ldm	r3, {r3, ip}
4000b758:	e063500c 	rsb	r5, r3, ip
4000b75c:	e3550000 	cmp	r5, #0
4000b760:	da00017d 	ble	4000bd5c <_svfiprintf_r+0x9c4>
4000b764:	e3550010 	cmp	r5, #16
4000b768:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000c3a8 <_svfiprintf_r+0x1010>
4000b76c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b770:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b774:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000b778:	da000022 	ble	4000b808 <_svfiprintf_r+0x470>
4000b77c:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000c3a8 <_svfiprintf_r+0x1010>
4000b780:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000b784:	e1a00006 	mov	r0, r6
4000b788:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000b78c:	e1a06005 	mov	r6, r5
4000b790:	e3a0b010 	mov	fp, #16
4000b794:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000b798:	e59d5018 	ldr	r5, [sp, #24]
4000b79c:	ea000002 	b	4000b7ac <_svfiprintf_r+0x414>
4000b7a0:	e2466010 	sub	r6, r6, #16
4000b7a4:	e3560010 	cmp	r6, #16
4000b7a8:	da000013 	ble	4000b7fc <_svfiprintf_r+0x464>
4000b7ac:	e2822001 	add	r2, r2, #1
4000b7b0:	e3520007 	cmp	r2, #7
4000b7b4:	e2811010 	add	r1, r1, #16
4000b7b8:	e8800c00 	stm	r0, {sl, fp}
4000b7bc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b7c0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b7c4:	d2800008 	addle	r0, r0, #8
4000b7c8:	dafffff4 	ble	4000b7a0 <_svfiprintf_r+0x408>
4000b7cc:	e1a00004 	mov	r0, r4
4000b7d0:	e1a01005 	mov	r1, r5
4000b7d4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b7d8:	ebfffe83 	bl	4000b1ec <__ssprint_r>
4000b7dc:	e3500000 	cmp	r0, #0
4000b7e0:	1a00021a 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000b7e4:	e2466010 	sub	r6, r6, #16
4000b7e8:	e3560010 	cmp	r6, #16
4000b7ec:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b7f0:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b7f4:	e28d0080 	add	r0, sp, #128	; 0x80
4000b7f8:	caffffeb 	bgt	4000b7ac <_svfiprintf_r+0x414>
4000b7fc:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000b800:	e1a05006 	mov	r5, r6
4000b804:	e1a06000 	mov	r6, r0
4000b808:	e2822001 	add	r2, r2, #1
4000b80c:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000b810:	e3520007 	cmp	r2, #7
4000b814:	e0851001 	add	r1, r5, r1
4000b818:	e586c000 	str	ip, [r6]
4000b81c:	e5865004 	str	r5, [r6, #4]
4000b820:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b824:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b828:	d2866008 	addle	r6, r6, #8
4000b82c:	da00014c 	ble	4000bd64 <_svfiprintf_r+0x9cc>
4000b830:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000b834:	e59d1018 	ldr	r1, [sp, #24]
4000b838:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b83c:	ebfffe6a 	bl	4000b1ec <__ssprint_r>
4000b840:	e3500000 	cmp	r0, #0
4000b844:	1a000201 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000b848:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b84c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b850:	e28d6080 	add	r6, sp, #128	; 0x80
4000b854:	ea000142 	b	4000bd64 <_svfiprintf_r+0x9cc>
4000b858:	e1a031a4 	lsr	r3, r4, #3
4000b85c:	e1833e85 	orr	r3, r3, r5, lsl #29
4000b860:	e1a001a5 	lsr	r0, r5, #3
4000b864:	e2041007 	and	r1, r4, #7
4000b868:	e1a05000 	mov	r5, r0
4000b86c:	e1a04003 	mov	r4, r3
4000b870:	e1940005 	orrs	r0, r4, r5
4000b874:	e2813030 	add	r3, r1, #48	; 0x30
4000b878:	e1a09002 	mov	r9, r2
4000b87c:	e5c23000 	strb	r3, [r2]
4000b880:	e2422001 	sub	r2, r2, #1
4000b884:	1afffff3 	bne	4000b858 <_svfiprintf_r+0x4c0>
4000b888:	e59d4008 	ldr	r4, [sp, #8]
4000b88c:	e3140001 	tst	r4, #1
4000b890:	e1a01009 	mov	r1, r9
4000b894:	0affff9a 	beq	4000b704 <_svfiprintf_r+0x36c>
4000b898:	e3530030 	cmp	r3, #48	; 0x30
4000b89c:	059dc004 	ldreq	ip, [sp, #4]
4000b8a0:	159d5004 	ldrne	r5, [sp, #4]
4000b8a4:	11a09002 	movne	r9, r2
4000b8a8:	13a03030 	movne	r3, #48	; 0x30
4000b8ac:	0069400c 	rsbeq	r4, r9, ip
4000b8b0:	10694005 	rsbne	r4, r9, r5
4000b8b4:	15413001 	strbne	r3, [r1, #-1]
4000b8b8:	eaffff93 	b	4000b70c <_svfiprintf_r+0x374>
4000b8bc:	e59dc008 	ldr	ip, [sp, #8]
4000b8c0:	e21c3020 	ands	r3, ip, #32
4000b8c4:	e58d0014 	str	r0, [sp, #20]
4000b8c8:	0a00007b 	beq	4000babc <_svfiprintf_r+0x724>
4000b8cc:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b8d0:	e2843007 	add	r3, r4, #7
4000b8d4:	e3c33007 	bic	r3, r3, #7
4000b8d8:	e2835008 	add	r5, r3, #8
4000b8dc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b8e0:	e8930030 	ldm	r3, {r4, r5}
4000b8e4:	e3a03000 	mov	r3, #0
4000b8e8:	eaffff64 	b	4000b680 <_svfiprintf_r+0x2e8>
4000b8ec:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b8f0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b8f4:	e59d5008 	ldr	r5, [sp, #8]
4000b8f8:	e28cc004 	add	ip, ip, #4
4000b8fc:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b900:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000c3ac <_svfiprintf_r+0x1014>
4000b904:	e3855002 	orr	r5, r5, #2
4000b908:	e5934000 	ldr	r4, [r3]
4000b90c:	e3a02030 	mov	r2, #48	; 0x30
4000b910:	e3a03078 	mov	r3, #120	; 0x78
4000b914:	e58d5008 	str	r5, [sp, #8]
4000b918:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b91c:	e58d0014 	str	r0, [sp, #20]
4000b920:	e3a05000 	mov	r5, #0
4000b924:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b928:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000b92c:	e3a03002 	mov	r3, #2
4000b930:	eaffff52 	b	4000b680 <_svfiprintf_r+0x2e8>
4000b934:	e5d73000 	ldrb	r3, [r7]
4000b938:	e3a0102b 	mov	r1, #43	; 0x2b
4000b93c:	eafffeda 	b	4000b4ac <_svfiprintf_r+0x114>
4000b940:	e59d5008 	ldr	r5, [sp, #8]
4000b944:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000c3ac <_svfiprintf_r+0x1014>
4000b948:	e3150020 	tst	r5, #32
4000b94c:	e58d0014 	str	r0, [sp, #20]
4000b950:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b954:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000b958:	0a000030 	beq	4000ba20 <_svfiprintf_r+0x688>
4000b95c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b960:	e28c2007 	add	r2, ip, #7
4000b964:	e3c22007 	bic	r2, r2, #7
4000b968:	e2824008 	add	r4, r2, #8
4000b96c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b970:	e8920030 	ldm	r2, {r4, r5}
4000b974:	e59dc008 	ldr	ip, [sp, #8]
4000b978:	e31c0001 	tst	ip, #1
4000b97c:	0a0000e9 	beq	4000bd28 <_svfiprintf_r+0x990>
4000b980:	e1940005 	orrs	r0, r4, r5
4000b984:	0a0000e7 	beq	4000bd28 <_svfiprintf_r+0x990>
4000b988:	e3a02030 	mov	r2, #48	; 0x30
4000b98c:	e38cc002 	orr	ip, ip, #2
4000b990:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b994:	e58dc008 	str	ip, [sp, #8]
4000b998:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b99c:	e3a03002 	mov	r3, #2
4000b9a0:	eaffff36 	b	4000b680 <_svfiprintf_r+0x2e8>
4000b9a4:	e3510000 	cmp	r1, #0
4000b9a8:	e5d73000 	ldrb	r3, [r7]
4000b9ac:	03a01020 	moveq	r1, #32
4000b9b0:	eafffebd 	b	4000b4ac <_svfiprintf_r+0x114>
4000b9b4:	e59dc008 	ldr	ip, [sp, #8]
4000b9b8:	e38cc001 	orr	ip, ip, #1
4000b9bc:	e58dc008 	str	ip, [sp, #8]
4000b9c0:	e5d73000 	ldrb	r3, [r7]
4000b9c4:	eafffeb8 	b	4000b4ac <_svfiprintf_r+0x114>
4000b9c8:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b9cc:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b9d0:	e5932000 	ldr	r2, [r3]
4000b9d4:	e3a04001 	mov	r4, #1
4000b9d8:	e3a03000 	mov	r3, #0
4000b9dc:	e2855004 	add	r5, r5, #4
4000b9e0:	e58d0014 	str	r0, [sp, #20]
4000b9e4:	e58d4010 	str	r4, [sp, #16]
4000b9e8:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000b9ec:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b9f0:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b9f4:	e28d9058 	add	r9, sp, #88	; 0x58
4000b9f8:	e3a05000 	mov	r5, #0
4000b9fc:	e58d500c 	str	r5, [sp, #12]
4000ba00:	eaffff48 	b	4000b728 <_svfiprintf_r+0x390>
4000ba04:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000c3b0 <_svfiprintf_r+0x1018>
4000ba08:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000ba0c:	e59d5008 	ldr	r5, [sp, #8]
4000ba10:	e3150020 	tst	r5, #32
4000ba14:	e58d0014 	str	r0, [sp, #20]
4000ba18:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000ba1c:	1affffce 	bne	4000b95c <_svfiprintf_r+0x5c4>
4000ba20:	e59d5008 	ldr	r5, [sp, #8]
4000ba24:	e3150010 	tst	r5, #16
4000ba28:	1a00022d 	bne	4000c2e4 <_svfiprintf_r+0xf4c>
4000ba2c:	e59d4008 	ldr	r4, [sp, #8]
4000ba30:	e3140040 	tst	r4, #64	; 0x40
4000ba34:	0a00022a 	beq	4000c2e4 <_svfiprintf_r+0xf4c>
4000ba38:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000ba3c:	e1d540b0 	ldrh	r4, [r5]
4000ba40:	e2855004 	add	r5, r5, #4
4000ba44:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000ba48:	e3a05000 	mov	r5, #0
4000ba4c:	eaffffc8 	b	4000b974 <_svfiprintf_r+0x5dc>
4000ba50:	e59d4008 	ldr	r4, [sp, #8]
4000ba54:	e3844010 	orr	r4, r4, #16
4000ba58:	e58d4008 	str	r4, [sp, #8]
4000ba5c:	e59d5008 	ldr	r5, [sp, #8]
4000ba60:	e3150020 	tst	r5, #32
4000ba64:	e58d0014 	str	r0, [sp, #20]
4000ba68:	1afffefd 	bne	4000b664 <_svfiprintf_r+0x2cc>
4000ba6c:	e59d5008 	ldr	r5, [sp, #8]
4000ba70:	e3150010 	tst	r5, #16
4000ba74:	1a000213 	bne	4000c2c8 <_svfiprintf_r+0xf30>
4000ba78:	e59d4008 	ldr	r4, [sp, #8]
4000ba7c:	e3140040 	tst	r4, #64	; 0x40
4000ba80:	0a000210 	beq	4000c2c8 <_svfiprintf_r+0xf30>
4000ba84:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000ba88:	e1d540b0 	ldrh	r4, [r5]
4000ba8c:	e2855004 	add	r5, r5, #4
4000ba90:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000ba94:	e3a03001 	mov	r3, #1
4000ba98:	e3a05000 	mov	r5, #0
4000ba9c:	eafffef7 	b	4000b680 <_svfiprintf_r+0x2e8>
4000baa0:	e59d5008 	ldr	r5, [sp, #8]
4000baa4:	e3855010 	orr	r5, r5, #16
4000baa8:	e58d5008 	str	r5, [sp, #8]
4000baac:	e59dc008 	ldr	ip, [sp, #8]
4000bab0:	e21c3020 	ands	r3, ip, #32
4000bab4:	e58d0014 	str	r0, [sp, #20]
4000bab8:	1affff83 	bne	4000b8cc <_svfiprintf_r+0x534>
4000babc:	e59dc008 	ldr	ip, [sp, #8]
4000bac0:	e21c2010 	ands	r2, ip, #16
4000bac4:	0a00020c 	beq	4000c2fc <_svfiprintf_r+0xf64>
4000bac8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bacc:	e5954000 	ldr	r4, [r5]
4000bad0:	e2855004 	add	r5, r5, #4
4000bad4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bad8:	e3a05000 	mov	r5, #0
4000badc:	eafffee7 	b	4000b680 <_svfiprintf_r+0x2e8>
4000bae0:	e59dc008 	ldr	ip, [sp, #8]
4000bae4:	e38cc010 	orr	ip, ip, #16
4000bae8:	e58dc008 	str	ip, [sp, #8]
4000baec:	e59d4008 	ldr	r4, [sp, #8]
4000baf0:	e3140020 	tst	r4, #32
4000baf4:	e58d0014 	str	r0, [sp, #20]
4000baf8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bafc:	0a00003a 	beq	4000bbec <_svfiprintf_r+0x854>
4000bb00:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bb04:	e2851007 	add	r1, r5, #7
4000bb08:	e3c11007 	bic	r1, r1, #7
4000bb0c:	e891000c 	ldm	r1, {r2, r3}
4000bb10:	e2811008 	add	r1, r1, #8
4000bb14:	e3520000 	cmp	r2, #0
4000bb18:	e2d30000 	sbcs	r0, r3, #0
4000bb1c:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000bb20:	e1a04002 	mov	r4, r2
4000bb24:	e1a05003 	mov	r5, r3
4000bb28:	ba000040 	blt	4000bc30 <_svfiprintf_r+0x898>
4000bb2c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000bb30:	e3a03001 	mov	r3, #1
4000bb34:	eafffed3 	b	4000b688 <_svfiprintf_r+0x2f0>
4000bb38:	e2432030 	sub	r2, r3, #48	; 0x30
4000bb3c:	e3a00000 	mov	r0, #0
4000bb40:	e4d73001 	ldrb	r3, [r7], #1
4000bb44:	e0800100 	add	r0, r0, r0, lsl #2
4000bb48:	e0820080 	add	r0, r2, r0, lsl #1
4000bb4c:	e2432030 	sub	r2, r3, #48	; 0x30
4000bb50:	e3520009 	cmp	r2, #9
4000bb54:	9afffff9 	bls	4000bb40 <_svfiprintf_r+0x7a8>
4000bb58:	eafffe54 	b	4000b4b0 <_svfiprintf_r+0x118>
4000bb5c:	e59d4008 	ldr	r4, [sp, #8]
4000bb60:	e3140020 	tst	r4, #32
4000bb64:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bb68:	1a0001f3 	bne	4000c33c <_svfiprintf_r+0xfa4>
4000bb6c:	e59dc008 	ldr	ip, [sp, #8]
4000bb70:	e31c0010 	tst	ip, #16
4000bb74:	0a000201 	beq	4000c380 <_svfiprintf_r+0xfe8>
4000bb78:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000bb7c:	e59d5020 	ldr	r5, [sp, #32]
4000bb80:	e5943000 	ldr	r3, [r4]
4000bb84:	e2844004 	add	r4, r4, #4
4000bb88:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000bb8c:	e5835000 	str	r5, [r3]
4000bb90:	eafffe1d 	b	4000b40c <_svfiprintf_r+0x74>
4000bb94:	e5d73000 	ldrb	r3, [r7]
4000bb98:	e353006c 	cmp	r3, #108	; 0x6c
4000bb9c:	059d4008 	ldreq	r4, [sp, #8]
4000bba0:	159d5008 	ldrne	r5, [sp, #8]
4000bba4:	e1a02007 	mov	r2, r7
4000bba8:	03844020 	orreq	r4, r4, #32
4000bbac:	13855010 	orrne	r5, r5, #16
4000bbb0:	02877001 	addeq	r7, r7, #1
4000bbb4:	058d4008 	streq	r4, [sp, #8]
4000bbb8:	05d23001 	ldrbeq	r3, [r2, #1]
4000bbbc:	158d5008 	strne	r5, [sp, #8]
4000bbc0:	eafffe39 	b	4000b4ac <_svfiprintf_r+0x114>
4000bbc4:	e59dc008 	ldr	ip, [sp, #8]
4000bbc8:	e38cc040 	orr	ip, ip, #64	; 0x40
4000bbcc:	e58dc008 	str	ip, [sp, #8]
4000bbd0:	e5d73000 	ldrb	r3, [r7]
4000bbd4:	eafffe34 	b	4000b4ac <_svfiprintf_r+0x114>
4000bbd8:	e59d4008 	ldr	r4, [sp, #8]
4000bbdc:	e3140020 	tst	r4, #32
4000bbe0:	e58d0014 	str	r0, [sp, #20]
4000bbe4:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bbe8:	1affffc4 	bne	4000bb00 <_svfiprintf_r+0x768>
4000bbec:	e59dc008 	ldr	ip, [sp, #8]
4000bbf0:	e31c0010 	tst	ip, #16
4000bbf4:	1a0001cd 	bne	4000c330 <_svfiprintf_r+0xf98>
4000bbf8:	e59d4008 	ldr	r4, [sp, #8]
4000bbfc:	e3140040 	tst	r4, #64	; 0x40
4000bc00:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bc04:	0a0001ca 	beq	4000c334 <_svfiprintf_r+0xf9c>
4000bc08:	e1d540f0 	ldrsh	r4, [r5]
4000bc0c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000bc10:	e1a05fc4 	asr	r5, r4, #31
4000bc14:	e1a02004 	mov	r2, r4
4000bc18:	e1a03005 	mov	r3, r5
4000bc1c:	e28cc004 	add	ip, ip, #4
4000bc20:	e3520000 	cmp	r2, #0
4000bc24:	e2d30000 	sbcs	r0, r3, #0
4000bc28:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000bc2c:	aaffffbe 	bge	4000bb2c <_svfiprintf_r+0x794>
4000bc30:	e3a0b02d 	mov	fp, #45	; 0x2d
4000bc34:	e2744000 	rsbs	r4, r4, #0
4000bc38:	e2e55000 	rsc	r5, r5, #0
4000bc3c:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000bc40:	e3a03001 	mov	r3, #1
4000bc44:	eafffe8f 	b	4000b688 <_svfiprintf_r+0x2f0>
4000bc48:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000bc4c:	e5949000 	ldr	r9, [r4]
4000bc50:	e3a0b000 	mov	fp, #0
4000bc54:	e159000b 	cmp	r9, fp
4000bc58:	e58d0014 	str	r0, [sp, #20]
4000bc5c:	e2845004 	add	r5, r4, #4
4000bc60:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000bc64:	0a0001e5 	beq	4000c400 <_svfiprintf_r+0x1068>
4000bc68:	e59dc00c 	ldr	ip, [sp, #12]
4000bc6c:	e35c0000 	cmp	ip, #0
4000bc70:	e1a00009 	mov	r0, r9
4000bc74:	ba0001bb 	blt	4000c368 <_svfiprintf_r+0xfd0>
4000bc78:	e1a0100b 	mov	r1, fp
4000bc7c:	e1a0200c 	mov	r2, ip
4000bc80:	ebfff8d3 	bl	40009fd4 <memchr>
4000bc84:	e3500000 	cmp	r0, #0
4000bc88:	0a0001e4 	beq	4000c420 <_svfiprintf_r+0x1088>
4000bc8c:	e59d400c 	ldr	r4, [sp, #12]
4000bc90:	e0690000 	rsb	r0, r9, r0
4000bc94:	e58db00c 	str	fp, [sp, #12]
4000bc98:	e1540000 	cmp	r4, r0
4000bc9c:	a1a04000 	movge	r4, r0
4000bca0:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bca4:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000bca8:	eafffe97 	b	4000b70c <_svfiprintf_r+0x374>
4000bcac:	e59dc008 	ldr	ip, [sp, #8]
4000bcb0:	e38cc020 	orr	ip, ip, #32
4000bcb4:	e58dc008 	str	ip, [sp, #8]
4000bcb8:	e5d73000 	ldrb	r3, [r7]
4000bcbc:	eafffdfa 	b	4000b4ac <_svfiprintf_r+0x114>
4000bcc0:	e59d5008 	ldr	r5, [sp, #8]
4000bcc4:	e3855080 	orr	r5, r5, #128	; 0x80
4000bcc8:	e58d5008 	str	r5, [sp, #8]
4000bccc:	e5d73000 	ldrb	r3, [r7]
4000bcd0:	eafffdf5 	b	4000b4ac <_svfiprintf_r+0x114>
4000bcd4:	e5d73000 	ldrb	r3, [r7]
4000bcd8:	e353002a 	cmp	r3, #42	; 0x2a
4000bcdc:	e2874001 	add	r4, r7, #1
4000bce0:	0a0001d3 	beq	4000c434 <_svfiprintf_r+0x109c>
4000bce4:	e2432030 	sub	r2, r3, #48	; 0x30
4000bce8:	e3520009 	cmp	r2, #9
4000bcec:	83a0c000 	movhi	ip, #0
4000bcf0:	81a07004 	movhi	r7, r4
4000bcf4:	858dc00c 	strhi	ip, [sp, #12]
4000bcf8:	8afffdec 	bhi	4000b4b0 <_svfiprintf_r+0x118>
4000bcfc:	e3a0c000 	mov	ip, #0
4000bd00:	e4d43001 	ldrb	r3, [r4], #1
4000bd04:	e08cc10c 	add	ip, ip, ip, lsl #2
4000bd08:	e082c08c 	add	ip, r2, ip, lsl #1
4000bd0c:	e2432030 	sub	r2, r3, #48	; 0x30
4000bd10:	e3520009 	cmp	r2, #9
4000bd14:	9afffff9 	bls	4000bd00 <_svfiprintf_r+0x968>
4000bd18:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000bd1c:	e58dc00c 	str	ip, [sp, #12]
4000bd20:	e1a07004 	mov	r7, r4
4000bd24:	eafffde1 	b	4000b4b0 <_svfiprintf_r+0x118>
4000bd28:	e3a03002 	mov	r3, #2
4000bd2c:	eafffe53 	b	4000b680 <_svfiprintf_r+0x2e8>
4000bd30:	e3530000 	cmp	r3, #0
4000bd34:	e58d0014 	str	r0, [sp, #20]
4000bd38:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bd3c:	0a0000bd 	beq	4000c038 <_svfiprintf_r+0xca0>
4000bd40:	e3a02000 	mov	r2, #0
4000bd44:	e3a04001 	mov	r4, #1
4000bd48:	e58d4010 	str	r4, [sp, #16]
4000bd4c:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000bd50:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000bd54:	e28d9058 	add	r9, sp, #88	; 0x58
4000bd58:	eaffff26 	b	4000b9f8 <_svfiprintf_r+0x660>
4000bd5c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bd60:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bd64:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000bd68:	e3530000 	cmp	r3, #0
4000bd6c:	0a000009 	beq	4000bd98 <_svfiprintf_r+0xa00>
4000bd70:	e2822001 	add	r2, r2, #1
4000bd74:	e3520007 	cmp	r2, #7
4000bd78:	e2811001 	add	r1, r1, #1
4000bd7c:	e28d0047 	add	r0, sp, #71	; 0x47
4000bd80:	e3a03001 	mov	r3, #1
4000bd84:	e8860009 	stm	r6, {r0, r3}
4000bd88:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bd8c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bd90:	d2866008 	addle	r6, r6, #8
4000bd94:	ca00010d 	bgt	4000c1d0 <_svfiprintf_r+0xe38>
4000bd98:	e59d301c 	ldr	r3, [sp, #28]
4000bd9c:	e3530000 	cmp	r3, #0
4000bda0:	0a000009 	beq	4000bdcc <_svfiprintf_r+0xa34>
4000bda4:	e2822001 	add	r2, r2, #1
4000bda8:	e3520007 	cmp	r2, #7
4000bdac:	e2811002 	add	r1, r1, #2
4000bdb0:	e28d0048 	add	r0, sp, #72	; 0x48
4000bdb4:	e3a03002 	mov	r3, #2
4000bdb8:	e8860009 	stm	r6, {r0, r3}
4000bdbc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bdc0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bdc4:	d2866008 	addle	r6, r6, #8
4000bdc8:	ca00010a 	bgt	4000c1f8 <_svfiprintf_r+0xe60>
4000bdcc:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000bdd0:	e3550080 	cmp	r5, #128	; 0x80
4000bdd4:	0a0000a5 	beq	4000c070 <_svfiprintf_r+0xcd8>
4000bdd8:	e59dc00c 	ldr	ip, [sp, #12]
4000bddc:	e064500c 	rsb	r5, r4, ip
4000bde0:	e3550000 	cmp	r5, #0
4000bde4:	da000038 	ble	4000becc <_svfiprintf_r+0xb34>
4000bde8:	e3550010 	cmp	r5, #16
4000bdec:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000c3b4 <_svfiprintf_r+0x101c>
4000bdf0:	d58d301c 	strle	r3, [sp, #28]
4000bdf4:	da000022 	ble	4000be84 <_svfiprintf_r+0xaec>
4000bdf8:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000c3b4 <_svfiprintf_r+0x101c>
4000bdfc:	e58d400c 	str	r4, [sp, #12]
4000be00:	e1a00006 	mov	r0, r6
4000be04:	e58dc01c 	str	ip, [sp, #28]
4000be08:	e1a06005 	mov	r6, r5
4000be0c:	e3a0b010 	mov	fp, #16
4000be10:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000be14:	e59d5018 	ldr	r5, [sp, #24]
4000be18:	ea000002 	b	4000be28 <_svfiprintf_r+0xa90>
4000be1c:	e2466010 	sub	r6, r6, #16
4000be20:	e3560010 	cmp	r6, #16
4000be24:	da000013 	ble	4000be78 <_svfiprintf_r+0xae0>
4000be28:	e2822001 	add	r2, r2, #1
4000be2c:	e3520007 	cmp	r2, #7
4000be30:	e2811010 	add	r1, r1, #16
4000be34:	e8800900 	stm	r0, {r8, fp}
4000be38:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000be3c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000be40:	d2800008 	addle	r0, r0, #8
4000be44:	dafffff4 	ble	4000be1c <_svfiprintf_r+0xa84>
4000be48:	e1a00004 	mov	r0, r4
4000be4c:	e1a01005 	mov	r1, r5
4000be50:	e28d204c 	add	r2, sp, #76	; 0x4c
4000be54:	ebfffce4 	bl	4000b1ec <__ssprint_r>
4000be58:	e3500000 	cmp	r0, #0
4000be5c:	1a00007b 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000be60:	e2466010 	sub	r6, r6, #16
4000be64:	e3560010 	cmp	r6, #16
4000be68:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000be6c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000be70:	e28d0080 	add	r0, sp, #128	; 0x80
4000be74:	caffffeb 	bgt	4000be28 <_svfiprintf_r+0xa90>
4000be78:	e59d400c 	ldr	r4, [sp, #12]
4000be7c:	e1a05006 	mov	r5, r6
4000be80:	e1a06000 	mov	r6, r0
4000be84:	e2822001 	add	r2, r2, #1
4000be88:	e59d301c 	ldr	r3, [sp, #28]
4000be8c:	e3520007 	cmp	r2, #7
4000be90:	e0811005 	add	r1, r1, r5
4000be94:	e8860028 	stm	r6, {r3, r5}
4000be98:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000be9c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bea0:	d2866008 	addle	r6, r6, #8
4000bea4:	da000008 	ble	4000becc <_svfiprintf_r+0xb34>
4000bea8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000beac:	e59d1018 	ldr	r1, [sp, #24]
4000beb0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000beb4:	ebfffccc 	bl	4000b1ec <__ssprint_r>
4000beb8:	e3500000 	cmp	r0, #0
4000bebc:	1a000063 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000bec0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bec4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bec8:	e28d6080 	add	r6, sp, #128	; 0x80
4000becc:	e2822001 	add	r2, r2, #1
4000bed0:	e3520007 	cmp	r2, #7
4000bed4:	e0811004 	add	r1, r1, r4
4000bed8:	e5869000 	str	r9, [r6]
4000bedc:	e5864004 	str	r4, [r6, #4]
4000bee0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bee4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bee8:	d2866008 	addle	r6, r6, #8
4000beec:	ca00009f 	bgt	4000c170 <_svfiprintf_r+0xdd8>
4000bef0:	e59d4008 	ldr	r4, [sp, #8]
4000bef4:	e3140004 	tst	r4, #4
4000bef8:	0a00002f 	beq	4000bfbc <_svfiprintf_r+0xc24>
4000befc:	e59d5014 	ldr	r5, [sp, #20]
4000bf00:	e59dc010 	ldr	ip, [sp, #16]
4000bf04:	e06c4005 	rsb	r4, ip, r5
4000bf08:	e3540000 	cmp	r4, #0
4000bf0c:	da00002a 	ble	4000bfbc <_svfiprintf_r+0xc24>
4000bf10:	e3540010 	cmp	r4, #16
4000bf14:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000c3a8 <_svfiprintf_r+0x1010>
4000bf18:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000bf1c:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000bf20:	da00001d 	ble	4000bf9c <_svfiprintf_r+0xc04>
4000bf24:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000c3a8 <_svfiprintf_r+0x1010>
4000bf28:	e3a05010 	mov	r5, #16
4000bf2c:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000bf30:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000bf34:	e59db018 	ldr	fp, [sp, #24]
4000bf38:	ea000002 	b	4000bf48 <_svfiprintf_r+0xbb0>
4000bf3c:	e2444010 	sub	r4, r4, #16
4000bf40:	e3540010 	cmp	r4, #16
4000bf44:	da000014 	ble	4000bf9c <_svfiprintf_r+0xc04>
4000bf48:	e2833001 	add	r3, r3, #1
4000bf4c:	e3530007 	cmp	r3, #7
4000bf50:	e2811010 	add	r1, r1, #16
4000bf54:	e586a000 	str	sl, [r6]
4000bf58:	e5865004 	str	r5, [r6, #4]
4000bf5c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bf60:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bf64:	d2866008 	addle	r6, r6, #8
4000bf68:	dafffff3 	ble	4000bf3c <_svfiprintf_r+0xba4>
4000bf6c:	e1a00009 	mov	r0, r9
4000bf70:	e1a0100b 	mov	r1, fp
4000bf74:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bf78:	ebfffc9b 	bl	4000b1ec <__ssprint_r>
4000bf7c:	e3500000 	cmp	r0, #0
4000bf80:	1a000032 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000bf84:	e2444010 	sub	r4, r4, #16
4000bf88:	e3540010 	cmp	r4, #16
4000bf8c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bf90:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000bf94:	e28d6080 	add	r6, sp, #128	; 0x80
4000bf98:	caffffea 	bgt	4000bf48 <_svfiprintf_r+0xbb0>
4000bf9c:	e2833001 	add	r3, r3, #1
4000bfa0:	e3530007 	cmp	r3, #7
4000bfa4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bfa8:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000bfac:	e0811004 	add	r1, r1, r4
4000bfb0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bfb4:	e8860018 	stm	r6, {r3, r4}
4000bfb8:	ca0000b5 	bgt	4000c294 <_svfiprintf_r+0xefc>
4000bfbc:	e28d5010 	add	r5, sp, #16
4000bfc0:	e59d4020 	ldr	r4, [sp, #32]
4000bfc4:	e8951020 	ldm	r5, {r5, ip}
4000bfc8:	e155000c 	cmp	r5, ip
4000bfcc:	a0844005 	addge	r4, r4, r5
4000bfd0:	b084400c 	addlt	r4, r4, ip
4000bfd4:	e3510000 	cmp	r1, #0
4000bfd8:	e58d4020 	str	r4, [sp, #32]
4000bfdc:	1a00006c 	bne	4000c194 <_svfiprintf_r+0xdfc>
4000bfe0:	e3a03000 	mov	r3, #0
4000bfe4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bfe8:	e5d73000 	ldrb	r3, [r7]
4000bfec:	e3530000 	cmp	r3, #0
4000bff0:	13530025 	cmpne	r3, #37	; 0x25
4000bff4:	e28d6080 	add	r6, sp, #128	; 0x80
4000bff8:	1afffd07 	bne	4000b41c <_svfiprintf_r+0x84>
4000bffc:	e1a04007 	mov	r4, r7
4000c000:	eafffd1c 	b	4000b478 <_svfiprintf_r+0xe0>
4000c004:	e3530000 	cmp	r3, #0
4000c008:	11a04002 	movne	r4, r2
4000c00c:	128d9080 	addne	r9, sp, #128	; 0x80
4000c010:	1afffdbd 	bne	4000b70c <_svfiprintf_r+0x374>
4000c014:	e59dc008 	ldr	ip, [sp, #8]
4000c018:	e31c0001 	tst	ip, #1
4000c01c:	13a03030 	movne	r3, #48	; 0x30
4000c020:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000c024:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000c028:	128d907f 	addne	r9, sp, #127	; 0x7f
4000c02c:	01a04003 	moveq	r4, r3
4000c030:	028d9080 	addeq	r9, sp, #128	; 0x80
4000c034:	eafffdb4 	b	4000b70c <_svfiprintf_r+0x374>
4000c038:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000c03c:	e3530000 	cmp	r3, #0
4000c040:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000c044:	159d1018 	ldrne	r1, [sp, #24]
4000c048:	128d204c 	addne	r2, sp, #76	; 0x4c
4000c04c:	1bfffc66 	blne	4000b1ec <__ssprint_r>
4000c050:	e59d4018 	ldr	r4, [sp, #24]
4000c054:	e1d430bc 	ldrh	r3, [r4, #12]
4000c058:	e59d0020 	ldr	r0, [sp, #32]
4000c05c:	e3130040 	tst	r3, #64	; 0x40
4000c060:	13e00000 	mvnne	r0, #0
4000c064:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000c068:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c06c:	e12fff1e 	bx	lr
4000c070:	e28d3010 	add	r3, sp, #16
4000c074:	e8931008 	ldm	r3, {r3, ip}
4000c078:	e063500c 	rsb	r5, r3, ip
4000c07c:	e3550000 	cmp	r5, #0
4000c080:	daffff54 	ble	4000bdd8 <_svfiprintf_r+0xa40>
4000c084:	e3550010 	cmp	r5, #16
4000c088:	d59fc324 	ldrle	ip, [pc, #804]	; 4000c3b4 <_svfiprintf_r+0x101c>
4000c08c:	d58dc01c 	strle	ip, [sp, #28]
4000c090:	da000022 	ble	4000c120 <_svfiprintf_r+0xd88>
4000c094:	e59f3318 	ldr	r3, [pc, #792]	; 4000c3b4 <_svfiprintf_r+0x101c>
4000c098:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000c09c:	e1a00006 	mov	r0, r6
4000c0a0:	e58d301c 	str	r3, [sp, #28]
4000c0a4:	e1a06005 	mov	r6, r5
4000c0a8:	e3a0b010 	mov	fp, #16
4000c0ac:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000c0b0:	e59d5018 	ldr	r5, [sp, #24]
4000c0b4:	ea000002 	b	4000c0c4 <_svfiprintf_r+0xd2c>
4000c0b8:	e2466010 	sub	r6, r6, #16
4000c0bc:	e3560010 	cmp	r6, #16
4000c0c0:	da000013 	ble	4000c114 <_svfiprintf_r+0xd7c>
4000c0c4:	e2822001 	add	r2, r2, #1
4000c0c8:	e3520007 	cmp	r2, #7
4000c0cc:	e2811010 	add	r1, r1, #16
4000c0d0:	e8800900 	stm	r0, {r8, fp}
4000c0d4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c0d8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c0dc:	d2800008 	addle	r0, r0, #8
4000c0e0:	dafffff4 	ble	4000c0b8 <_svfiprintf_r+0xd20>
4000c0e4:	e1a00004 	mov	r0, r4
4000c0e8:	e1a01005 	mov	r1, r5
4000c0ec:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c0f0:	ebfffc3d 	bl	4000b1ec <__ssprint_r>
4000c0f4:	e3500000 	cmp	r0, #0
4000c0f8:	1affffd4 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000c0fc:	e2466010 	sub	r6, r6, #16
4000c100:	e3560010 	cmp	r6, #16
4000c104:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c108:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c10c:	e28d0080 	add	r0, sp, #128	; 0x80
4000c110:	caffffeb 	bgt	4000c0c4 <_svfiprintf_r+0xd2c>
4000c114:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000c118:	e1a05006 	mov	r5, r6
4000c11c:	e1a06000 	mov	r6, r0
4000c120:	e2822001 	add	r2, r2, #1
4000c124:	e59dc01c 	ldr	ip, [sp, #28]
4000c128:	e3520007 	cmp	r2, #7
4000c12c:	e0811005 	add	r1, r1, r5
4000c130:	e586c000 	str	ip, [r6]
4000c134:	e5865004 	str	r5, [r6, #4]
4000c138:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c13c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c140:	d2866008 	addle	r6, r6, #8
4000c144:	daffff23 	ble	4000bdd8 <_svfiprintf_r+0xa40>
4000c148:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c14c:	e59d1018 	ldr	r1, [sp, #24]
4000c150:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c154:	ebfffc24 	bl	4000b1ec <__ssprint_r>
4000c158:	e3500000 	cmp	r0, #0
4000c15c:	1affffbb 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000c160:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c164:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c168:	e28d6080 	add	r6, sp, #128	; 0x80
4000c16c:	eaffff19 	b	4000bdd8 <_svfiprintf_r+0xa40>
4000c170:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c174:	e59d1018 	ldr	r1, [sp, #24]
4000c178:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c17c:	ebfffc1a 	bl	4000b1ec <__ssprint_r>
4000c180:	e3500000 	cmp	r0, #0
4000c184:	1affffb1 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000c188:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c18c:	e28d6080 	add	r6, sp, #128	; 0x80
4000c190:	eaffff56 	b	4000bef0 <_svfiprintf_r+0xb58>
4000c194:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c198:	e59d1018 	ldr	r1, [sp, #24]
4000c19c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c1a0:	ebfffc11 	bl	4000b1ec <__ssprint_r>
4000c1a4:	e3500000 	cmp	r0, #0
4000c1a8:	0affff8c 	beq	4000bfe0 <_svfiprintf_r+0xc48>
4000c1ac:	eaffffa7 	b	4000c050 <_svfiprintf_r+0xcb8>
4000c1b0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c1b4:	e59d1018 	ldr	r1, [sp, #24]
4000c1b8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c1bc:	ebfffc0a 	bl	4000b1ec <__ssprint_r>
4000c1c0:	e3500000 	cmp	r0, #0
4000c1c4:	1affffa1 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000c1c8:	e28d6080 	add	r6, sp, #128	; 0x80
4000c1cc:	eafffca6 	b	4000b46c <_svfiprintf_r+0xd4>
4000c1d0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c1d4:	e59d1018 	ldr	r1, [sp, #24]
4000c1d8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c1dc:	ebfffc02 	bl	4000b1ec <__ssprint_r>
4000c1e0:	e3500000 	cmp	r0, #0
4000c1e4:	1affff99 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000c1e8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c1ec:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c1f0:	e28d6080 	add	r6, sp, #128	; 0x80
4000c1f4:	eafffee7 	b	4000bd98 <_svfiprintf_r+0xa00>
4000c1f8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c1fc:	e59d1018 	ldr	r1, [sp, #24]
4000c200:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c204:	ebfffbf8 	bl	4000b1ec <__ssprint_r>
4000c208:	e3500000 	cmp	r0, #0
4000c20c:	1affff8f 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000c210:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c214:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c218:	e28d6080 	add	r6, sp, #128	; 0x80
4000c21c:	eafffeea 	b	4000bdcc <_svfiprintf_r+0xa34>
4000c220:	e3550000 	cmp	r5, #0
4000c224:	03540009 	cmpeq	r4, #9
4000c228:	9a000021 	bls	4000c2b4 <_svfiprintf_r+0xf1c>
4000c22c:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000c230:	e58d6010 	str	r6, [sp, #16]
4000c234:	e1a0600c 	mov	r6, ip
4000c238:	e1a00004 	mov	r0, r4
4000c23c:	e1a01005 	mov	r1, r5
4000c240:	e3a0200a 	mov	r2, #10
4000c244:	e3a03000 	mov	r3, #0
4000c248:	eb00069a 	bl	4000dcb8 <__aeabi_uldivmod>
4000c24c:	e2822030 	add	r2, r2, #48	; 0x30
4000c250:	e5c62000 	strb	r2, [r6]
4000c254:	e1a00004 	mov	r0, r4
4000c258:	e1a01005 	mov	r1, r5
4000c25c:	e3a0200a 	mov	r2, #10
4000c260:	e3a03000 	mov	r3, #0
4000c264:	eb000693 	bl	4000dcb8 <__aeabi_uldivmod>
4000c268:	e1a04000 	mov	r4, r0
4000c26c:	e1a05001 	mov	r5, r1
4000c270:	e194c005 	orrs	ip, r4, r5
4000c274:	e1a09006 	mov	r9, r6
4000c278:	e2466001 	sub	r6, r6, #1
4000c27c:	1affffed 	bne	4000c238 <_svfiprintf_r+0xea0>
4000c280:	e59d6010 	ldr	r6, [sp, #16]
4000c284:	eafffd1e 	b	4000b704 <_svfiprintf_r+0x36c>
4000c288:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c28c:	e5d73000 	ldrb	r3, [r7]
4000c290:	eafffc85 	b	4000b4ac <_svfiprintf_r+0x114>
4000c294:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c298:	e59d1018 	ldr	r1, [sp, #24]
4000c29c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c2a0:	ebfffbd1 	bl	4000b1ec <__ssprint_r>
4000c2a4:	e3500000 	cmp	r0, #0
4000c2a8:	1affff68 	bne	4000c050 <_svfiprintf_r+0xcb8>
4000c2ac:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c2b0:	eaffff41 	b	4000bfbc <_svfiprintf_r+0xc24>
4000c2b4:	e2844030 	add	r4, r4, #48	; 0x30
4000c2b8:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000c2bc:	e28d907f 	add	r9, sp, #127	; 0x7f
4000c2c0:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000c2c4:	eafffd10 	b	4000b70c <_svfiprintf_r+0x374>
4000c2c8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c2cc:	e59c4000 	ldr	r4, [ip]
4000c2d0:	e28cc004 	add	ip, ip, #4
4000c2d4:	e3a03001 	mov	r3, #1
4000c2d8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c2dc:	e3a05000 	mov	r5, #0
4000c2e0:	eafffce6 	b	4000b680 <_svfiprintf_r+0x2e8>
4000c2e4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c2e8:	e59c4000 	ldr	r4, [ip]
4000c2ec:	e28cc004 	add	ip, ip, #4
4000c2f0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c2f4:	e3a05000 	mov	r5, #0
4000c2f8:	eafffd9d 	b	4000b974 <_svfiprintf_r+0x5dc>
4000c2fc:	e59dc008 	ldr	ip, [sp, #8]
4000c300:	e21c3040 	ands	r3, ip, #64	; 0x40
4000c304:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000c308:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000c30c:	11d540b0 	ldrhne	r4, [r5]
4000c310:	059c4000 	ldreq	r4, [ip]
4000c314:	12855004 	addne	r5, r5, #4
4000c318:	028cc004 	addeq	ip, ip, #4
4000c31c:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000c320:	11a03002 	movne	r3, r2
4000c324:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000c328:	e3a05000 	mov	r5, #0
4000c32c:	eafffcd3 	b	4000b680 <_svfiprintf_r+0x2e8>
4000c330:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c334:	e5954000 	ldr	r4, [r5]
4000c338:	eafffe33 	b	4000bc0c <_svfiprintf_r+0x874>
4000c33c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c340:	e59d4020 	ldr	r4, [sp, #32]
4000c344:	e5951000 	ldr	r1, [r5]
4000c348:	e1a05fc4 	asr	r5, r4, #31
4000c34c:	e1a03005 	mov	r3, r5
4000c350:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c354:	e1a02004 	mov	r2, r4
4000c358:	e2855004 	add	r5, r5, #4
4000c35c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c360:	e881000c 	stm	r1, {r2, r3}
4000c364:	eafffc28 	b	4000b40c <_svfiprintf_r+0x74>
4000c368:	e58db00c 	str	fp, [sp, #12]
4000c36c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c370:	ebffe66b 	bl	40005d24 <strlen>
4000c374:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c378:	e1a04000 	mov	r4, r0
4000c37c:	eafffce2 	b	4000b70c <_svfiprintf_r+0x374>
4000c380:	e59dc008 	ldr	ip, [sp, #8]
4000c384:	e31c0040 	tst	ip, #64	; 0x40
4000c388:	0a000015 	beq	4000c3e4 <_svfiprintf_r+0x104c>
4000c38c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c390:	e59d5020 	ldr	r5, [sp, #32]
4000c394:	e5943000 	ldr	r3, [r4]
4000c398:	e2844004 	add	r4, r4, #4
4000c39c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c3a0:	e1c350b0 	strh	r5, [r3]
4000c3a4:	eafffc18 	b	4000b40c <_svfiprintf_r+0x74>
4000c3a8:	40016c08 	andmi	r6, r1, r8, lsl #24
4000c3ac:	40016f48 	andmi	r6, r1, r8, asr #30
4000c3b0:	40016f34 	andmi	r6, r1, r4, lsr pc
4000c3b4:	40016c18 	andmi	r6, r1, r8, lsl ip
4000c3b8:	40016f5c 	andmi	r6, r1, ip, asr pc
4000c3bc:	e3a01040 	mov	r1, #64	; 0x40
4000c3c0:	ebfff538 	bl	400098a8 <_malloc_r>
4000c3c4:	e3500000 	cmp	r0, #0
4000c3c8:	e5840000 	str	r0, [r4]
4000c3cc:	e5840010 	str	r0, [r4, #16]
4000c3d0:	0a000023 	beq	4000c464 <_svfiprintf_r+0x10cc>
4000c3d4:	e59dc018 	ldr	ip, [sp, #24]
4000c3d8:	e3a03040 	mov	r3, #64	; 0x40
4000c3dc:	e58c3014 	str	r3, [ip, #20]
4000c3e0:	eafffbf9 	b	4000b3cc <_svfiprintf_r+0x34>
4000c3e4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c3e8:	e59d4020 	ldr	r4, [sp, #32]
4000c3ec:	e59c3000 	ldr	r3, [ip]
4000c3f0:	e28cc004 	add	ip, ip, #4
4000c3f4:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c3f8:	e5834000 	str	r4, [r3]
4000c3fc:	eafffc02 	b	4000b40c <_svfiprintf_r+0x74>
4000c400:	e59d400c 	ldr	r4, [sp, #12]
4000c404:	e3540006 	cmp	r4, #6
4000c408:	23a04006 	movcs	r4, #6
4000c40c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c410:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000c414:	e58d5010 	str	r5, [sp, #16]
4000c418:	e51f9068 	ldr	r9, [pc, #-104]	; 4000c3b8 <_svfiprintf_r+0x1020>
4000c41c:	eafffd75 	b	4000b9f8 <_svfiprintf_r+0x660>
4000c420:	e59d400c 	ldr	r4, [sp, #12]
4000c424:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c428:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c42c:	e58d000c 	str	r0, [sp, #12]
4000c430:	eafffcb5 	b	4000b70c <_svfiprintf_r+0x374>
4000c434:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c438:	e5955000 	ldr	r5, [r5]
4000c43c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c440:	e3550000 	cmp	r5, #0
4000c444:	e5d73001 	ldrb	r3, [r7, #1]
4000c448:	e28c2004 	add	r2, ip, #4
4000c44c:	e1a07004 	mov	r7, r4
4000c450:	b3e04000 	mvnlt	r4, #0
4000c454:	e58d500c 	str	r5, [sp, #12]
4000c458:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000c45c:	b58d400c 	strlt	r4, [sp, #12]
4000c460:	eafffc11 	b	4000b4ac <_svfiprintf_r+0x114>
4000c464:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000c468:	e3a0300c 	mov	r3, #12
4000c46c:	e5853000 	str	r3, [r5]
4000c470:	e3e00000 	mvn	r0, #0
4000c474:	eafffefa 	b	4000c064 <_svfiprintf_r+0xccc>

4000c478 <_calloc_r>:
4000c478:	e92d4010 	push	{r4, lr}
4000c47c:	e0010192 	mul	r1, r2, r1
4000c480:	ebfff508 	bl	400098a8 <_malloc_r>
4000c484:	e2504000 	subs	r4, r0, #0
4000c488:	0a00000b 	beq	4000c4bc <_calloc_r+0x44>
4000c48c:	e5142004 	ldr	r2, [r4, #-4]
4000c490:	e3c22003 	bic	r2, r2, #3
4000c494:	e2422004 	sub	r2, r2, #4
4000c498:	e3520024 	cmp	r2, #36	; 0x24
4000c49c:	8a000017 	bhi	4000c500 <_calloc_r+0x88>
4000c4a0:	e3520013 	cmp	r2, #19
4000c4a4:	91a03004 	movls	r3, r4
4000c4a8:	8a000006 	bhi	4000c4c8 <_calloc_r+0x50>
4000c4ac:	e3a02000 	mov	r2, #0
4000c4b0:	e5832000 	str	r2, [r3]
4000c4b4:	e5832004 	str	r2, [r3, #4]
4000c4b8:	e5832008 	str	r2, [r3, #8]
4000c4bc:	e1a00004 	mov	r0, r4
4000c4c0:	e8bd4010 	pop	{r4, lr}
4000c4c4:	e12fff1e 	bx	lr
4000c4c8:	e3a03000 	mov	r3, #0
4000c4cc:	e352001b 	cmp	r2, #27
4000c4d0:	e5843000 	str	r3, [r4]
4000c4d4:	e5843004 	str	r3, [r4, #4]
4000c4d8:	92843008 	addls	r3, r4, #8
4000c4dc:	9afffff2 	bls	4000c4ac <_calloc_r+0x34>
4000c4e0:	e3520024 	cmp	r2, #36	; 0x24
4000c4e4:	e5843008 	str	r3, [r4, #8]
4000c4e8:	e584300c 	str	r3, [r4, #12]
4000c4ec:	05843010 	streq	r3, [r4, #16]
4000c4f0:	05843014 	streq	r3, [r4, #20]
4000c4f4:	12843010 	addne	r3, r4, #16
4000c4f8:	02843018 	addeq	r3, r4, #24
4000c4fc:	eaffffea 	b	4000c4ac <_calloc_r+0x34>
4000c500:	e3a01000 	mov	r1, #0
4000c504:	eb00012a 	bl	4000c9b4 <memset>
4000c508:	e1a00004 	mov	r0, r4
4000c50c:	e8bd4010 	pop	{r4, lr}
4000c510:	e12fff1e 	bx	lr

4000c514 <_malloc_trim_r>:
4000c514:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c518:	e59f50e8 	ldr	r5, [pc, #232]	; 4000c608 <_malloc_trim_r+0xf4>
4000c51c:	e1a07001 	mov	r7, r1
4000c520:	e1a04000 	mov	r4, r0
4000c524:	ebfff72b 	bl	4000a1d8 <__malloc_lock>
4000c528:	e5953008 	ldr	r3, [r5, #8]
4000c52c:	e5936004 	ldr	r6, [r3, #4]
4000c530:	e3c66003 	bic	r6, r6, #3
4000c534:	e0677006 	rsb	r7, r7, r6
4000c538:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000c53c:	e287700f 	add	r7, r7, #15
4000c540:	e1a07627 	lsr	r7, r7, #12
4000c544:	e2477001 	sub	r7, r7, #1
4000c548:	e1a07607 	lsl	r7, r7, #12
4000c54c:	e3570a01 	cmp	r7, #4096	; 0x1000
4000c550:	ba000006 	blt	4000c570 <_malloc_trim_r+0x5c>
4000c554:	e1a00004 	mov	r0, r4
4000c558:	e3a01000 	mov	r1, #0
4000c55c:	ebfffa85 	bl	4000af78 <_sbrk_r>
4000c560:	e5953008 	ldr	r3, [r5, #8]
4000c564:	e0833006 	add	r3, r3, r6
4000c568:	e1500003 	cmp	r0, r3
4000c56c:	0a000004 	beq	4000c584 <_malloc_trim_r+0x70>
4000c570:	e1a00004 	mov	r0, r4
4000c574:	ebfff718 	bl	4000a1dc <__malloc_unlock>
4000c578:	e3a00000 	mov	r0, #0
4000c57c:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c580:	e12fff1e 	bx	lr
4000c584:	e1a00004 	mov	r0, r4
4000c588:	e2671000 	rsb	r1, r7, #0
4000c58c:	ebfffa79 	bl	4000af78 <_sbrk_r>
4000c590:	e3700001 	cmn	r0, #1
4000c594:	0a00000c 	beq	4000c5cc <_malloc_trim_r+0xb8>
4000c598:	e59f306c 	ldr	r3, [pc, #108]	; 4000c60c <_malloc_trim_r+0xf8>
4000c59c:	e5951008 	ldr	r1, [r5, #8]
4000c5a0:	e5932000 	ldr	r2, [r3]
4000c5a4:	e0676006 	rsb	r6, r7, r6
4000c5a8:	e3866001 	orr	r6, r6, #1
4000c5ac:	e1a00004 	mov	r0, r4
4000c5b0:	e0677002 	rsb	r7, r7, r2
4000c5b4:	e5816004 	str	r6, [r1, #4]
4000c5b8:	e5837000 	str	r7, [r3]
4000c5bc:	ebfff706 	bl	4000a1dc <__malloc_unlock>
4000c5c0:	e3a00001 	mov	r0, #1
4000c5c4:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c5c8:	e12fff1e 	bx	lr
4000c5cc:	e1a00004 	mov	r0, r4
4000c5d0:	e3a01000 	mov	r1, #0
4000c5d4:	ebfffa67 	bl	4000af78 <_sbrk_r>
4000c5d8:	e5953008 	ldr	r3, [r5, #8]
4000c5dc:	e0632000 	rsb	r2, r3, r0
4000c5e0:	e352000f 	cmp	r2, #15
4000c5e4:	daffffe1 	ble	4000c570 <_malloc_trim_r+0x5c>
4000c5e8:	e59f1020 	ldr	r1, [pc, #32]	; 4000c610 <_malloc_trim_r+0xfc>
4000c5ec:	e591c000 	ldr	ip, [r1]
4000c5f0:	e59f1014 	ldr	r1, [pc, #20]	; 4000c60c <_malloc_trim_r+0xf8>
4000c5f4:	e3822001 	orr	r2, r2, #1
4000c5f8:	e06c0000 	rsb	r0, ip, r0
4000c5fc:	e5832004 	str	r2, [r3, #4]
4000c600:	e5810000 	str	r0, [r1]
4000c604:	eaffffd9 	b	4000c570 <_malloc_trim_r+0x5c>
4000c608:	40017734 	andmi	r7, r1, r4, lsr r7
4000c60c:	40017c30 	andmi	r7, r1, r0, lsr ip
4000c610:	40017b3c 	andmi	r7, r1, ip, lsr fp

4000c614 <_free_r>:
4000c614:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c618:	e2514000 	subs	r4, r1, #0
4000c61c:	e1a06000 	mov	r6, r0
4000c620:	0a000046 	beq	4000c740 <_free_r+0x12c>
4000c624:	ebfff6eb 	bl	4000a1d8 <__malloc_lock>
4000c628:	e514e004 	ldr	lr, [r4, #-4]
4000c62c:	e59f1238 	ldr	r1, [pc, #568]	; 4000c86c <_free_r+0x258>
4000c630:	e3ce3001 	bic	r3, lr, #1
4000c634:	e244c008 	sub	ip, r4, #8
4000c638:	e08c2003 	add	r2, ip, r3
4000c63c:	e5910008 	ldr	r0, [r1, #8]
4000c640:	e5925004 	ldr	r5, [r2, #4]
4000c644:	e1500002 	cmp	r0, r2
4000c648:	e3c55003 	bic	r5, r5, #3
4000c64c:	0a00004a 	beq	4000c77c <_free_r+0x168>
4000c650:	e21ee001 	ands	lr, lr, #1
4000c654:	e5825004 	str	r5, [r2, #4]
4000c658:	13a0e000 	movne	lr, #0
4000c65c:	1a000009 	bne	4000c688 <_free_r+0x74>
4000c660:	e5144008 	ldr	r4, [r4, #-8]
4000c664:	e064c00c 	rsb	ip, r4, ip
4000c668:	e59c0008 	ldr	r0, [ip, #8]
4000c66c:	e2817008 	add	r7, r1, #8
4000c670:	e1500007 	cmp	r0, r7
4000c674:	e0833004 	add	r3, r3, r4
4000c678:	159c400c 	ldrne	r4, [ip, #12]
4000c67c:	1580400c 	strne	r4, [r0, #12]
4000c680:	15840008 	strne	r0, [r4, #8]
4000c684:	03a0e001 	moveq	lr, #1
4000c688:	e0820005 	add	r0, r2, r5
4000c68c:	e5900004 	ldr	r0, [r0, #4]
4000c690:	e3100001 	tst	r0, #1
4000c694:	1a000009 	bne	4000c6c0 <_free_r+0xac>
4000c698:	e35e0000 	cmp	lr, #0
4000c69c:	e5920008 	ldr	r0, [r2, #8]
4000c6a0:	e0833005 	add	r3, r3, r5
4000c6a4:	1a000002 	bne	4000c6b4 <_free_r+0xa0>
4000c6a8:	e59f41c0 	ldr	r4, [pc, #448]	; 4000c870 <_free_r+0x25c>
4000c6ac:	e1500004 	cmp	r0, r4
4000c6b0:	0a000047 	beq	4000c7d4 <_free_r+0x1c0>
4000c6b4:	e592200c 	ldr	r2, [r2, #12]
4000c6b8:	e580200c 	str	r2, [r0, #12]
4000c6bc:	e5820008 	str	r0, [r2, #8]
4000c6c0:	e3832001 	orr	r2, r3, #1
4000c6c4:	e35e0000 	cmp	lr, #0
4000c6c8:	e58c2004 	str	r2, [ip, #4]
4000c6cc:	e78c3003 	str	r3, [ip, r3]
4000c6d0:	1a000018 	bne	4000c738 <_free_r+0x124>
4000c6d4:	e3530c02 	cmp	r3, #512	; 0x200
4000c6d8:	3a00001a 	bcc	4000c748 <_free_r+0x134>
4000c6dc:	e1a024a3 	lsr	r2, r3, #9
4000c6e0:	e3520004 	cmp	r2, #4
4000c6e4:	8a000042 	bhi	4000c7f4 <_free_r+0x1e0>
4000c6e8:	e1a0e323 	lsr	lr, r3, #6
4000c6ec:	e28ee038 	add	lr, lr, #56	; 0x38
4000c6f0:	e1a0008e 	lsl	r0, lr, #1
4000c6f4:	e0810100 	add	r0, r1, r0, lsl #2
4000c6f8:	e5902008 	ldr	r2, [r0, #8]
4000c6fc:	e1520000 	cmp	r2, r0
4000c700:	e59f1164 	ldr	r1, [pc, #356]	; 4000c86c <_free_r+0x258>
4000c704:	0a000044 	beq	4000c81c <_free_r+0x208>
4000c708:	e5921004 	ldr	r1, [r2, #4]
4000c70c:	e3c11003 	bic	r1, r1, #3
4000c710:	e1530001 	cmp	r3, r1
4000c714:	2a000002 	bcs	4000c724 <_free_r+0x110>
4000c718:	e5922008 	ldr	r2, [r2, #8]
4000c71c:	e1500002 	cmp	r0, r2
4000c720:	1afffff8 	bne	4000c708 <_free_r+0xf4>
4000c724:	e592300c 	ldr	r3, [r2, #12]
4000c728:	e58c300c 	str	r3, [ip, #12]
4000c72c:	e58c2008 	str	r2, [ip, #8]
4000c730:	e583c008 	str	ip, [r3, #8]
4000c734:	e582c00c 	str	ip, [r2, #12]
4000c738:	e1a00006 	mov	r0, r6
4000c73c:	ebfff6a6 	bl	4000a1dc <__malloc_unlock>
4000c740:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c744:	e12fff1e 	bx	lr
4000c748:	e5912004 	ldr	r2, [r1, #4]
4000c74c:	e1a031a3 	lsr	r3, r3, #3
4000c750:	e1a00143 	asr	r0, r3, #2
4000c754:	e3a0e001 	mov	lr, #1
4000c758:	e182001e 	orr	r0, r2, lr, lsl r0
4000c75c:	e0813183 	add	r3, r1, r3, lsl #3
4000c760:	e5932008 	ldr	r2, [r3, #8]
4000c764:	e5810004 	str	r0, [r1, #4]
4000c768:	e58c2008 	str	r2, [ip, #8]
4000c76c:	e58c300c 	str	r3, [ip, #12]
4000c770:	e583c008 	str	ip, [r3, #8]
4000c774:	e582c00c 	str	ip, [r2, #12]
4000c778:	eaffffee 	b	4000c738 <_free_r+0x124>
4000c77c:	e31e0001 	tst	lr, #1
4000c780:	e0853003 	add	r3, r5, r3
4000c784:	1a000006 	bne	4000c7a4 <_free_r+0x190>
4000c788:	e5142008 	ldr	r2, [r4, #-8]
4000c78c:	e062c00c 	rsb	ip, r2, ip
4000c790:	e59c000c 	ldr	r0, [ip, #12]
4000c794:	e59ce008 	ldr	lr, [ip, #8]
4000c798:	e58e000c 	str	r0, [lr, #12]
4000c79c:	e580e008 	str	lr, [r0, #8]
4000c7a0:	e0833002 	add	r3, r3, r2
4000c7a4:	e59f20c8 	ldr	r2, [pc, #200]	; 4000c874 <_free_r+0x260>
4000c7a8:	e5920000 	ldr	r0, [r2]
4000c7ac:	e3832001 	orr	r2, r3, #1
4000c7b0:	e1530000 	cmp	r3, r0
4000c7b4:	e58c2004 	str	r2, [ip, #4]
4000c7b8:	e581c008 	str	ip, [r1, #8]
4000c7bc:	3affffdd 	bcc	4000c738 <_free_r+0x124>
4000c7c0:	e59f30b0 	ldr	r3, [pc, #176]	; 4000c878 <_free_r+0x264>
4000c7c4:	e1a00006 	mov	r0, r6
4000c7c8:	e5931000 	ldr	r1, [r3]
4000c7cc:	ebffff50 	bl	4000c514 <_malloc_trim_r>
4000c7d0:	eaffffd8 	b	4000c738 <_free_r+0x124>
4000c7d4:	e3832001 	orr	r2, r3, #1
4000c7d8:	e581c014 	str	ip, [r1, #20]
4000c7dc:	e581c010 	str	ip, [r1, #16]
4000c7e0:	e58c000c 	str	r0, [ip, #12]
4000c7e4:	e58c0008 	str	r0, [ip, #8]
4000c7e8:	e58c2004 	str	r2, [ip, #4]
4000c7ec:	e78c3003 	str	r3, [ip, r3]
4000c7f0:	eaffffd0 	b	4000c738 <_free_r+0x124>
4000c7f4:	e3520014 	cmp	r2, #20
4000c7f8:	9282e05b 	addls	lr, r2, #91	; 0x5b
4000c7fc:	91a0008e 	lslls	r0, lr, #1
4000c800:	9affffbb 	bls	4000c6f4 <_free_r+0xe0>
4000c804:	e3520054 	cmp	r2, #84	; 0x54
4000c808:	8a00000a 	bhi	4000c838 <_free_r+0x224>
4000c80c:	e1a0e623 	lsr	lr, r3, #12
4000c810:	e28ee06e 	add	lr, lr, #110	; 0x6e
4000c814:	e1a0008e 	lsl	r0, lr, #1
4000c818:	eaffffb5 	b	4000c6f4 <_free_r+0xe0>
4000c81c:	e5913004 	ldr	r3, [r1, #4]
4000c820:	e1a0e14e 	asr	lr, lr, #2
4000c824:	e3a00001 	mov	r0, #1
4000c828:	e1830e10 	orr	r0, r3, r0, lsl lr
4000c82c:	e1a03002 	mov	r3, r2
4000c830:	e5810004 	str	r0, [r1, #4]
4000c834:	eaffffbb 	b	4000c728 <_free_r+0x114>
4000c838:	e3520f55 	cmp	r2, #340	; 0x154
4000c83c:	91a0e7a3 	lsrls	lr, r3, #15
4000c840:	928ee077 	addls	lr, lr, #119	; 0x77
4000c844:	91a0008e 	lslls	r0, lr, #1
4000c848:	9affffa9 	bls	4000c6f4 <_free_r+0xe0>
4000c84c:	e59f0028 	ldr	r0, [pc, #40]	; 4000c87c <_free_r+0x268>
4000c850:	e1520000 	cmp	r2, r0
4000c854:	91a0e923 	lsrls	lr, r3, #18
4000c858:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000c85c:	91a0008e 	lslls	r0, lr, #1
4000c860:	83a000fc 	movhi	r0, #252	; 0xfc
4000c864:	83a0e07e 	movhi	lr, #126	; 0x7e
4000c868:	eaffffa1 	b	4000c6f4 <_free_r+0xe0>
4000c86c:	40017734 	andmi	r7, r1, r4, lsr r7
4000c870:	4001773c 	andmi	r7, r1, ip, lsr r7
4000c874:	40017b40 	andmi	r7, r1, r0, asr #22
4000c878:	40017c2c 	andmi	r7, r1, ip, lsr #24
4000c87c:	00000554 	andeq	r0, r0, r4, asr r5

4000c880 <memmove>:
4000c880:	e1500001 	cmp	r0, r1
4000c884:	e92d00f0 	push	{r4, r5, r6, r7}
4000c888:	9a00000e 	bls	4000c8c8 <memmove+0x48>
4000c88c:	e081c002 	add	ip, r1, r2
4000c890:	e150000c 	cmp	r0, ip
4000c894:	2a00000b 	bcs	4000c8c8 <memmove+0x48>
4000c898:	e3520000 	cmp	r2, #0
4000c89c:	e0803002 	add	r3, r0, r2
4000c8a0:	e2422001 	sub	r2, r2, #1
4000c8a4:	0a000005 	beq	4000c8c0 <memmove+0x40>
4000c8a8:	e1a0100c 	mov	r1, ip
4000c8ac:	e2422001 	sub	r2, r2, #1
4000c8b0:	e571c001 	ldrb	ip, [r1, #-1]!
4000c8b4:	e3720001 	cmn	r2, #1
4000c8b8:	e563c001 	strb	ip, [r3, #-1]!
4000c8bc:	1afffffa 	bne	4000c8ac <memmove+0x2c>
4000c8c0:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c8c4:	e12fff1e 	bx	lr
4000c8c8:	e352000f 	cmp	r2, #15
4000c8cc:	8a000009 	bhi	4000c8f8 <memmove+0x78>
4000c8d0:	e1a03000 	mov	r3, r0
4000c8d4:	e3520000 	cmp	r2, #0
4000c8d8:	0afffff8 	beq	4000c8c0 <memmove+0x40>
4000c8dc:	e0832002 	add	r2, r3, r2
4000c8e0:	e4d1c001 	ldrb	ip, [r1], #1
4000c8e4:	e4c3c001 	strb	ip, [r3], #1
4000c8e8:	e1530002 	cmp	r3, r2
4000c8ec:	1afffffb 	bne	4000c8e0 <memmove+0x60>
4000c8f0:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c8f4:	e12fff1e 	bx	lr
4000c8f8:	e1803001 	orr	r3, r0, r1
4000c8fc:	e3130003 	tst	r3, #3
4000c900:	1a000027 	bne	4000c9a4 <memmove+0x124>
4000c904:	e2426010 	sub	r6, r2, #16
4000c908:	e1a06226 	lsr	r6, r6, #4
4000c90c:	e0805206 	add	r5, r0, r6, lsl #4
4000c910:	e2855010 	add	r5, r5, #16
4000c914:	e1a0c001 	mov	ip, r1
4000c918:	e1a03000 	mov	r3, r0
4000c91c:	e59c4000 	ldr	r4, [ip]
4000c920:	e5834000 	str	r4, [r3]
4000c924:	e59c4004 	ldr	r4, [ip, #4]
4000c928:	e5834004 	str	r4, [r3, #4]
4000c92c:	e59c4008 	ldr	r4, [ip, #8]
4000c930:	e5834008 	str	r4, [r3, #8]
4000c934:	e59c400c 	ldr	r4, [ip, #12]
4000c938:	e2833010 	add	r3, r3, #16
4000c93c:	e5034004 	str	r4, [r3, #-4]
4000c940:	e1530005 	cmp	r3, r5
4000c944:	e28cc010 	add	ip, ip, #16
4000c948:	1afffff3 	bne	4000c91c <memmove+0x9c>
4000c94c:	e2863001 	add	r3, r6, #1
4000c950:	e202700f 	and	r7, r2, #15
4000c954:	e1a03203 	lsl	r3, r3, #4
4000c958:	e3570003 	cmp	r7, #3
4000c95c:	e0811003 	add	r1, r1, r3
4000c960:	e0803003 	add	r3, r0, r3
4000c964:	9a000010 	bls	4000c9ac <memmove+0x12c>
4000c968:	e1a05001 	mov	r5, r1
4000c96c:	e1a04003 	mov	r4, r3
4000c970:	e1a0c007 	mov	ip, r7
4000c974:	e24cc004 	sub	ip, ip, #4
4000c978:	e4956004 	ldr	r6, [r5], #4
4000c97c:	e35c0003 	cmp	ip, #3
4000c980:	e4846004 	str	r6, [r4], #4
4000c984:	8afffffa 	bhi	4000c974 <memmove+0xf4>
4000c988:	e247c004 	sub	ip, r7, #4
4000c98c:	e3ccc003 	bic	ip, ip, #3
4000c990:	e28cc004 	add	ip, ip, #4
4000c994:	e083300c 	add	r3, r3, ip
4000c998:	e081100c 	add	r1, r1, ip
4000c99c:	e2022003 	and	r2, r2, #3
4000c9a0:	eaffffcb 	b	4000c8d4 <memmove+0x54>
4000c9a4:	e1a03000 	mov	r3, r0
4000c9a8:	eaffffcb 	b	4000c8dc <memmove+0x5c>
4000c9ac:	e1a02007 	mov	r2, r7
4000c9b0:	eaffffc7 	b	4000c8d4 <memmove+0x54>

4000c9b4 <memset>:
4000c9b4:	e3100003 	tst	r0, #3
4000c9b8:	e92d0070 	push	{r4, r5, r6}
4000c9bc:	0a000037 	beq	4000caa0 <memset+0xec>
4000c9c0:	e3520000 	cmp	r2, #0
4000c9c4:	e2422001 	sub	r2, r2, #1
4000c9c8:	0a000032 	beq	4000ca98 <memset+0xe4>
4000c9cc:	e201c0ff 	and	ip, r1, #255	; 0xff
4000c9d0:	e1a03000 	mov	r3, r0
4000c9d4:	ea000002 	b	4000c9e4 <memset+0x30>
4000c9d8:	e3520000 	cmp	r2, #0
4000c9dc:	e2422001 	sub	r2, r2, #1
4000c9e0:	0a00002c 	beq	4000ca98 <memset+0xe4>
4000c9e4:	e4c3c001 	strb	ip, [r3], #1
4000c9e8:	e3130003 	tst	r3, #3
4000c9ec:	1afffff9 	bne	4000c9d8 <memset+0x24>
4000c9f0:	e3520003 	cmp	r2, #3
4000c9f4:	9a000020 	bls	4000ca7c <memset+0xc8>
4000c9f8:	e20140ff 	and	r4, r1, #255	; 0xff
4000c9fc:	e1844404 	orr	r4, r4, r4, lsl #8
4000ca00:	e352000f 	cmp	r2, #15
4000ca04:	e1844804 	orr	r4, r4, r4, lsl #16
4000ca08:	9a000010 	bls	4000ca50 <memset+0x9c>
4000ca0c:	e2426010 	sub	r6, r2, #16
4000ca10:	e1a06226 	lsr	r6, r6, #4
4000ca14:	e2835010 	add	r5, r3, #16
4000ca18:	e0855206 	add	r5, r5, r6, lsl #4
4000ca1c:	e1a0c003 	mov	ip, r3
4000ca20:	e58c4000 	str	r4, [ip]
4000ca24:	e58c4004 	str	r4, [ip, #4]
4000ca28:	e58c4008 	str	r4, [ip, #8]
4000ca2c:	e58c400c 	str	r4, [ip, #12]
4000ca30:	e28cc010 	add	ip, ip, #16
4000ca34:	e15c0005 	cmp	ip, r5
4000ca38:	1afffff8 	bne	4000ca20 <memset+0x6c>
4000ca3c:	e202200f 	and	r2, r2, #15
4000ca40:	e2866001 	add	r6, r6, #1
4000ca44:	e3520003 	cmp	r2, #3
4000ca48:	e0833206 	add	r3, r3, r6, lsl #4
4000ca4c:	9a00000a 	bls	4000ca7c <memset+0xc8>
4000ca50:	e1a05003 	mov	r5, r3
4000ca54:	e1a0c002 	mov	ip, r2
4000ca58:	e24cc004 	sub	ip, ip, #4
4000ca5c:	e35c0003 	cmp	ip, #3
4000ca60:	e4854004 	str	r4, [r5], #4
4000ca64:	8afffffb 	bhi	4000ca58 <memset+0xa4>
4000ca68:	e242c004 	sub	ip, r2, #4
4000ca6c:	e3ccc003 	bic	ip, ip, #3
4000ca70:	e28cc004 	add	ip, ip, #4
4000ca74:	e083300c 	add	r3, r3, ip
4000ca78:	e2022003 	and	r2, r2, #3
4000ca7c:	e3520000 	cmp	r2, #0
4000ca80:	120110ff 	andne	r1, r1, #255	; 0xff
4000ca84:	10832002 	addne	r2, r3, r2
4000ca88:	0a000002 	beq	4000ca98 <memset+0xe4>
4000ca8c:	e4c31001 	strb	r1, [r3], #1
4000ca90:	e1530002 	cmp	r3, r2
4000ca94:	1afffffc 	bne	4000ca8c <memset+0xd8>
4000ca98:	e8bd0070 	pop	{r4, r5, r6}
4000ca9c:	e12fff1e 	bx	lr
4000caa0:	e1a03000 	mov	r3, r0
4000caa4:	eaffffd1 	b	4000c9f0 <memset+0x3c>

4000caa8 <_realloc_r>:
4000caa8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000caac:	e2514000 	subs	r4, r1, #0
4000cab0:	e24dd00c 	sub	sp, sp, #12
4000cab4:	e1a08002 	mov	r8, r2
4000cab8:	e1a09000 	mov	r9, r0
4000cabc:	0a0000d1 	beq	4000ce08 <_realloc_r+0x360>
4000cac0:	ebfff5c4 	bl	4000a1d8 <__malloc_lock>
4000cac4:	e288600b 	add	r6, r8, #11
4000cac8:	e3560016 	cmp	r6, #22
4000cacc:	83c66007 	bichi	r6, r6, #7
4000cad0:	93a02010 	movls	r2, #16
4000cad4:	81a00fa6 	lsrhi	r0, r6, #31
4000cad8:	91a06002 	movls	r6, r2
4000cadc:	93a00000 	movls	r0, #0
4000cae0:	e5143004 	ldr	r3, [r4, #-4]
4000cae4:	81a02006 	movhi	r2, r6
4000cae8:	e1560008 	cmp	r6, r8
4000caec:	33800001 	orrcc	r0, r0, #1
4000caf0:	e3500000 	cmp	r0, #0
4000caf4:	e3c35003 	bic	r5, r3, #3
4000caf8:	13a0300c 	movne	r3, #12
4000cafc:	e2447008 	sub	r7, r4, #8
4000cb00:	15893000 	strne	r3, [r9]
4000cb04:	13a00000 	movne	r0, #0
4000cb08:	1a000056 	bne	4000cc68 <_realloc_r+0x1c0>
4000cb0c:	e1550002 	cmp	r5, r2
4000cb10:	aa000047 	bge	4000cc34 <_realloc_r+0x18c>
4000cb14:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000d010 <_realloc_r+0x568>
4000cb18:	e59ac008 	ldr	ip, [sl, #8]
4000cb1c:	e0871005 	add	r1, r7, r5
4000cb20:	e15c0001 	cmp	ip, r1
4000cb24:	0a0000bc 	beq	4000ce1c <_realloc_r+0x374>
4000cb28:	e591e004 	ldr	lr, [r1, #4]
4000cb2c:	e3ceb001 	bic	fp, lr, #1
4000cb30:	e081b00b 	add	fp, r1, fp
4000cb34:	e59bb004 	ldr	fp, [fp, #4]
4000cb38:	e31b0001 	tst	fp, #1
4000cb3c:	11a01000 	movne	r1, r0
4000cb40:	0a000058 	beq	4000cca8 <_realloc_r+0x200>
4000cb44:	e3130001 	tst	r3, #1
4000cb48:	1a00008d 	bne	4000cd84 <_realloc_r+0x2dc>
4000cb4c:	e514b008 	ldr	fp, [r4, #-8]
4000cb50:	e06bb007 	rsb	fp, fp, r7
4000cb54:	e59b3004 	ldr	r3, [fp, #4]
4000cb58:	e3510000 	cmp	r1, #0
4000cb5c:	e3c33003 	bic	r3, r3, #3
4000cb60:	e0833005 	add	r3, r3, r5
4000cb64:	0a000059 	beq	4000ccd0 <_realloc_r+0x228>
4000cb68:	e151000c 	cmp	r1, ip
4000cb6c:	e080c003 	add	ip, r0, r3
4000cb70:	0a0000de 	beq	4000cef0 <_realloc_r+0x448>
4000cb74:	e15c0002 	cmp	ip, r2
4000cb78:	ba000054 	blt	4000ccd0 <_realloc_r+0x228>
4000cb7c:	e2812008 	add	r2, r1, #8
4000cb80:	e892000c 	ldm	r2, {r2, r3}
4000cb84:	e582300c 	str	r3, [r2, #12]
4000cb88:	e5832008 	str	r2, [r3, #8]
4000cb8c:	e1a0700b 	mov	r7, fp
4000cb90:	e59b300c 	ldr	r3, [fp, #12]
4000cb94:	e5b71008 	ldr	r1, [r7, #8]!
4000cb98:	e2452004 	sub	r2, r5, #4
4000cb9c:	e3520024 	cmp	r2, #36	; 0x24
4000cba0:	e581300c 	str	r3, [r1, #12]
4000cba4:	e5831008 	str	r1, [r3, #8]
4000cba8:	8a00010a 	bhi	4000cfd8 <_realloc_r+0x530>
4000cbac:	e3520013 	cmp	r2, #19
4000cbb0:	91a03007 	movls	r3, r7
4000cbb4:	9a000014 	bls	4000cc0c <_realloc_r+0x164>
4000cbb8:	e5943000 	ldr	r3, [r4]
4000cbbc:	e58b3008 	str	r3, [fp, #8]
4000cbc0:	e5943004 	ldr	r3, [r4, #4]
4000cbc4:	e352001b 	cmp	r2, #27
4000cbc8:	e58b300c 	str	r3, [fp, #12]
4000cbcc:	92844008 	addls	r4, r4, #8
4000cbd0:	928b3010 	addls	r3, fp, #16
4000cbd4:	9a00000c 	bls	4000cc0c <_realloc_r+0x164>
4000cbd8:	e5943008 	ldr	r3, [r4, #8]
4000cbdc:	e58b3010 	str	r3, [fp, #16]
4000cbe0:	e594300c 	ldr	r3, [r4, #12]
4000cbe4:	e58b3014 	str	r3, [fp, #20]
4000cbe8:	e3520024 	cmp	r2, #36	; 0x24
4000cbec:	05943010 	ldreq	r3, [r4, #16]
4000cbf0:	058b3018 	streq	r3, [fp, #24]
4000cbf4:	05942014 	ldreq	r2, [r4, #20]
4000cbf8:	058b201c 	streq	r2, [fp, #28]
4000cbfc:	12844010 	addne	r4, r4, #16
4000cc00:	128b3018 	addne	r3, fp, #24
4000cc04:	028b3020 	addeq	r3, fp, #32
4000cc08:	02844018 	addeq	r4, r4, #24
4000cc0c:	e5942000 	ldr	r2, [r4]
4000cc10:	e5832000 	str	r2, [r3]
4000cc14:	e5942004 	ldr	r2, [r4, #4]
4000cc18:	e5832004 	str	r2, [r3, #4]
4000cc1c:	e5942008 	ldr	r2, [r4, #8]
4000cc20:	e5832008 	str	r2, [r3, #8]
4000cc24:	e59b3004 	ldr	r3, [fp, #4]
4000cc28:	e1a04007 	mov	r4, r7
4000cc2c:	e1a0500c 	mov	r5, ip
4000cc30:	e1a0700b 	mov	r7, fp
4000cc34:	e0662005 	rsb	r2, r6, r5
4000cc38:	e352000f 	cmp	r2, #15
4000cc3c:	e2033001 	and	r3, r3, #1
4000cc40:	8a00000b 	bhi	4000cc74 <_realloc_r+0x1cc>
4000cc44:	e1833005 	orr	r3, r3, r5
4000cc48:	e5873004 	str	r3, [r7, #4]
4000cc4c:	e0875005 	add	r5, r7, r5
4000cc50:	e5953004 	ldr	r3, [r5, #4]
4000cc54:	e3833001 	orr	r3, r3, #1
4000cc58:	e5853004 	str	r3, [r5, #4]
4000cc5c:	e1a00009 	mov	r0, r9
4000cc60:	ebfff55d 	bl	4000a1dc <__malloc_unlock>
4000cc64:	e1a00004 	mov	r0, r4
4000cc68:	e28dd00c 	add	sp, sp, #12
4000cc6c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cc70:	e12fff1e 	bx	lr
4000cc74:	e0871006 	add	r1, r7, r6
4000cc78:	e1833006 	orr	r3, r3, r6
4000cc7c:	e3820001 	orr	r0, r2, #1
4000cc80:	e5873004 	str	r3, [r7, #4]
4000cc84:	e5810004 	str	r0, [r1, #4]
4000cc88:	e0812002 	add	r2, r1, r2
4000cc8c:	e5923004 	ldr	r3, [r2, #4]
4000cc90:	e3833001 	orr	r3, r3, #1
4000cc94:	e2811008 	add	r1, r1, #8
4000cc98:	e5823004 	str	r3, [r2, #4]
4000cc9c:	e1a00009 	mov	r0, r9
4000cca0:	ebfffe5b 	bl	4000c614 <_free_r>
4000cca4:	eaffffec 	b	4000cc5c <_realloc_r+0x1b4>
4000cca8:	e3ce0003 	bic	r0, lr, #3
4000ccac:	e080e005 	add	lr, r0, r5
4000ccb0:	e15e0002 	cmp	lr, r2
4000ccb4:	baffffa2 	blt	4000cb44 <_realloc_r+0x9c>
4000ccb8:	e2811008 	add	r1, r1, #8
4000ccbc:	e8910006 	ldm	r1, {r1, r2}
4000ccc0:	e1a0500e 	mov	r5, lr
4000ccc4:	e581200c 	str	r2, [r1, #12]
4000ccc8:	e5821008 	str	r1, [r2, #8]
4000cccc:	eaffffd8 	b	4000cc34 <_realloc_r+0x18c>
4000ccd0:	e1530002 	cmp	r3, r2
4000ccd4:	ba00002a 	blt	4000cd84 <_realloc_r+0x2dc>
4000ccd8:	e1a0700b 	mov	r7, fp
4000ccdc:	e5b70008 	ldr	r0, [r7, #8]!
4000cce0:	e59b100c 	ldr	r1, [fp, #12]
4000cce4:	e2452004 	sub	r2, r5, #4
4000cce8:	e3520024 	cmp	r2, #36	; 0x24
4000ccec:	e580100c 	str	r1, [r0, #12]
4000ccf0:	e5810008 	str	r0, [r1, #8]
4000ccf4:	8a000072 	bhi	4000cec4 <_realloc_r+0x41c>
4000ccf8:	e3520013 	cmp	r2, #19
4000ccfc:	91a02007 	movls	r2, r7
4000cd00:	9a000014 	bls	4000cd58 <_realloc_r+0x2b0>
4000cd04:	e5941000 	ldr	r1, [r4]
4000cd08:	e58b1008 	str	r1, [fp, #8]
4000cd0c:	e5941004 	ldr	r1, [r4, #4]
4000cd10:	e352001b 	cmp	r2, #27
4000cd14:	e58b100c 	str	r1, [fp, #12]
4000cd18:	92844008 	addls	r4, r4, #8
4000cd1c:	928b2010 	addls	r2, fp, #16
4000cd20:	9a00000c 	bls	4000cd58 <_realloc_r+0x2b0>
4000cd24:	e5941008 	ldr	r1, [r4, #8]
4000cd28:	e58b1010 	str	r1, [fp, #16]
4000cd2c:	e594100c 	ldr	r1, [r4, #12]
4000cd30:	e58b1014 	str	r1, [fp, #20]
4000cd34:	e3520024 	cmp	r2, #36	; 0x24
4000cd38:	05942010 	ldreq	r2, [r4, #16]
4000cd3c:	058b2018 	streq	r2, [fp, #24]
4000cd40:	05941014 	ldreq	r1, [r4, #20]
4000cd44:	058b101c 	streq	r1, [fp, #28]
4000cd48:	12844010 	addne	r4, r4, #16
4000cd4c:	128b2018 	addne	r2, fp, #24
4000cd50:	028b2020 	addeq	r2, fp, #32
4000cd54:	02844018 	addeq	r4, r4, #24
4000cd58:	e5941000 	ldr	r1, [r4]
4000cd5c:	e5821000 	str	r1, [r2]
4000cd60:	e5941004 	ldr	r1, [r4, #4]
4000cd64:	e5821004 	str	r1, [r2, #4]
4000cd68:	e5941008 	ldr	r1, [r4, #8]
4000cd6c:	e5821008 	str	r1, [r2, #8]
4000cd70:	e1a04007 	mov	r4, r7
4000cd74:	e1a05003 	mov	r5, r3
4000cd78:	e1a0700b 	mov	r7, fp
4000cd7c:	e59b3004 	ldr	r3, [fp, #4]
4000cd80:	eaffffab 	b	4000cc34 <_realloc_r+0x18c>
4000cd84:	e1a01008 	mov	r1, r8
4000cd88:	e1a00009 	mov	r0, r9
4000cd8c:	ebfff2c5 	bl	400098a8 <_malloc_r>
4000cd90:	e2508000 	subs	r8, r0, #0
4000cd94:	0a000015 	beq	4000cdf0 <_realloc_r+0x348>
4000cd98:	e5143004 	ldr	r3, [r4, #-4]
4000cd9c:	e3c32001 	bic	r2, r3, #1
4000cda0:	e0872002 	add	r2, r7, r2
4000cda4:	e2481008 	sub	r1, r8, #8
4000cda8:	e1510002 	cmp	r1, r2
4000cdac:	0a000085 	beq	4000cfc8 <_realloc_r+0x520>
4000cdb0:	e2452004 	sub	r2, r5, #4
4000cdb4:	e3520024 	cmp	r2, #36	; 0x24
4000cdb8:	8a000049 	bhi	4000cee4 <_realloc_r+0x43c>
4000cdbc:	e3520013 	cmp	r2, #19
4000cdc0:	91a03008 	movls	r3, r8
4000cdc4:	91a02004 	movls	r2, r4
4000cdc8:	8a000027 	bhi	4000ce6c <_realloc_r+0x3c4>
4000cdcc:	e5921000 	ldr	r1, [r2]
4000cdd0:	e5831000 	str	r1, [r3]
4000cdd4:	e5921004 	ldr	r1, [r2, #4]
4000cdd8:	e5831004 	str	r1, [r3, #4]
4000cddc:	e5922008 	ldr	r2, [r2, #8]
4000cde0:	e5832008 	str	r2, [r3, #8]
4000cde4:	e1a01004 	mov	r1, r4
4000cde8:	e1a00009 	mov	r0, r9
4000cdec:	ebfffe08 	bl	4000c614 <_free_r>
4000cdf0:	e1a00009 	mov	r0, r9
4000cdf4:	ebfff4f8 	bl	4000a1dc <__malloc_unlock>
4000cdf8:	e1a00008 	mov	r0, r8
4000cdfc:	e28dd00c 	add	sp, sp, #12
4000ce00:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ce04:	e12fff1e 	bx	lr
4000ce08:	e1a01002 	mov	r1, r2
4000ce0c:	ebfff2a5 	bl	400098a8 <_malloc_r>
4000ce10:	e28dd00c 	add	sp, sp, #12
4000ce14:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ce18:	e12fff1e 	bx	lr
4000ce1c:	e59c0004 	ldr	r0, [ip, #4]
4000ce20:	e3c00003 	bic	r0, r0, #3
4000ce24:	e0801005 	add	r1, r0, r5
4000ce28:	e286e010 	add	lr, r6, #16
4000ce2c:	e151000e 	cmp	r1, lr
4000ce30:	b1a0100c 	movlt	r1, ip
4000ce34:	baffff42 	blt	4000cb44 <_realloc_r+0x9c>
4000ce38:	e0663001 	rsb	r3, r6, r1
4000ce3c:	e0877006 	add	r7, r7, r6
4000ce40:	e3833001 	orr	r3, r3, #1
4000ce44:	e58a7008 	str	r7, [sl, #8]
4000ce48:	e5873004 	str	r3, [r7, #4]
4000ce4c:	e5143004 	ldr	r3, [r4, #-4]
4000ce50:	e2033001 	and	r3, r3, #1
4000ce54:	e1866003 	orr	r6, r6, r3
4000ce58:	e1a00009 	mov	r0, r9
4000ce5c:	e5046004 	str	r6, [r4, #-4]
4000ce60:	ebfff4dd 	bl	4000a1dc <__malloc_unlock>
4000ce64:	e1a00004 	mov	r0, r4
4000ce68:	eaffff7e 	b	4000cc68 <_realloc_r+0x1c0>
4000ce6c:	e5943000 	ldr	r3, [r4]
4000ce70:	e5883000 	str	r3, [r8]
4000ce74:	e5943004 	ldr	r3, [r4, #4]
4000ce78:	e352001b 	cmp	r2, #27
4000ce7c:	e5883004 	str	r3, [r8, #4]
4000ce80:	92842008 	addls	r2, r4, #8
4000ce84:	92883008 	addls	r3, r8, #8
4000ce88:	9affffcf 	bls	4000cdcc <_realloc_r+0x324>
4000ce8c:	e5943008 	ldr	r3, [r4, #8]
4000ce90:	e5883008 	str	r3, [r8, #8]
4000ce94:	e594300c 	ldr	r3, [r4, #12]
4000ce98:	e588300c 	str	r3, [r8, #12]
4000ce9c:	e3520024 	cmp	r2, #36	; 0x24
4000cea0:	05943010 	ldreq	r3, [r4, #16]
4000cea4:	05883010 	streq	r3, [r8, #16]
4000cea8:	05942014 	ldreq	r2, [r4, #20]
4000ceac:	12883010 	addne	r3, r8, #16
4000ceb0:	05882014 	streq	r2, [r8, #20]
4000ceb4:	12842010 	addne	r2, r4, #16
4000ceb8:	02883018 	addeq	r3, r8, #24
4000cebc:	02842018 	addeq	r2, r4, #24
4000cec0:	eaffffc1 	b	4000cdcc <_realloc_r+0x324>
4000cec4:	e1a01004 	mov	r1, r4
4000cec8:	e1a00007 	mov	r0, r7
4000cecc:	e1a05003 	mov	r5, r3
4000ced0:	e1a04007 	mov	r4, r7
4000ced4:	ebfffe69 	bl	4000c880 <memmove>
4000ced8:	e1a0700b 	mov	r7, fp
4000cedc:	e59b3004 	ldr	r3, [fp, #4]
4000cee0:	eaffff53 	b	4000cc34 <_realloc_r+0x18c>
4000cee4:	e1a01004 	mov	r1, r4
4000cee8:	ebfffe64 	bl	4000c880 <memmove>
4000ceec:	eaffffbc 	b	4000cde4 <_realloc_r+0x33c>
4000cef0:	e2861010 	add	r1, r6, #16
4000cef4:	e15c0001 	cmp	ip, r1
4000cef8:	baffff74 	blt	4000ccd0 <_realloc_r+0x228>
4000cefc:	e1a0700b 	mov	r7, fp
4000cf00:	e5b71008 	ldr	r1, [r7, #8]!
4000cf04:	e59b300c 	ldr	r3, [fp, #12]
4000cf08:	e2452004 	sub	r2, r5, #4
4000cf0c:	e3520024 	cmp	r2, #36	; 0x24
4000cf10:	e581300c 	str	r3, [r1, #12]
4000cf14:	e5831008 	str	r1, [r3, #8]
4000cf18:	8a000036 	bhi	4000cff8 <_realloc_r+0x550>
4000cf1c:	e3520013 	cmp	r2, #19
4000cf20:	91a03007 	movls	r3, r7
4000cf24:	9a000014 	bls	4000cf7c <_realloc_r+0x4d4>
4000cf28:	e5943000 	ldr	r3, [r4]
4000cf2c:	e58b3008 	str	r3, [fp, #8]
4000cf30:	e5943004 	ldr	r3, [r4, #4]
4000cf34:	e352001b 	cmp	r2, #27
4000cf38:	e58b300c 	str	r3, [fp, #12]
4000cf3c:	92844008 	addls	r4, r4, #8
4000cf40:	928b3010 	addls	r3, fp, #16
4000cf44:	9a00000c 	bls	4000cf7c <_realloc_r+0x4d4>
4000cf48:	e5943008 	ldr	r3, [r4, #8]
4000cf4c:	e58b3010 	str	r3, [fp, #16]
4000cf50:	e594300c 	ldr	r3, [r4, #12]
4000cf54:	e58b3014 	str	r3, [fp, #20]
4000cf58:	e3520024 	cmp	r2, #36	; 0x24
4000cf5c:	05943010 	ldreq	r3, [r4, #16]
4000cf60:	058b3018 	streq	r3, [fp, #24]
4000cf64:	05942014 	ldreq	r2, [r4, #20]
4000cf68:	058b201c 	streq	r2, [fp, #28]
4000cf6c:	12844010 	addne	r4, r4, #16
4000cf70:	128b3018 	addne	r3, fp, #24
4000cf74:	028b3020 	addeq	r3, fp, #32
4000cf78:	02844018 	addeq	r4, r4, #24
4000cf7c:	e5942000 	ldr	r2, [r4]
4000cf80:	e5832000 	str	r2, [r3]
4000cf84:	e5942004 	ldr	r2, [r4, #4]
4000cf88:	e5832004 	str	r2, [r3, #4]
4000cf8c:	e5942008 	ldr	r2, [r4, #8]
4000cf90:	e5832008 	str	r2, [r3, #8]
4000cf94:	e066200c 	rsb	r2, r6, ip
4000cf98:	e08b3006 	add	r3, fp, r6
4000cf9c:	e3822001 	orr	r2, r2, #1
4000cfa0:	e58a3008 	str	r3, [sl, #8]
4000cfa4:	e5832004 	str	r2, [r3, #4]
4000cfa8:	e59b3004 	ldr	r3, [fp, #4]
4000cfac:	e2033001 	and	r3, r3, #1
4000cfb0:	e1866003 	orr	r6, r6, r3
4000cfb4:	e1a00009 	mov	r0, r9
4000cfb8:	e58b6004 	str	r6, [fp, #4]
4000cfbc:	ebfff486 	bl	4000a1dc <__malloc_unlock>
4000cfc0:	e1a00007 	mov	r0, r7
4000cfc4:	eaffff27 	b	4000cc68 <_realloc_r+0x1c0>
4000cfc8:	e5182004 	ldr	r2, [r8, #-4]
4000cfcc:	e3c22003 	bic	r2, r2, #3
4000cfd0:	e0855002 	add	r5, r5, r2
4000cfd4:	eaffff16 	b	4000cc34 <_realloc_r+0x18c>
4000cfd8:	e1a01004 	mov	r1, r4
4000cfdc:	e1a00007 	mov	r0, r7
4000cfe0:	e1a0500c 	mov	r5, ip
4000cfe4:	e1a04007 	mov	r4, r7
4000cfe8:	ebfffe24 	bl	4000c880 <memmove>
4000cfec:	e1a0700b 	mov	r7, fp
4000cff0:	e59b3004 	ldr	r3, [fp, #4]
4000cff4:	eaffff0e 	b	4000cc34 <_realloc_r+0x18c>
4000cff8:	e1a01004 	mov	r1, r4
4000cffc:	e1a00007 	mov	r0, r7
4000d000:	e58dc004 	str	ip, [sp, #4]
4000d004:	ebfffe1d 	bl	4000c880 <memmove>
4000d008:	e59dc004 	ldr	ip, [sp, #4]
4000d00c:	eaffffe0 	b	4000cf94 <_realloc_r+0x4ec>
4000d010:	40017734 	andmi	r7, r1, r4, lsr r7

4000d014 <cleanup_glue>:
4000d014:	e92d4038 	push	{r3, r4, r5, lr}
4000d018:	e1a04001 	mov	r4, r1
4000d01c:	e5911000 	ldr	r1, [r1]
4000d020:	e3510000 	cmp	r1, #0
4000d024:	e1a05000 	mov	r5, r0
4000d028:	1bfffff9 	blne	4000d014 <cleanup_glue>
4000d02c:	e1a00005 	mov	r0, r5
4000d030:	e1a01004 	mov	r1, r4
4000d034:	ebfffd76 	bl	4000c614 <_free_r>
4000d038:	e8bd4038 	pop	{r3, r4, r5, lr}
4000d03c:	e12fff1e 	bx	lr

4000d040 <_reclaim_reent>:
4000d040:	e59f30fc 	ldr	r3, [pc, #252]	; 4000d144 <_reclaim_reent+0x104>
4000d044:	e5933000 	ldr	r3, [r3]
4000d048:	e1500003 	cmp	r0, r3
4000d04c:	e92d4070 	push	{r4, r5, r6, lr}
4000d050:	e1a05000 	mov	r5, r0
4000d054:	0a00002e 	beq	4000d114 <_reclaim_reent+0xd4>
4000d058:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000d05c:	e3520000 	cmp	r2, #0
4000d060:	0a000013 	beq	4000d0b4 <_reclaim_reent+0x74>
4000d064:	e3a03000 	mov	r3, #0
4000d068:	e1a06003 	mov	r6, r3
4000d06c:	e7921103 	ldr	r1, [r2, r3, lsl #2]
4000d070:	e3510000 	cmp	r1, #0
4000d074:	1a000001 	bne	4000d080 <_reclaim_reent+0x40>
4000d078:	ea000006 	b	4000d098 <_reclaim_reent+0x58>
4000d07c:	e1a01004 	mov	r1, r4
4000d080:	e5914000 	ldr	r4, [r1]
4000d084:	e1a00005 	mov	r0, r5
4000d088:	ebfffd61 	bl	4000c614 <_free_r>
4000d08c:	e3540000 	cmp	r4, #0
4000d090:	1afffff9 	bne	4000d07c <_reclaim_reent+0x3c>
4000d094:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
4000d098:	e2866001 	add	r6, r6, #1
4000d09c:	e3560020 	cmp	r6, #32
4000d0a0:	e1a03006 	mov	r3, r6
4000d0a4:	1afffff0 	bne	4000d06c <_reclaim_reent+0x2c>
4000d0a8:	e1a01002 	mov	r1, r2
4000d0ac:	e1a00005 	mov	r0, r5
4000d0b0:	ebfffd57 	bl	4000c614 <_free_r>
4000d0b4:	e5951040 	ldr	r1, [r5, #64]	; 0x40
4000d0b8:	e3510000 	cmp	r1, #0
4000d0bc:	11a00005 	movne	r0, r5
4000d0c0:	1bfffd53 	blne	4000c614 <_free_r>
4000d0c4:	e5951148 	ldr	r1, [r5, #328]	; 0x148
4000d0c8:	e3510000 	cmp	r1, #0
4000d0cc:	0a000009 	beq	4000d0f8 <_reclaim_reent+0xb8>
4000d0d0:	e2856f53 	add	r6, r5, #332	; 0x14c
4000d0d4:	e1510006 	cmp	r1, r6
4000d0d8:	1a000001 	bne	4000d0e4 <_reclaim_reent+0xa4>
4000d0dc:	ea000005 	b	4000d0f8 <_reclaim_reent+0xb8>
4000d0e0:	e1a01004 	mov	r1, r4
4000d0e4:	e5914000 	ldr	r4, [r1]
4000d0e8:	e1a00005 	mov	r0, r5
4000d0ec:	ebfffd48 	bl	4000c614 <_free_r>
4000d0f0:	e1560004 	cmp	r6, r4
4000d0f4:	1afffff9 	bne	4000d0e0 <_reclaim_reent+0xa0>
4000d0f8:	e5951054 	ldr	r1, [r5, #84]	; 0x54
4000d0fc:	e3510000 	cmp	r1, #0
4000d100:	11a00005 	movne	r0, r5
4000d104:	1bfffd42 	blne	4000c614 <_free_r>
4000d108:	e5953038 	ldr	r3, [r5, #56]	; 0x38
4000d10c:	e3530000 	cmp	r3, #0
4000d110:	1a000001 	bne	4000d11c <_reclaim_reent+0xdc>
4000d114:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d118:	e12fff1e 	bx	lr
4000d11c:	e1a00005 	mov	r0, r5
4000d120:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
4000d124:	e1a0e00f 	mov	lr, pc
4000d128:	e12fff1c 	bx	ip
4000d12c:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
4000d130:	e3510000 	cmp	r1, #0
4000d134:	0afffff6 	beq	4000d114 <_reclaim_reent+0xd4>
4000d138:	e1a00005 	mov	r0, r5
4000d13c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d140:	eaffffb3 	b	4000d014 <cleanup_glue>
4000d144:	40017288 	andmi	r7, r1, r8, lsl #5

4000d148 <__aeabi_uidiv>:
4000d148:	e2512001 	subs	r2, r1, #1
4000d14c:	012fff1e 	bxeq	lr
4000d150:	3a000036 	bcc	4000d230 <__aeabi_uidiv+0xe8>
4000d154:	e1500001 	cmp	r0, r1
4000d158:	9a000022 	bls	4000d1e8 <__aeabi_uidiv+0xa0>
4000d15c:	e1110002 	tst	r1, r2
4000d160:	0a000023 	beq	4000d1f4 <__aeabi_uidiv+0xac>
4000d164:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000d168:	01a01181 	lsleq	r1, r1, #3
4000d16c:	03a03008 	moveq	r3, #8
4000d170:	13a03001 	movne	r3, #1
4000d174:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000d178:	31510000 	cmpcc	r1, r0
4000d17c:	31a01201 	lslcc	r1, r1, #4
4000d180:	31a03203 	lslcc	r3, r3, #4
4000d184:	3afffffa 	bcc	4000d174 <__aeabi_uidiv+0x2c>
4000d188:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000d18c:	31510000 	cmpcc	r1, r0
4000d190:	31a01081 	lslcc	r1, r1, #1
4000d194:	31a03083 	lslcc	r3, r3, #1
4000d198:	3afffffa 	bcc	4000d188 <__aeabi_uidiv+0x40>
4000d19c:	e3a02000 	mov	r2, #0
4000d1a0:	e1500001 	cmp	r0, r1
4000d1a4:	20400001 	subcs	r0, r0, r1
4000d1a8:	21822003 	orrcs	r2, r2, r3
4000d1ac:	e15000a1 	cmp	r0, r1, lsr #1
4000d1b0:	204000a1 	subcs	r0, r0, r1, lsr #1
4000d1b4:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000d1b8:	e1500121 	cmp	r0, r1, lsr #2
4000d1bc:	20400121 	subcs	r0, r0, r1, lsr #2
4000d1c0:	21822123 	orrcs	r2, r2, r3, lsr #2
4000d1c4:	e15001a1 	cmp	r0, r1, lsr #3
4000d1c8:	204001a1 	subcs	r0, r0, r1, lsr #3
4000d1cc:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000d1d0:	e3500000 	cmp	r0, #0
4000d1d4:	11b03223 	lsrsne	r3, r3, #4
4000d1d8:	11a01221 	lsrne	r1, r1, #4
4000d1dc:	1affffef 	bne	4000d1a0 <__aeabi_uidiv+0x58>
4000d1e0:	e1a00002 	mov	r0, r2
4000d1e4:	e12fff1e 	bx	lr
4000d1e8:	03a00001 	moveq	r0, #1
4000d1ec:	13a00000 	movne	r0, #0
4000d1f0:	e12fff1e 	bx	lr
4000d1f4:	e3510801 	cmp	r1, #65536	; 0x10000
4000d1f8:	21a01821 	lsrcs	r1, r1, #16
4000d1fc:	23a02010 	movcs	r2, #16
4000d200:	33a02000 	movcc	r2, #0
4000d204:	e3510c01 	cmp	r1, #256	; 0x100
4000d208:	21a01421 	lsrcs	r1, r1, #8
4000d20c:	22822008 	addcs	r2, r2, #8
4000d210:	e3510010 	cmp	r1, #16
4000d214:	21a01221 	lsrcs	r1, r1, #4
4000d218:	22822004 	addcs	r2, r2, #4
4000d21c:	e3510004 	cmp	r1, #4
4000d220:	82822003 	addhi	r2, r2, #3
4000d224:	908220a1 	addls	r2, r2, r1, lsr #1
4000d228:	e1a00230 	lsr	r0, r0, r2
4000d22c:	e12fff1e 	bx	lr
4000d230:	e3500000 	cmp	r0, #0
4000d234:	13e00000 	mvnne	r0, #0
4000d238:	ea000007 	b	4000d25c <__aeabi_idiv0>

4000d23c <__aeabi_uidivmod>:
4000d23c:	e3510000 	cmp	r1, #0
4000d240:	0afffffa 	beq	4000d230 <__aeabi_uidiv+0xe8>
4000d244:	e92d4003 	push	{r0, r1, lr}
4000d248:	ebffffbe 	bl	4000d148 <__aeabi_uidiv>
4000d24c:	e8bd4006 	pop	{r1, r2, lr}
4000d250:	e0030092 	mul	r3, r2, r0
4000d254:	e0411003 	sub	r1, r1, r3
4000d258:	e12fff1e 	bx	lr

4000d25c <__aeabi_idiv0>:
4000d25c:	e12fff1e 	bx	lr

4000d260 <__aeabi_drsub>:
4000d260:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000d264:	ea000000 	b	4000d26c <__adddf3>

4000d268 <__aeabi_dsub>:
4000d268:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000d26c <__adddf3>:
4000d26c:	e92d4030 	push	{r4, r5, lr}
4000d270:	e1a04081 	lsl	r4, r1, #1
4000d274:	e1a05083 	lsl	r5, r3, #1
4000d278:	e1340005 	teq	r4, r5
4000d27c:	01300002 	teqeq	r0, r2
4000d280:	1194c000 	orrsne	ip, r4, r0
4000d284:	1195c002 	orrsne	ip, r5, r2
4000d288:	11f0cac4 	mvnsne	ip, r4, asr #21
4000d28c:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d290:	0a00008c 	beq	4000d4c8 <__adddf3+0x25c>
4000d294:	e1a04aa4 	lsr	r4, r4, #21
4000d298:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000d29c:	b2655000 	rsblt	r5, r5, #0
4000d2a0:	da000006 	ble	4000d2c0 <__adddf3+0x54>
4000d2a4:	e0844005 	add	r4, r4, r5
4000d2a8:	e0202002 	eor	r2, r0, r2
4000d2ac:	e0213003 	eor	r3, r1, r3
4000d2b0:	e0220000 	eor	r0, r2, r0
4000d2b4:	e0231001 	eor	r1, r3, r1
4000d2b8:	e0202002 	eor	r2, r0, r2
4000d2bc:	e0213003 	eor	r3, r1, r3
4000d2c0:	e3550036 	cmp	r5, #54	; 0x36
4000d2c4:	88bd4030 	pophi	{r4, r5, lr}
4000d2c8:	812fff1e 	bxhi	lr
4000d2cc:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000d2d0:	e1a01601 	lsl	r1, r1, #12
4000d2d4:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000d2d8:	e18c1621 	orr	r1, ip, r1, lsr #12
4000d2dc:	0a000001 	beq	4000d2e8 <__adddf3+0x7c>
4000d2e0:	e2700000 	rsbs	r0, r0, #0
4000d2e4:	e2e11000 	rsc	r1, r1, #0
4000d2e8:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000d2ec:	e1a03603 	lsl	r3, r3, #12
4000d2f0:	e18c3623 	orr	r3, ip, r3, lsr #12
4000d2f4:	0a000001 	beq	4000d300 <__adddf3+0x94>
4000d2f8:	e2722000 	rsbs	r2, r2, #0
4000d2fc:	e2e33000 	rsc	r3, r3, #0
4000d300:	e1340005 	teq	r4, r5
4000d304:	0a000069 	beq	4000d4b0 <__adddf3+0x244>
4000d308:	e2444001 	sub	r4, r4, #1
4000d30c:	e275e020 	rsbs	lr, r5, #32
4000d310:	ba000005 	blt	4000d32c <__adddf3+0xc0>
4000d314:	e1a0ce12 	lsl	ip, r2, lr
4000d318:	e0900532 	adds	r0, r0, r2, lsr r5
4000d31c:	e2a11000 	adc	r1, r1, #0
4000d320:	e0900e13 	adds	r0, r0, r3, lsl lr
4000d324:	e0b11553 	adcs	r1, r1, r3, asr r5
4000d328:	ea000006 	b	4000d348 <__adddf3+0xdc>
4000d32c:	e2455020 	sub	r5, r5, #32
4000d330:	e28ee020 	add	lr, lr, #32
4000d334:	e3520001 	cmp	r2, #1
4000d338:	e1a0ce13 	lsl	ip, r3, lr
4000d33c:	238cc002 	orrcs	ip, ip, #2
4000d340:	e0900553 	adds	r0, r0, r3, asr r5
4000d344:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000d348:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d34c:	5a000002 	bpl	4000d35c <__adddf3+0xf0>
4000d350:	e27cc000 	rsbs	ip, ip, #0
4000d354:	e2f00000 	rscs	r0, r0, #0
4000d358:	e2e11000 	rsc	r1, r1, #0
4000d35c:	e3510601 	cmp	r1, #1048576	; 0x100000
4000d360:	3a00000f 	bcc	4000d3a4 <__adddf3+0x138>
4000d364:	e3510602 	cmp	r1, #2097152	; 0x200000
4000d368:	3a000006 	bcc	4000d388 <__adddf3+0x11c>
4000d36c:	e1b010a1 	lsrs	r1, r1, #1
4000d370:	e1b00060 	rrxs	r0, r0
4000d374:	e1a0c06c 	rrx	ip, ip
4000d378:	e2844001 	add	r4, r4, #1
4000d37c:	e1a02a84 	lsl	r2, r4, #21
4000d380:	e3720501 	cmn	r2, #4194304	; 0x400000
4000d384:	2a00006b 	bcs	4000d538 <__adddf3+0x2cc>
4000d388:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000d38c:	01b0c0a0 	lsrseq	ip, r0, #1
4000d390:	e2b00000 	adcs	r0, r0, #0
4000d394:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d398:	e1811005 	orr	r1, r1, r5
4000d39c:	e8bd4030 	pop	{r4, r5, lr}
4000d3a0:	e12fff1e 	bx	lr
4000d3a4:	e1b0c08c 	lsls	ip, ip, #1
4000d3a8:	e0b00000 	adcs	r0, r0, r0
4000d3ac:	e0a11001 	adc	r1, r1, r1
4000d3b0:	e3110601 	tst	r1, #1048576	; 0x100000
4000d3b4:	e2444001 	sub	r4, r4, #1
4000d3b8:	1afffff2 	bne	4000d388 <__adddf3+0x11c>
4000d3bc:	e3310000 	teq	r1, #0
4000d3c0:	13a03014 	movne	r3, #20
4000d3c4:	03a03034 	moveq	r3, #52	; 0x34
4000d3c8:	01a01000 	moveq	r1, r0
4000d3cc:	03a00000 	moveq	r0, #0
4000d3d0:	e1a02001 	mov	r2, r1
4000d3d4:	e3520801 	cmp	r2, #65536	; 0x10000
4000d3d8:	21a02822 	lsrcs	r2, r2, #16
4000d3dc:	22433010 	subcs	r3, r3, #16
4000d3e0:	e3520c01 	cmp	r2, #256	; 0x100
4000d3e4:	21a02422 	lsrcs	r2, r2, #8
4000d3e8:	22433008 	subcs	r3, r3, #8
4000d3ec:	e3520010 	cmp	r2, #16
4000d3f0:	21a02222 	lsrcs	r2, r2, #4
4000d3f4:	22433004 	subcs	r3, r3, #4
4000d3f8:	e3520004 	cmp	r2, #4
4000d3fc:	22433002 	subcs	r3, r3, #2
4000d400:	304330a2 	subcc	r3, r3, r2, lsr #1
4000d404:	e04331a2 	sub	r3, r3, r2, lsr #3
4000d408:	e2532020 	subs	r2, r3, #32
4000d40c:	aa000007 	bge	4000d430 <__adddf3+0x1c4>
4000d410:	e292200c 	adds	r2, r2, #12
4000d414:	da000004 	ble	4000d42c <__adddf3+0x1c0>
4000d418:	e282c014 	add	ip, r2, #20
4000d41c:	e262200c 	rsb	r2, r2, #12
4000d420:	e1a00c11 	lsl	r0, r1, ip
4000d424:	e1a01231 	lsr	r1, r1, r2
4000d428:	ea000004 	b	4000d440 <__adddf3+0x1d4>
4000d42c:	e2822014 	add	r2, r2, #20
4000d430:	d262c020 	rsble	ip, r2, #32
4000d434:	e1a01211 	lsl	r1, r1, r2
4000d438:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000d43c:	d1a00210 	lslle	r0, r0, r2
4000d440:	e0544003 	subs	r4, r4, r3
4000d444:	a0811a04 	addge	r1, r1, r4, lsl #20
4000d448:	a1811005 	orrge	r1, r1, r5
4000d44c:	a8bd4030 	popge	{r4, r5, lr}
4000d450:	a12fff1e 	bxge	lr
4000d454:	e1e04004 	mvn	r4, r4
4000d458:	e254401f 	subs	r4, r4, #31
4000d45c:	aa00000f 	bge	4000d4a0 <__adddf3+0x234>
4000d460:	e294400c 	adds	r4, r4, #12
4000d464:	ca000006 	bgt	4000d484 <__adddf3+0x218>
4000d468:	e2844014 	add	r4, r4, #20
4000d46c:	e2642020 	rsb	r2, r4, #32
4000d470:	e1a00430 	lsr	r0, r0, r4
4000d474:	e1800211 	orr	r0, r0, r1, lsl r2
4000d478:	e1851431 	orr	r1, r5, r1, lsr r4
4000d47c:	e8bd4030 	pop	{r4, r5, lr}
4000d480:	e12fff1e 	bx	lr
4000d484:	e264400c 	rsb	r4, r4, #12
4000d488:	e2642020 	rsb	r2, r4, #32
4000d48c:	e1a00230 	lsr	r0, r0, r2
4000d490:	e1800411 	orr	r0, r0, r1, lsl r4
4000d494:	e1a01005 	mov	r1, r5
4000d498:	e8bd4030 	pop	{r4, r5, lr}
4000d49c:	e12fff1e 	bx	lr
4000d4a0:	e1a00431 	lsr	r0, r1, r4
4000d4a4:	e1a01005 	mov	r1, r5
4000d4a8:	e8bd4030 	pop	{r4, r5, lr}
4000d4ac:	e12fff1e 	bx	lr
4000d4b0:	e3340000 	teq	r4, #0
4000d4b4:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000d4b8:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000d4bc:	02844001 	addeq	r4, r4, #1
4000d4c0:	12455001 	subne	r5, r5, #1
4000d4c4:	eaffff8f 	b	4000d308 <__adddf3+0x9c>
4000d4c8:	e1f0cac4 	mvns	ip, r4, asr #21
4000d4cc:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d4d0:	0a00001d 	beq	4000d54c <__adddf3+0x2e0>
4000d4d4:	e1340005 	teq	r4, r5
4000d4d8:	01300002 	teqeq	r0, r2
4000d4dc:	0a000004 	beq	4000d4f4 <__adddf3+0x288>
4000d4e0:	e194c000 	orrs	ip, r4, r0
4000d4e4:	01a01003 	moveq	r1, r3
4000d4e8:	01a00002 	moveq	r0, r2
4000d4ec:	e8bd4030 	pop	{r4, r5, lr}
4000d4f0:	e12fff1e 	bx	lr
4000d4f4:	e1310003 	teq	r1, r3
4000d4f8:	13a01000 	movne	r1, #0
4000d4fc:	13a00000 	movne	r0, #0
4000d500:	18bd4030 	popne	{r4, r5, lr}
4000d504:	112fff1e 	bxne	lr
4000d508:	e1b0caa4 	lsrs	ip, r4, #21
4000d50c:	1a000004 	bne	4000d524 <__adddf3+0x2b8>
4000d510:	e1b00080 	lsls	r0, r0, #1
4000d514:	e0b11001 	adcs	r1, r1, r1
4000d518:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000d51c:	e8bd4030 	pop	{r4, r5, lr}
4000d520:	e12fff1e 	bx	lr
4000d524:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000d528:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000d52c:	38bd4030 	popcc	{r4, r5, lr}
4000d530:	312fff1e 	bxcc	lr
4000d534:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d538:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000d53c:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d540:	e3a00000 	mov	r0, #0
4000d544:	e8bd4030 	pop	{r4, r5, lr}
4000d548:	e12fff1e 	bx	lr
4000d54c:	e1f0cac4 	mvns	ip, r4, asr #21
4000d550:	11a01003 	movne	r1, r3
4000d554:	11a00002 	movne	r0, r2
4000d558:	01f0cac5 	mvnseq	ip, r5, asr #21
4000d55c:	11a03001 	movne	r3, r1
4000d560:	11a02000 	movne	r2, r0
4000d564:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d568:	01925603 	orrseq	r5, r2, r3, lsl #12
4000d56c:	01310003 	teqeq	r1, r3
4000d570:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000d574:	e8bd4030 	pop	{r4, r5, lr}
4000d578:	e12fff1e 	bx	lr

4000d57c <__aeabi_ui2d>:
4000d57c:	e3300000 	teq	r0, #0
4000d580:	03a01000 	moveq	r1, #0
4000d584:	012fff1e 	bxeq	lr
4000d588:	e92d4030 	push	{r4, r5, lr}
4000d58c:	e3a04b01 	mov	r4, #1024	; 0x400
4000d590:	e2844032 	add	r4, r4, #50	; 0x32
4000d594:	e3a05000 	mov	r5, #0
4000d598:	e3a01000 	mov	r1, #0
4000d59c:	eaffff86 	b	4000d3bc <__adddf3+0x150>

4000d5a0 <__aeabi_i2d>:
4000d5a0:	e3300000 	teq	r0, #0
4000d5a4:	03a01000 	moveq	r1, #0
4000d5a8:	012fff1e 	bxeq	lr
4000d5ac:	e92d4030 	push	{r4, r5, lr}
4000d5b0:	e3a04b01 	mov	r4, #1024	; 0x400
4000d5b4:	e2844032 	add	r4, r4, #50	; 0x32
4000d5b8:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000d5bc:	42600000 	rsbmi	r0, r0, #0
4000d5c0:	e3a01000 	mov	r1, #0
4000d5c4:	eaffff7c 	b	4000d3bc <__adddf3+0x150>

4000d5c8 <__aeabi_f2d>:
4000d5c8:	e1b02080 	lsls	r2, r0, #1
4000d5cc:	e1a011c2 	asr	r1, r2, #3
4000d5d0:	e1a01061 	rrx	r1, r1
4000d5d4:	e1a00e02 	lsl	r0, r2, #28
4000d5d8:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000d5dc:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d5e0:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000d5e4:	112fff1e 	bxne	lr
4000d5e8:	e3320000 	teq	r2, #0
4000d5ec:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d5f0:	012fff1e 	bxeq	lr
4000d5f4:	e92d4030 	push	{r4, r5, lr}
4000d5f8:	e3a04d0e 	mov	r4, #896	; 0x380
4000d5fc:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d600:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d604:	eaffff6c 	b	4000d3bc <__adddf3+0x150>

4000d608 <__aeabi_ul2d>:
4000d608:	e1902001 	orrs	r2, r0, r1
4000d60c:	012fff1e 	bxeq	lr
4000d610:	e92d4030 	push	{r4, r5, lr}
4000d614:	e3a05000 	mov	r5, #0
4000d618:	ea000006 	b	4000d638 <__aeabi_l2d+0x1c>

4000d61c <__aeabi_l2d>:
4000d61c:	e1902001 	orrs	r2, r0, r1
4000d620:	012fff1e 	bxeq	lr
4000d624:	e92d4030 	push	{r4, r5, lr}
4000d628:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000d62c:	5a000001 	bpl	4000d638 <__aeabi_l2d+0x1c>
4000d630:	e2700000 	rsbs	r0, r0, #0
4000d634:	e2e11000 	rsc	r1, r1, #0
4000d638:	e3a04b01 	mov	r4, #1024	; 0x400
4000d63c:	e2844032 	add	r4, r4, #50	; 0x32
4000d640:	e1b0cb21 	lsrs	ip, r1, #22
4000d644:	0affff44 	beq	4000d35c <__adddf3+0xf0>
4000d648:	e3a02003 	mov	r2, #3
4000d64c:	e1b0c1ac 	lsrs	ip, ip, #3
4000d650:	12822003 	addne	r2, r2, #3
4000d654:	e1b0c1ac 	lsrs	ip, ip, #3
4000d658:	12822003 	addne	r2, r2, #3
4000d65c:	e08221ac 	add	r2, r2, ip, lsr #3
4000d660:	e2623020 	rsb	r3, r2, #32
4000d664:	e1a0c310 	lsl	ip, r0, r3
4000d668:	e1a00230 	lsr	r0, r0, r2
4000d66c:	e1800311 	orr	r0, r0, r1, lsl r3
4000d670:	e1a01231 	lsr	r1, r1, r2
4000d674:	e0844002 	add	r4, r4, r2
4000d678:	eaffff37 	b	4000d35c <__adddf3+0xf0>

4000d67c <__aeabi_dmul>:
4000d67c:	e92d4070 	push	{r4, r5, r6, lr}
4000d680:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d684:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d688:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d68c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d690:	1134000c 	teqne	r4, ip
4000d694:	1135000c 	teqne	r5, ip
4000d698:	0b000075 	bleq	4000d874 <__aeabi_dmul+0x1f8>
4000d69c:	e0844005 	add	r4, r4, r5
4000d6a0:	e0216003 	eor	r6, r1, r3
4000d6a4:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000d6a8:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000d6ac:	e1905601 	orrs	r5, r0, r1, lsl #12
4000d6b0:	11925603 	orrsne	r5, r2, r3, lsl #12
4000d6b4:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d6b8:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000d6bc:	0a00001d 	beq	4000d738 <__aeabi_dmul+0xbc>
4000d6c0:	e08ec290 	umull	ip, lr, r0, r2
4000d6c4:	e3a05000 	mov	r5, #0
4000d6c8:	e0a5e291 	umlal	lr, r5, r1, r2
4000d6cc:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000d6d0:	e0a5e390 	umlal	lr, r5, r0, r3
4000d6d4:	e3a06000 	mov	r6, #0
4000d6d8:	e0a65391 	umlal	r5, r6, r1, r3
4000d6dc:	e33c0000 	teq	ip, #0
4000d6e0:	138ee001 	orrne	lr, lr, #1
4000d6e4:	e24440ff 	sub	r4, r4, #255	; 0xff
4000d6e8:	e3560c02 	cmp	r6, #512	; 0x200
4000d6ec:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000d6f0:	2a000002 	bcs	4000d700 <__aeabi_dmul+0x84>
4000d6f4:	e1b0e08e 	lsls	lr, lr, #1
4000d6f8:	e0b55005 	adcs	r5, r5, r5
4000d6fc:	e0a66006 	adc	r6, r6, r6
4000d700:	e1821586 	orr	r1, r2, r6, lsl #11
4000d704:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000d708:	e1a00585 	lsl	r0, r5, #11
4000d70c:	e1800aae 	orr	r0, r0, lr, lsr #21
4000d710:	e1a0e58e 	lsl	lr, lr, #11
4000d714:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d718:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d71c:	8a000011 	bhi	4000d768 <__aeabi_dmul+0xec>
4000d720:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000d724:	01b0e0a0 	lsrseq	lr, r0, #1
4000d728:	e2b00000 	adcs	r0, r0, #0
4000d72c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d730:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d734:	e12fff1e 	bx	lr
4000d738:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000d73c:	e1861001 	orr	r1, r6, r1
4000d740:	e1800002 	orr	r0, r0, r2
4000d744:	e0211003 	eor	r1, r1, r3
4000d748:	e05440ac 	subs	r4, r4, ip, lsr #1
4000d74c:	c074500c 	rsbsgt	r5, r4, ip
4000d750:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d754:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d758:	c12fff1e 	bxgt	lr
4000d75c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d760:	e3a0e000 	mov	lr, #0
4000d764:	e2544001 	subs	r4, r4, #1
4000d768:	ca00005d 	bgt	4000d8e4 <__aeabi_dmul+0x268>
4000d76c:	e3740036 	cmn	r4, #54	; 0x36
4000d770:	d3a00000 	movle	r0, #0
4000d774:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000d778:	d8bd4070 	pople	{r4, r5, r6, lr}
4000d77c:	d12fff1e 	bxle	lr
4000d780:	e2644000 	rsb	r4, r4, #0
4000d784:	e2544020 	subs	r4, r4, #32
4000d788:	aa00001a 	bge	4000d7f8 <__aeabi_dmul+0x17c>
4000d78c:	e294400c 	adds	r4, r4, #12
4000d790:	ca00000c 	bgt	4000d7c8 <__aeabi_dmul+0x14c>
4000d794:	e2844014 	add	r4, r4, #20
4000d798:	e2645020 	rsb	r5, r4, #32
4000d79c:	e1a03510 	lsl	r3, r0, r5
4000d7a0:	e1a00430 	lsr	r0, r0, r4
4000d7a4:	e1800511 	orr	r0, r0, r1, lsl r5
4000d7a8:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000d7ac:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d7b0:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d7b4:	e0a21431 	adc	r1, r2, r1, lsr r4
4000d7b8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d7bc:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d7c0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d7c4:	e12fff1e 	bx	lr
4000d7c8:	e264400c 	rsb	r4, r4, #12
4000d7cc:	e2645020 	rsb	r5, r4, #32
4000d7d0:	e1a03410 	lsl	r3, r0, r4
4000d7d4:	e1a00530 	lsr	r0, r0, r5
4000d7d8:	e1800411 	orr	r0, r0, r1, lsl r4
4000d7dc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d7e0:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d7e4:	e2a11000 	adc	r1, r1, #0
4000d7e8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d7ec:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d7f0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d7f4:	e12fff1e 	bx	lr
4000d7f8:	e2645020 	rsb	r5, r4, #32
4000d7fc:	e18ee510 	orr	lr, lr, r0, lsl r5
4000d800:	e1a03430 	lsr	r3, r0, r4
4000d804:	e1833511 	orr	r3, r3, r1, lsl r5
4000d808:	e1a00431 	lsr	r0, r1, r4
4000d80c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d810:	e1c00431 	bic	r0, r0, r1, lsr r4
4000d814:	e0800fa3 	add	r0, r0, r3, lsr #31
4000d818:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d81c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d820:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d824:	e12fff1e 	bx	lr
4000d828:	e3340000 	teq	r4, #0
4000d82c:	1a000008 	bne	4000d854 <__aeabi_dmul+0x1d8>
4000d830:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000d834:	e1b00080 	lsls	r0, r0, #1
4000d838:	e0a11001 	adc	r1, r1, r1
4000d83c:	e3110601 	tst	r1, #1048576	; 0x100000
4000d840:	02444001 	subeq	r4, r4, #1
4000d844:	0afffffa 	beq	4000d834 <__aeabi_dmul+0x1b8>
4000d848:	e1811006 	orr	r1, r1, r6
4000d84c:	e3350000 	teq	r5, #0
4000d850:	112fff1e 	bxne	lr
4000d854:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000d858:	e1b02082 	lsls	r2, r2, #1
4000d85c:	e0a33003 	adc	r3, r3, r3
4000d860:	e3130601 	tst	r3, #1048576	; 0x100000
4000d864:	02455001 	subeq	r5, r5, #1
4000d868:	0afffffa 	beq	4000d858 <__aeabi_dmul+0x1dc>
4000d86c:	e1833006 	orr	r3, r3, r6
4000d870:	e12fff1e 	bx	lr
4000d874:	e134000c 	teq	r4, ip
4000d878:	e00c5a23 	and	r5, ip, r3, lsr #20
4000d87c:	1135000c 	teqne	r5, ip
4000d880:	0a000007 	beq	4000d8a4 <__aeabi_dmul+0x228>
4000d884:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d888:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d88c:	1affffe5 	bne	4000d828 <__aeabi_dmul+0x1ac>
4000d890:	e0211003 	eor	r1, r1, r3
4000d894:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d898:	e3a00000 	mov	r0, #0
4000d89c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d8a0:	e12fff1e 	bx	lr
4000d8a4:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d8a8:	01a00002 	moveq	r0, r2
4000d8ac:	01a01003 	moveq	r1, r3
4000d8b0:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d8b4:	0a000010 	beq	4000d8fc <__aeabi_dmul+0x280>
4000d8b8:	e134000c 	teq	r4, ip
4000d8bc:	1a000001 	bne	4000d8c8 <__aeabi_dmul+0x24c>
4000d8c0:	e1906601 	orrs	r6, r0, r1, lsl #12
4000d8c4:	1a00000c 	bne	4000d8fc <__aeabi_dmul+0x280>
4000d8c8:	e135000c 	teq	r5, ip
4000d8cc:	1a000003 	bne	4000d8e0 <__aeabi_dmul+0x264>
4000d8d0:	e1926603 	orrs	r6, r2, r3, lsl #12
4000d8d4:	11a00002 	movne	r0, r2
4000d8d8:	11a01003 	movne	r1, r3
4000d8dc:	1a000006 	bne	4000d8fc <__aeabi_dmul+0x280>
4000d8e0:	e0211003 	eor	r1, r1, r3
4000d8e4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d8e8:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d8ec:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d8f0:	e3a00000 	mov	r0, #0
4000d8f4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d8f8:	e12fff1e 	bx	lr
4000d8fc:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d900:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000d904:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d908:	e12fff1e 	bx	lr

4000d90c <__aeabi_ddiv>:
4000d90c:	e92d4070 	push	{r4, r5, r6, lr}
4000d910:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d914:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d918:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d91c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d920:	1134000c 	teqne	r4, ip
4000d924:	1135000c 	teqne	r5, ip
4000d928:	0b00005e 	bleq	4000daa8 <__aeabi_ddiv+0x19c>
4000d92c:	e0444005 	sub	r4, r4, r5
4000d930:	e021e003 	eor	lr, r1, r3
4000d934:	e1925603 	orrs	r5, r2, r3, lsl #12
4000d938:	e1a01601 	lsl	r1, r1, #12
4000d93c:	0a00004c 	beq	4000da74 <__aeabi_ddiv+0x168>
4000d940:	e1a03603 	lsl	r3, r3, #12
4000d944:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000d948:	e1853223 	orr	r3, r5, r3, lsr #4
4000d94c:	e1833c22 	orr	r3, r3, r2, lsr #24
4000d950:	e1a02402 	lsl	r2, r2, #8
4000d954:	e1855221 	orr	r5, r5, r1, lsr #4
4000d958:	e1855c20 	orr	r5, r5, r0, lsr #24
4000d95c:	e1a06400 	lsl	r6, r0, #8
4000d960:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000d964:	e1550003 	cmp	r5, r3
4000d968:	01560002 	cmpeq	r6, r2
4000d96c:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000d970:	e2844c03 	add	r4, r4, #768	; 0x300
4000d974:	2a000001 	bcs	4000d980 <__aeabi_ddiv+0x74>
4000d978:	e1b030a3 	lsrs	r3, r3, #1
4000d97c:	e1a02062 	rrx	r2, r2
4000d980:	e0566002 	subs	r6, r6, r2
4000d984:	e0c55003 	sbc	r5, r5, r3
4000d988:	e1b030a3 	lsrs	r3, r3, #1
4000d98c:	e1a02062 	rrx	r2, r2
4000d990:	e3a00601 	mov	r0, #1048576	; 0x100000
4000d994:	e3a0c702 	mov	ip, #524288	; 0x80000
4000d998:	e056e002 	subs	lr, r6, r2
4000d99c:	e0d5e003 	sbcs	lr, r5, r3
4000d9a0:	20466002 	subcs	r6, r6, r2
4000d9a4:	21a0500e 	movcs	r5, lr
4000d9a8:	2180000c 	orrcs	r0, r0, ip
4000d9ac:	e1b030a3 	lsrs	r3, r3, #1
4000d9b0:	e1a02062 	rrx	r2, r2
4000d9b4:	e056e002 	subs	lr, r6, r2
4000d9b8:	e0d5e003 	sbcs	lr, r5, r3
4000d9bc:	20466002 	subcs	r6, r6, r2
4000d9c0:	21a0500e 	movcs	r5, lr
4000d9c4:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000d9c8:	e1b030a3 	lsrs	r3, r3, #1
4000d9cc:	e1a02062 	rrx	r2, r2
4000d9d0:	e056e002 	subs	lr, r6, r2
4000d9d4:	e0d5e003 	sbcs	lr, r5, r3
4000d9d8:	20466002 	subcs	r6, r6, r2
4000d9dc:	21a0500e 	movcs	r5, lr
4000d9e0:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000d9e4:	e1b030a3 	lsrs	r3, r3, #1
4000d9e8:	e1a02062 	rrx	r2, r2
4000d9ec:	e056e002 	subs	lr, r6, r2
4000d9f0:	e0d5e003 	sbcs	lr, r5, r3
4000d9f4:	20466002 	subcs	r6, r6, r2
4000d9f8:	21a0500e 	movcs	r5, lr
4000d9fc:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000da00:	e195e006 	orrs	lr, r5, r6
4000da04:	0a00000d 	beq	4000da40 <__aeabi_ddiv+0x134>
4000da08:	e1a05205 	lsl	r5, r5, #4
4000da0c:	e1855e26 	orr	r5, r5, r6, lsr #28
4000da10:	e1a06206 	lsl	r6, r6, #4
4000da14:	e1a03183 	lsl	r3, r3, #3
4000da18:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000da1c:	e1a02182 	lsl	r2, r2, #3
4000da20:	e1b0c22c 	lsrs	ip, ip, #4
4000da24:	1affffdb 	bne	4000d998 <__aeabi_ddiv+0x8c>
4000da28:	e3110601 	tst	r1, #1048576	; 0x100000
4000da2c:	1a000006 	bne	4000da4c <__aeabi_ddiv+0x140>
4000da30:	e1811000 	orr	r1, r1, r0
4000da34:	e3a00000 	mov	r0, #0
4000da38:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000da3c:	eaffffd5 	b	4000d998 <__aeabi_ddiv+0x8c>
4000da40:	e3110601 	tst	r1, #1048576	; 0x100000
4000da44:	01811000 	orreq	r1, r1, r0
4000da48:	03a00000 	moveq	r0, #0
4000da4c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000da50:	835c0c07 	cmphi	ip, #1792	; 0x700
4000da54:	8affff43 	bhi	4000d768 <__aeabi_dmul+0xec>
4000da58:	e055c003 	subs	ip, r5, r3
4000da5c:	0056c002 	subseq	ip, r6, r2
4000da60:	01b0c0a0 	lsrseq	ip, r0, #1
4000da64:	e2b00000 	adcs	r0, r0, #0
4000da68:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000da6c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000da70:	e12fff1e 	bx	lr
4000da74:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000da78:	e18e1621 	orr	r1, lr, r1, lsr #12
4000da7c:	e09440ac 	adds	r4, r4, ip, lsr #1
4000da80:	c074500c 	rsbsgt	r5, r4, ip
4000da84:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000da88:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000da8c:	c12fff1e 	bxgt	lr
4000da90:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000da94:	e3a0e000 	mov	lr, #0
4000da98:	e2544001 	subs	r4, r4, #1
4000da9c:	eaffff31 	b	4000d768 <__aeabi_dmul+0xec>
4000daa0:	e185e006 	orr	lr, r5, r6
4000daa4:	eaffff2f 	b	4000d768 <__aeabi_dmul+0xec>
4000daa8:	e00c5a23 	and	r5, ip, r3, lsr #20
4000daac:	e134000c 	teq	r4, ip
4000dab0:	0135000c 	teqeq	r5, ip
4000dab4:	0affff90 	beq	4000d8fc <__aeabi_dmul+0x280>
4000dab8:	e134000c 	teq	r4, ip
4000dabc:	1a000006 	bne	4000dadc <__aeabi_ddiv+0x1d0>
4000dac0:	e1904601 	orrs	r4, r0, r1, lsl #12
4000dac4:	1affff8c 	bne	4000d8fc <__aeabi_dmul+0x280>
4000dac8:	e135000c 	teq	r5, ip
4000dacc:	1affff83 	bne	4000d8e0 <__aeabi_dmul+0x264>
4000dad0:	e1a00002 	mov	r0, r2
4000dad4:	e1a01003 	mov	r1, r3
4000dad8:	eaffff87 	b	4000d8fc <__aeabi_dmul+0x280>
4000dadc:	e135000c 	teq	r5, ip
4000dae0:	1a000004 	bne	4000daf8 <__aeabi_ddiv+0x1ec>
4000dae4:	e1925603 	orrs	r5, r2, r3, lsl #12
4000dae8:	0affff68 	beq	4000d890 <__aeabi_dmul+0x214>
4000daec:	e1a00002 	mov	r0, r2
4000daf0:	e1a01003 	mov	r1, r3
4000daf4:	eaffff80 	b	4000d8fc <__aeabi_dmul+0x280>
4000daf8:	e1906081 	orrs	r6, r0, r1, lsl #1
4000dafc:	11926083 	orrsne	r6, r2, r3, lsl #1
4000db00:	1affff48 	bne	4000d828 <__aeabi_dmul+0x1ac>
4000db04:	e1904081 	orrs	r4, r0, r1, lsl #1
4000db08:	1affff74 	bne	4000d8e0 <__aeabi_dmul+0x264>
4000db0c:	e1925083 	orrs	r5, r2, r3, lsl #1
4000db10:	1affff5e 	bne	4000d890 <__aeabi_dmul+0x214>
4000db14:	eaffff78 	b	4000d8fc <__aeabi_dmul+0x280>

4000db18 <__gedf2>:
4000db18:	e3e0c000 	mvn	ip, #0
4000db1c:	ea000002 	b	4000db2c <__cmpdf2+0x4>

4000db20 <__ledf2>:
4000db20:	e3a0c001 	mov	ip, #1
4000db24:	ea000000 	b	4000db2c <__cmpdf2+0x4>

4000db28 <__cmpdf2>:
4000db28:	e3a0c001 	mov	ip, #1
4000db2c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000db30:	e1a0c081 	lsl	ip, r1, #1
4000db34:	e1f0cacc 	mvns	ip, ip, asr #21
4000db38:	e1a0c083 	lsl	ip, r3, #1
4000db3c:	11f0cacc 	mvnsne	ip, ip, asr #21
4000db40:	0a00000e 	beq	4000db80 <__cmpdf2+0x58>
4000db44:	e28dd004 	add	sp, sp, #4
4000db48:	e190c081 	orrs	ip, r0, r1, lsl #1
4000db4c:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000db50:	11310003 	teqne	r1, r3
4000db54:	01300002 	teqeq	r0, r2
4000db58:	03a00000 	moveq	r0, #0
4000db5c:	012fff1e 	bxeq	lr
4000db60:	e3700000 	cmn	r0, #0
4000db64:	e1310003 	teq	r1, r3
4000db68:	51510003 	cmppl	r1, r3
4000db6c:	01500002 	cmpeq	r0, r2
4000db70:	21a00fc3 	asrcs	r0, r3, #31
4000db74:	31e00fc3 	mvncc	r0, r3, asr #31
4000db78:	e3800001 	orr	r0, r0, #1
4000db7c:	e12fff1e 	bx	lr
4000db80:	e1a0c081 	lsl	ip, r1, #1
4000db84:	e1f0cacc 	mvns	ip, ip, asr #21
4000db88:	1a000001 	bne	4000db94 <__cmpdf2+0x6c>
4000db8c:	e190c601 	orrs	ip, r0, r1, lsl #12
4000db90:	1a000004 	bne	4000dba8 <__cmpdf2+0x80>
4000db94:	e1a0c083 	lsl	ip, r3, #1
4000db98:	e1f0cacc 	mvns	ip, ip, asr #21
4000db9c:	1affffe8 	bne	4000db44 <__cmpdf2+0x1c>
4000dba0:	e192c603 	orrs	ip, r2, r3, lsl #12
4000dba4:	0affffe6 	beq	4000db44 <__cmpdf2+0x1c>
4000dba8:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000dbac:	e12fff1e 	bx	lr

4000dbb0 <__aeabi_cdrcmple>:
4000dbb0:	e1a0c000 	mov	ip, r0
4000dbb4:	e1a00002 	mov	r0, r2
4000dbb8:	e1a0200c 	mov	r2, ip
4000dbbc:	e1a0c001 	mov	ip, r1
4000dbc0:	e1a01003 	mov	r1, r3
4000dbc4:	e1a0300c 	mov	r3, ip
4000dbc8:	eaffffff 	b	4000dbcc <__aeabi_cdcmpeq>

4000dbcc <__aeabi_cdcmpeq>:
4000dbcc:	e92d4001 	push	{r0, lr}
4000dbd0:	ebffffd4 	bl	4000db28 <__cmpdf2>
4000dbd4:	e3500000 	cmp	r0, #0
4000dbd8:	43700000 	cmnmi	r0, #0
4000dbdc:	e8bd4001 	pop	{r0, lr}
4000dbe0:	e12fff1e 	bx	lr

4000dbe4 <__aeabi_dcmpeq>:
4000dbe4:	e52de008 	str	lr, [sp, #-8]!
4000dbe8:	ebfffff7 	bl	4000dbcc <__aeabi_cdcmpeq>
4000dbec:	03a00001 	moveq	r0, #1
4000dbf0:	13a00000 	movne	r0, #0
4000dbf4:	e49de008 	ldr	lr, [sp], #8
4000dbf8:	e12fff1e 	bx	lr

4000dbfc <__aeabi_dcmplt>:
4000dbfc:	e52de008 	str	lr, [sp, #-8]!
4000dc00:	ebfffff1 	bl	4000dbcc <__aeabi_cdcmpeq>
4000dc04:	33a00001 	movcc	r0, #1
4000dc08:	23a00000 	movcs	r0, #0
4000dc0c:	e49de008 	ldr	lr, [sp], #8
4000dc10:	e12fff1e 	bx	lr

4000dc14 <__aeabi_dcmple>:
4000dc14:	e52de008 	str	lr, [sp, #-8]!
4000dc18:	ebffffeb 	bl	4000dbcc <__aeabi_cdcmpeq>
4000dc1c:	93a00001 	movls	r0, #1
4000dc20:	83a00000 	movhi	r0, #0
4000dc24:	e49de008 	ldr	lr, [sp], #8
4000dc28:	e12fff1e 	bx	lr

4000dc2c <__aeabi_dcmpge>:
4000dc2c:	e52de008 	str	lr, [sp, #-8]!
4000dc30:	ebffffde 	bl	4000dbb0 <__aeabi_cdrcmple>
4000dc34:	93a00001 	movls	r0, #1
4000dc38:	83a00000 	movhi	r0, #0
4000dc3c:	e49de008 	ldr	lr, [sp], #8
4000dc40:	e12fff1e 	bx	lr

4000dc44 <__aeabi_dcmpgt>:
4000dc44:	e52de008 	str	lr, [sp, #-8]!
4000dc48:	ebffffd8 	bl	4000dbb0 <__aeabi_cdrcmple>
4000dc4c:	33a00001 	movcc	r0, #1
4000dc50:	23a00000 	movcs	r0, #0
4000dc54:	e49de008 	ldr	lr, [sp], #8
4000dc58:	e12fff1e 	bx	lr

4000dc5c <__aeabi_d2iz>:
4000dc5c:	e1a02081 	lsl	r2, r1, #1
4000dc60:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000dc64:	2a00000c 	bcs	4000dc9c <__aeabi_d2iz+0x40>
4000dc68:	5a000009 	bpl	4000dc94 <__aeabi_d2iz+0x38>
4000dc6c:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000dc70:	e0532ac2 	subs	r2, r3, r2, asr #21
4000dc74:	9a00000a 	bls	4000dca4 <__aeabi_d2iz+0x48>
4000dc78:	e1a03581 	lsl	r3, r1, #11
4000dc7c:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000dc80:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000dc84:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000dc88:	e1a00233 	lsr	r0, r3, r2
4000dc8c:	12600000 	rsbne	r0, r0, #0
4000dc90:	e12fff1e 	bx	lr
4000dc94:	e3a00000 	mov	r0, #0
4000dc98:	e12fff1e 	bx	lr
4000dc9c:	e1900601 	orrs	r0, r0, r1, lsl #12
4000dca0:	1a000002 	bne	4000dcb0 <__aeabi_d2iz+0x54>
4000dca4:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000dca8:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000dcac:	e12fff1e 	bx	lr
4000dcb0:	e3a00000 	mov	r0, #0
4000dcb4:	e12fff1e 	bx	lr

4000dcb8 <__aeabi_uldivmod>:
4000dcb8:	e3530000 	cmp	r3, #0
4000dcbc:	03520000 	cmpeq	r2, #0
4000dcc0:	1a000004 	bne	4000dcd8 <__aeabi_uldivmod+0x20>
4000dcc4:	e3510000 	cmp	r1, #0
4000dcc8:	03500000 	cmpeq	r0, #0
4000dccc:	13e01000 	mvnne	r1, #0
4000dcd0:	13e00000 	mvnne	r0, #0
4000dcd4:	eafffd60 	b	4000d25c <__aeabi_idiv0>
4000dcd8:	e24dd008 	sub	sp, sp, #8
4000dcdc:	e92d6000 	push	{sp, lr}
4000dce0:	eb000014 	bl	4000dd38 <__gnu_uldivmod_helper>
4000dce4:	e59de004 	ldr	lr, [sp, #4]
4000dce8:	e28dd008 	add	sp, sp, #8
4000dcec:	e8bd000c 	pop	{r2, r3}
4000dcf0:	e12fff1e 	bx	lr

4000dcf4 <__gnu_ldivmod_helper>:
4000dcf4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000dcf8:	e59d9020 	ldr	r9, [sp, #32]
4000dcfc:	e1a08002 	mov	r8, r2
4000dd00:	e1a0a003 	mov	sl, r3
4000dd04:	e1a06000 	mov	r6, r0
4000dd08:	e1a07001 	mov	r7, r1
4000dd0c:	eb000019 	bl	4000dd78 <__divdi3>
4000dd10:	e0030198 	mul	r3, r8, r1
4000dd14:	e1a02000 	mov	r2, r0
4000dd18:	e0854098 	umull	r4, r5, r8, r0
4000dd1c:	e022329a 	mla	r2, sl, r2, r3
4000dd20:	e0825005 	add	r5, r2, r5
4000dd24:	e0564004 	subs	r4, r6, r4
4000dd28:	e0c75005 	sbc	r5, r7, r5
4000dd2c:	e8890030 	stm	r9, {r4, r5}
4000dd30:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000dd34:	e12fff1e 	bx	lr

4000dd38 <__gnu_uldivmod_helper>:
4000dd38:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dd3c:	e59d9020 	ldr	r9, [sp, #32]
4000dd40:	e1a06000 	mov	r6, r0
4000dd44:	e1a07001 	mov	r7, r1
4000dd48:	e1a08002 	mov	r8, r2
4000dd4c:	e1a04003 	mov	r4, r3
4000dd50:	eb00013c 	bl	4000e248 <__udivdi3>
4000dd54:	e0030490 	mul	r3, r0, r4
4000dd58:	e0854890 	umull	r4, r5, r0, r8
4000dd5c:	e0283891 	mla	r8, r1, r8, r3
4000dd60:	e0885005 	add	r5, r8, r5
4000dd64:	e0564004 	subs	r4, r6, r4
4000dd68:	e0c75005 	sbc	r5, r7, r5
4000dd6c:	e8890030 	stm	r9, {r4, r5}
4000dd70:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dd74:	e12fff1e 	bx	lr

4000dd78 <__divdi3>:
4000dd78:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dd7c:	e2704000 	rsbs	r4, r0, #0
4000dd80:	e2e15000 	rsc	r5, r1, #0
4000dd84:	e3510000 	cmp	r1, #0
4000dd88:	e3e06000 	mvn	r6, #0
4000dd8c:	a1a04000 	movge	r4, r0
4000dd90:	a1a05001 	movge	r5, r1
4000dd94:	a3a06000 	movge	r6, #0
4000dd98:	e3530000 	cmp	r3, #0
4000dd9c:	e24dd014 	sub	sp, sp, #20
4000dda0:	ba000098 	blt	4000e008 <__divdi3+0x290>
4000dda4:	e3530000 	cmp	r3, #0
4000dda8:	e1a0c004 	mov	ip, r4
4000ddac:	e1a0b005 	mov	fp, r5
4000ddb0:	e1a0a002 	mov	sl, r2
4000ddb4:	e1a01003 	mov	r1, r3
4000ddb8:	e1a08002 	mov	r8, r2
4000ddbc:	e1a07004 	mov	r7, r4
4000ddc0:	e1a09005 	mov	r9, r5
4000ddc4:	1a000040 	bne	4000decc <__divdi3+0x154>
4000ddc8:	e1520005 	cmp	r2, r5
4000ddcc:	9a000052 	bls	4000df1c <__divdi3+0x1a4>
4000ddd0:	e1a00002 	mov	r0, r2
4000ddd4:	eb000237 	bl	4000e6b8 <__clzsi2>
4000ddd8:	e3500000 	cmp	r0, #0
4000dddc:	12603020 	rsbne	r3, r0, #32
4000dde0:	11a03334 	lsrne	r3, r4, r3
4000dde4:	11a0801a 	lslne	r8, sl, r0
4000dde8:	11839015 	orrne	r9, r3, r5, lsl r0
4000ddec:	11a07014 	lslne	r7, r4, r0
4000ddf0:	e1a04828 	lsr	r4, r8, #16
4000ddf4:	e1a01004 	mov	r1, r4
4000ddf8:	e1a00009 	mov	r0, r9
4000ddfc:	ebfffcd1 	bl	4000d148 <__aeabi_uidiv>
4000de00:	e1a01004 	mov	r1, r4
4000de04:	e1a0b000 	mov	fp, r0
4000de08:	e1a00009 	mov	r0, r9
4000de0c:	ebfffd0a 	bl	4000d23c <__aeabi_uidivmod>
4000de10:	e1a0a808 	lsl	sl, r8, #16
4000de14:	e1a0a82a 	lsr	sl, sl, #16
4000de18:	e0000b9a 	mul	r0, sl, fp
4000de1c:	e1a02827 	lsr	r2, r7, #16
4000de20:	e1821801 	orr	r1, r2, r1, lsl #16
4000de24:	e1500001 	cmp	r0, r1
4000de28:	9a000007 	bls	4000de4c <__divdi3+0xd4>
4000de2c:	e0911008 	adds	r1, r1, r8
4000de30:	e24b3001 	sub	r3, fp, #1
4000de34:	2a000003 	bcs	4000de48 <__divdi3+0xd0>
4000de38:	e1500001 	cmp	r0, r1
4000de3c:	824bb002 	subhi	fp, fp, #2
4000de40:	80811008 	addhi	r1, r1, r8
4000de44:	8a000000 	bhi	4000de4c <__divdi3+0xd4>
4000de48:	e1a0b003 	mov	fp, r3
4000de4c:	e0609001 	rsb	r9, r0, r1
4000de50:	e1a00009 	mov	r0, r9
4000de54:	e1a01004 	mov	r1, r4
4000de58:	ebfffcba 	bl	4000d148 <__aeabi_uidiv>
4000de5c:	e1a01004 	mov	r1, r4
4000de60:	e1a05000 	mov	r5, r0
4000de64:	e1a00009 	mov	r0, r9
4000de68:	ebfffcf3 	bl	4000d23c <__aeabi_uidivmod>
4000de6c:	e00a0a95 	mul	sl, r5, sl
4000de70:	e1a07807 	lsl	r7, r7, #16
4000de74:	e1a07827 	lsr	r7, r7, #16
4000de78:	e1871801 	orr	r1, r7, r1, lsl #16
4000de7c:	e15a0001 	cmp	sl, r1
4000de80:	9a000006 	bls	4000dea0 <__divdi3+0x128>
4000de84:	e0918008 	adds	r8, r1, r8
4000de88:	e2453001 	sub	r3, r5, #1
4000de8c:	2a000002 	bcs	4000de9c <__divdi3+0x124>
4000de90:	e15a0008 	cmp	sl, r8
4000de94:	82455002 	subhi	r5, r5, #2
4000de98:	8a000000 	bhi	4000dea0 <__divdi3+0x128>
4000de9c:	e1a05003 	mov	r5, r3
4000dea0:	e185380b 	orr	r3, r5, fp, lsl #16
4000dea4:	e3a04000 	mov	r4, #0
4000dea8:	e3560000 	cmp	r6, #0
4000deac:	e1a00003 	mov	r0, r3
4000deb0:	e1a01004 	mov	r1, r4
4000deb4:	0a000001 	beq	4000dec0 <__divdi3+0x148>
4000deb8:	e2700000 	rsbs	r0, r0, #0
4000debc:	e2e11000 	rsc	r1, r1, #0
4000dec0:	e28dd014 	add	sp, sp, #20
4000dec4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dec8:	e12fff1e 	bx	lr
4000decc:	e1530005 	cmp	r3, r5
4000ded0:	83a04000 	movhi	r4, #0
4000ded4:	81a03004 	movhi	r3, r4
4000ded8:	8afffff2 	bhi	4000dea8 <__divdi3+0x130>
4000dedc:	e1a00003 	mov	r0, r3
4000dee0:	e58d100c 	str	r1, [sp, #12]
4000dee4:	e58dc008 	str	ip, [sp, #8]
4000dee8:	eb0001f2 	bl	4000e6b8 <__clzsi2>
4000deec:	e2505000 	subs	r5, r0, #0
4000def0:	e59d100c 	ldr	r1, [sp, #12]
4000def4:	e59dc008 	ldr	ip, [sp, #8]
4000def8:	1a00007f 	bne	4000e0fc <__divdi3+0x384>
4000defc:	e151000b 	cmp	r1, fp
4000df00:	215a000c 	cmpcs	sl, ip
4000df04:	83a04000 	movhi	r4, #0
4000df08:	93a04001 	movls	r4, #1
4000df0c:	93a03001 	movls	r3, #1
4000df10:	91a04005 	movls	r4, r5
4000df14:	81a03004 	movhi	r3, r4
4000df18:	eaffffe2 	b	4000dea8 <__divdi3+0x130>
4000df1c:	e3520000 	cmp	r2, #0
4000df20:	1a000003 	bne	4000df34 <__divdi3+0x1bc>
4000df24:	e1a01002 	mov	r1, r2
4000df28:	e3a00001 	mov	r0, #1
4000df2c:	ebfffc85 	bl	4000d148 <__aeabi_uidiv>
4000df30:	e1a08000 	mov	r8, r0
4000df34:	e1a00008 	mov	r0, r8
4000df38:	eb0001de 	bl	4000e6b8 <__clzsi2>
4000df3c:	e2503000 	subs	r3, r0, #0
4000df40:	1a000034 	bne	4000e018 <__divdi3+0x2a0>
4000df44:	e1a0a808 	lsl	sl, r8, #16
4000df48:	e0689009 	rsb	r9, r8, r9
4000df4c:	e1a0a82a 	lsr	sl, sl, #16
4000df50:	e1a05828 	lsr	r5, r8, #16
4000df54:	e3a04001 	mov	r4, #1
4000df58:	e1a01005 	mov	r1, r5
4000df5c:	e1a00009 	mov	r0, r9
4000df60:	ebfffc78 	bl	4000d148 <__aeabi_uidiv>
4000df64:	e1a01005 	mov	r1, r5
4000df68:	e1a0b000 	mov	fp, r0
4000df6c:	e1a00009 	mov	r0, r9
4000df70:	ebfffcb1 	bl	4000d23c <__aeabi_uidivmod>
4000df74:	e0000b9a 	mul	r0, sl, fp
4000df78:	e1a02827 	lsr	r2, r7, #16
4000df7c:	e1821801 	orr	r1, r2, r1, lsl #16
4000df80:	e1500001 	cmp	r0, r1
4000df84:	9a000006 	bls	4000dfa4 <__divdi3+0x22c>
4000df88:	e0911008 	adds	r1, r1, r8
4000df8c:	e24b3001 	sub	r3, fp, #1
4000df90:	2a0000a4 	bcs	4000e228 <__divdi3+0x4b0>
4000df94:	e1500001 	cmp	r0, r1
4000df98:	824bb002 	subhi	fp, fp, #2
4000df9c:	80811008 	addhi	r1, r1, r8
4000dfa0:	9a0000a0 	bls	4000e228 <__divdi3+0x4b0>
4000dfa4:	e0602001 	rsb	r2, r0, r1
4000dfa8:	e1a00002 	mov	r0, r2
4000dfac:	e1a01005 	mov	r1, r5
4000dfb0:	e58d200c 	str	r2, [sp, #12]
4000dfb4:	ebfffc63 	bl	4000d148 <__aeabi_uidiv>
4000dfb8:	e59d200c 	ldr	r2, [sp, #12]
4000dfbc:	e1a09000 	mov	r9, r0
4000dfc0:	e1a01005 	mov	r1, r5
4000dfc4:	e1a00002 	mov	r0, r2
4000dfc8:	ebfffc9b 	bl	4000d23c <__aeabi_uidivmod>
4000dfcc:	e00a0a99 	mul	sl, r9, sl
4000dfd0:	e1a07807 	lsl	r7, r7, #16
4000dfd4:	e1a07827 	lsr	r7, r7, #16
4000dfd8:	e1871801 	orr	r1, r7, r1, lsl #16
4000dfdc:	e15a0001 	cmp	sl, r1
4000dfe0:	9a000006 	bls	4000e000 <__divdi3+0x288>
4000dfe4:	e0918008 	adds	r8, r1, r8
4000dfe8:	e2493001 	sub	r3, r9, #1
4000dfec:	2a000002 	bcs	4000dffc <__divdi3+0x284>
4000dff0:	e15a0008 	cmp	sl, r8
4000dff4:	82499002 	subhi	r9, r9, #2
4000dff8:	8a000000 	bhi	4000e000 <__divdi3+0x288>
4000dffc:	e1a09003 	mov	r9, r3
4000e000:	e189380b 	orr	r3, r9, fp, lsl #16
4000e004:	eaffffa7 	b	4000dea8 <__divdi3+0x130>
4000e008:	e1e06006 	mvn	r6, r6
4000e00c:	e2722000 	rsbs	r2, r2, #0
4000e010:	e2e33000 	rsc	r3, r3, #0
4000e014:	eaffff62 	b	4000dda4 <__divdi3+0x2c>
4000e018:	e1a08318 	lsl	r8, r8, r3
4000e01c:	e263b020 	rsb	fp, r3, #32
4000e020:	e1a04b39 	lsr	r4, r9, fp
4000e024:	e1a0bb37 	lsr	fp, r7, fp
4000e028:	e1a05828 	lsr	r5, r8, #16
4000e02c:	e1a01005 	mov	r1, r5
4000e030:	e1a00004 	mov	r0, r4
4000e034:	e18bb319 	orr	fp, fp, r9, lsl r3
4000e038:	e1a07317 	lsl	r7, r7, r3
4000e03c:	ebfffc41 	bl	4000d148 <__aeabi_uidiv>
4000e040:	e1a01005 	mov	r1, r5
4000e044:	e1a03000 	mov	r3, r0
4000e048:	e1a00004 	mov	r0, r4
4000e04c:	e58d3004 	str	r3, [sp, #4]
4000e050:	ebfffc79 	bl	4000d23c <__aeabi_uidivmod>
4000e054:	e1a0a808 	lsl	sl, r8, #16
4000e058:	e59d3004 	ldr	r3, [sp, #4]
4000e05c:	e1a0a82a 	lsr	sl, sl, #16
4000e060:	e000039a 	mul	r0, sl, r3
4000e064:	e1a0282b 	lsr	r2, fp, #16
4000e068:	e1821801 	orr	r1, r2, r1, lsl #16
4000e06c:	e1500001 	cmp	r0, r1
4000e070:	9a000006 	bls	4000e090 <__divdi3+0x318>
4000e074:	e0911008 	adds	r1, r1, r8
4000e078:	e2432001 	sub	r2, r3, #1
4000e07c:	2a00006f 	bcs	4000e240 <__divdi3+0x4c8>
4000e080:	e1500001 	cmp	r0, r1
4000e084:	82433002 	subhi	r3, r3, #2
4000e088:	80811008 	addhi	r1, r1, r8
4000e08c:	9a00006b 	bls	4000e240 <__divdi3+0x4c8>
4000e090:	e0609001 	rsb	r9, r0, r1
4000e094:	e1a00009 	mov	r0, r9
4000e098:	e1a01005 	mov	r1, r5
4000e09c:	e58d3004 	str	r3, [sp, #4]
4000e0a0:	ebfffc28 	bl	4000d148 <__aeabi_uidiv>
4000e0a4:	e1a01005 	mov	r1, r5
4000e0a8:	e1a04000 	mov	r4, r0
4000e0ac:	e1a00009 	mov	r0, r9
4000e0b0:	ebfffc61 	bl	4000d23c <__aeabi_uidivmod>
4000e0b4:	e009049a 	mul	r9, sl, r4
4000e0b8:	e1a0b80b 	lsl	fp, fp, #16
4000e0bc:	e1a0b82b 	lsr	fp, fp, #16
4000e0c0:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e0c4:	e1590001 	cmp	r9, r1
4000e0c8:	e59d3004 	ldr	r3, [sp, #4]
4000e0cc:	9a000007 	bls	4000e0f0 <__divdi3+0x378>
4000e0d0:	e0911008 	adds	r1, r1, r8
4000e0d4:	e2442001 	sub	r2, r4, #1
4000e0d8:	2a000003 	bcs	4000e0ec <__divdi3+0x374>
4000e0dc:	e1590001 	cmp	r9, r1
4000e0e0:	82444002 	subhi	r4, r4, #2
4000e0e4:	80811008 	addhi	r1, r1, r8
4000e0e8:	8a000000 	bhi	4000e0f0 <__divdi3+0x378>
4000e0ec:	e1a04002 	mov	r4, r2
4000e0f0:	e0699001 	rsb	r9, r9, r1
4000e0f4:	e1844803 	orr	r4, r4, r3, lsl #16
4000e0f8:	eaffff96 	b	4000df58 <__divdi3+0x1e0>
4000e0fc:	e2653020 	rsb	r3, r5, #32
4000e100:	e1a0833a 	lsr	r8, sl, r3
4000e104:	e1888511 	orr	r8, r8, r1, lsl r5
4000e108:	e1a0233b 	lsr	r2, fp, r3
4000e10c:	e1a03337 	lsr	r3, r7, r3
4000e110:	e1a09828 	lsr	r9, r8, #16
4000e114:	e1a01009 	mov	r1, r9
4000e118:	e1a00002 	mov	r0, r2
4000e11c:	e183b51b 	orr	fp, r3, fp, lsl r5
4000e120:	e58d200c 	str	r2, [sp, #12]
4000e124:	ebfffc07 	bl	4000d148 <__aeabi_uidiv>
4000e128:	e59d200c 	ldr	r2, [sp, #12]
4000e12c:	e1a03000 	mov	r3, r0
4000e130:	e1a01009 	mov	r1, r9
4000e134:	e1a00002 	mov	r0, r2
4000e138:	e58d3004 	str	r3, [sp, #4]
4000e13c:	ebfffc3e 	bl	4000d23c <__aeabi_uidivmod>
4000e140:	e1a04808 	lsl	r4, r8, #16
4000e144:	e59d3004 	ldr	r3, [sp, #4]
4000e148:	e1a04824 	lsr	r4, r4, #16
4000e14c:	e0000394 	mul	r0, r4, r3
4000e150:	e1a0282b 	lsr	r2, fp, #16
4000e154:	e1821801 	orr	r1, r2, r1, lsl #16
4000e158:	e1500001 	cmp	r0, r1
4000e15c:	e1a0a51a 	lsl	sl, sl, r5
4000e160:	9a000006 	bls	4000e180 <__divdi3+0x408>
4000e164:	e0911008 	adds	r1, r1, r8
4000e168:	e2432001 	sub	r2, r3, #1
4000e16c:	2a000031 	bcs	4000e238 <__divdi3+0x4c0>
4000e170:	e1500001 	cmp	r0, r1
4000e174:	82433002 	subhi	r3, r3, #2
4000e178:	80811008 	addhi	r1, r1, r8
4000e17c:	9a00002d 	bls	4000e238 <__divdi3+0x4c0>
4000e180:	e060c001 	rsb	ip, r0, r1
4000e184:	e1a0000c 	mov	r0, ip
4000e188:	e1a01009 	mov	r1, r9
4000e18c:	e98d1008 	stmib	sp, {r3, ip}
4000e190:	ebfffbec 	bl	4000d148 <__aeabi_uidiv>
4000e194:	e59dc008 	ldr	ip, [sp, #8]
4000e198:	e1a02000 	mov	r2, r0
4000e19c:	e1a01009 	mov	r1, r9
4000e1a0:	e1a0000c 	mov	r0, ip
4000e1a4:	e58d200c 	str	r2, [sp, #12]
4000e1a8:	ebfffc23 	bl	4000d23c <__aeabi_uidivmod>
4000e1ac:	e59d200c 	ldr	r2, [sp, #12]
4000e1b0:	e0040492 	mul	r4, r2, r4
4000e1b4:	e1a0b80b 	lsl	fp, fp, #16
4000e1b8:	e1a0c82b 	lsr	ip, fp, #16
4000e1bc:	e18cc801 	orr	ip, ip, r1, lsl #16
4000e1c0:	e154000c 	cmp	r4, ip
4000e1c4:	e59d3004 	ldr	r3, [sp, #4]
4000e1c8:	9a000006 	bls	4000e1e8 <__divdi3+0x470>
4000e1cc:	e09cc008 	adds	ip, ip, r8
4000e1d0:	e2421001 	sub	r1, r2, #1
4000e1d4:	2a000015 	bcs	4000e230 <__divdi3+0x4b8>
4000e1d8:	e154000c 	cmp	r4, ip
4000e1dc:	82422002 	subhi	r2, r2, #2
4000e1e0:	808cc008 	addhi	ip, ip, r8
4000e1e4:	9a000011 	bls	4000e230 <__divdi3+0x4b8>
4000e1e8:	e1821803 	orr	r1, r2, r3, lsl #16
4000e1ec:	e0832a91 	umull	r2, r3, r1, sl
4000e1f0:	e064400c 	rsb	r4, r4, ip
4000e1f4:	e1540003 	cmp	r4, r3
4000e1f8:	3a000007 	bcc	4000e21c <__divdi3+0x4a4>
4000e1fc:	13a04000 	movne	r4, #0
4000e200:	03a04001 	moveq	r4, #1
4000e204:	e1520517 	cmp	r2, r7, lsl r5
4000e208:	93a04000 	movls	r4, #0
4000e20c:	82044001 	andhi	r4, r4, #1
4000e210:	e3540000 	cmp	r4, #0
4000e214:	01a03001 	moveq	r3, r1
4000e218:	0affff22 	beq	4000dea8 <__divdi3+0x130>
4000e21c:	e2413001 	sub	r3, r1, #1
4000e220:	e3a04000 	mov	r4, #0
4000e224:	eaffff1f 	b	4000dea8 <__divdi3+0x130>
4000e228:	e1a0b003 	mov	fp, r3
4000e22c:	eaffff5c 	b	4000dfa4 <__divdi3+0x22c>
4000e230:	e1a02001 	mov	r2, r1
4000e234:	eaffffeb 	b	4000e1e8 <__divdi3+0x470>
4000e238:	e1a03002 	mov	r3, r2
4000e23c:	eaffffcf 	b	4000e180 <__divdi3+0x408>
4000e240:	e1a03002 	mov	r3, r2
4000e244:	eaffff91 	b	4000e090 <__divdi3+0x318>

4000e248 <__udivdi3>:
4000e248:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e24c:	e3530000 	cmp	r3, #0
4000e250:	e24dd00c 	sub	sp, sp, #12
4000e254:	e1a07003 	mov	r7, r3
4000e258:	e1a08000 	mov	r8, r0
4000e25c:	e1a05001 	mov	r5, r1
4000e260:	e1a06002 	mov	r6, r2
4000e264:	e1a04002 	mov	r4, r2
4000e268:	e1a09000 	mov	r9, r0
4000e26c:	e1a0a001 	mov	sl, r1
4000e270:	1a00003a 	bne	4000e360 <__udivdi3+0x118>
4000e274:	e1520001 	cmp	r2, r1
4000e278:	9a000048 	bls	4000e3a0 <__udivdi3+0x158>
4000e27c:	e1a00002 	mov	r0, r2
4000e280:	eb00010c 	bl	4000e6b8 <__clzsi2>
4000e284:	e3500000 	cmp	r0, #0
4000e288:	1260a020 	rsbne	sl, r0, #32
4000e28c:	11a0aa38 	lsrne	sl, r8, sl
4000e290:	11a04016 	lslne	r4, r6, r0
4000e294:	118aa015 	orrne	sl, sl, r5, lsl r0
4000e298:	e1a05824 	lsr	r5, r4, #16
4000e29c:	11a09018 	lslne	r9, r8, r0
4000e2a0:	e1a01005 	mov	r1, r5
4000e2a4:	e1a0000a 	mov	r0, sl
4000e2a8:	ebfffba6 	bl	4000d148 <__aeabi_uidiv>
4000e2ac:	e1a01005 	mov	r1, r5
4000e2b0:	e1a07000 	mov	r7, r0
4000e2b4:	e1a0000a 	mov	r0, sl
4000e2b8:	ebfffbdf 	bl	4000d23c <__aeabi_uidivmod>
4000e2bc:	e1a08804 	lsl	r8, r4, #16
4000e2c0:	e1a08828 	lsr	r8, r8, #16
4000e2c4:	e0000798 	mul	r0, r8, r7
4000e2c8:	e1a03829 	lsr	r3, r9, #16
4000e2cc:	e1831801 	orr	r1, r3, r1, lsl #16
4000e2d0:	e1500001 	cmp	r0, r1
4000e2d4:	9a000007 	bls	4000e2f8 <__udivdi3+0xb0>
4000e2d8:	e0911004 	adds	r1, r1, r4
4000e2dc:	e2472001 	sub	r2, r7, #1
4000e2e0:	2a000003 	bcs	4000e2f4 <__udivdi3+0xac>
4000e2e4:	e1500001 	cmp	r0, r1
4000e2e8:	82477002 	subhi	r7, r7, #2
4000e2ec:	80811004 	addhi	r1, r1, r4
4000e2f0:	8a000000 	bhi	4000e2f8 <__udivdi3+0xb0>
4000e2f4:	e1a07002 	mov	r7, r2
4000e2f8:	e060a001 	rsb	sl, r0, r1
4000e2fc:	e1a0000a 	mov	r0, sl
4000e300:	e1a01005 	mov	r1, r5
4000e304:	ebfffb8f 	bl	4000d148 <__aeabi_uidiv>
4000e308:	e1a01005 	mov	r1, r5
4000e30c:	e1a06000 	mov	r6, r0
4000e310:	e1a0000a 	mov	r0, sl
4000e314:	ebfffbc8 	bl	4000d23c <__aeabi_uidivmod>
4000e318:	e0080896 	mul	r8, r6, r8
4000e31c:	e1a09809 	lsl	r9, r9, #16
4000e320:	e1a09829 	lsr	r9, r9, #16
4000e324:	e1891801 	orr	r1, r9, r1, lsl #16
4000e328:	e1580001 	cmp	r8, r1
4000e32c:	9a000005 	bls	4000e348 <__udivdi3+0x100>
4000e330:	e0914004 	adds	r4, r1, r4
4000e334:	e2463001 	sub	r3, r6, #1
4000e338:	2a0000cc 	bcs	4000e670 <__udivdi3+0x428>
4000e33c:	e1580004 	cmp	r8, r4
4000e340:	82466002 	subhi	r6, r6, #2
4000e344:	9a0000c9 	bls	4000e670 <__udivdi3+0x428>
4000e348:	e1860807 	orr	r0, r6, r7, lsl #16
4000e34c:	e3a06000 	mov	r6, #0
4000e350:	e1a01006 	mov	r1, r6
4000e354:	e28dd00c 	add	sp, sp, #12
4000e358:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e35c:	e12fff1e 	bx	lr
4000e360:	e1530001 	cmp	r3, r1
4000e364:	83a06000 	movhi	r6, #0
4000e368:	81a00006 	movhi	r0, r6
4000e36c:	8afffff7 	bhi	4000e350 <__udivdi3+0x108>
4000e370:	e1a00003 	mov	r0, r3
4000e374:	eb0000cf 	bl	4000e6b8 <__clzsi2>
4000e378:	e2509000 	subs	r9, r0, #0
4000e37c:	1a000042 	bne	4000e48c <__udivdi3+0x244>
4000e380:	e1570005 	cmp	r7, r5
4000e384:	21560008 	cmpcs	r6, r8
4000e388:	83a06000 	movhi	r6, #0
4000e38c:	93a06001 	movls	r6, #1
4000e390:	93a00001 	movls	r0, #1
4000e394:	91a06009 	movls	r6, r9
4000e398:	81a00006 	movhi	r0, r6
4000e39c:	eaffffeb 	b	4000e350 <__udivdi3+0x108>
4000e3a0:	e3520000 	cmp	r2, #0
4000e3a4:	1a000003 	bne	4000e3b8 <__udivdi3+0x170>
4000e3a8:	e1a01002 	mov	r1, r2
4000e3ac:	e3a00001 	mov	r0, #1
4000e3b0:	ebfffb64 	bl	4000d148 <__aeabi_uidiv>
4000e3b4:	e1a04000 	mov	r4, r0
4000e3b8:	e1a00004 	mov	r0, r4
4000e3bc:	eb0000bd 	bl	4000e6b8 <__clzsi2>
4000e3c0:	e2503000 	subs	r3, r0, #0
4000e3c4:	1a000074 	bne	4000e59c <__udivdi3+0x354>
4000e3c8:	e1a0a804 	lsl	sl, r4, #16
4000e3cc:	e0645005 	rsb	r5, r4, r5
4000e3d0:	e1a0a82a 	lsr	sl, sl, #16
4000e3d4:	e1a07824 	lsr	r7, r4, #16
4000e3d8:	e3a06001 	mov	r6, #1
4000e3dc:	e1a01007 	mov	r1, r7
4000e3e0:	e1a00005 	mov	r0, r5
4000e3e4:	ebfffb57 	bl	4000d148 <__aeabi_uidiv>
4000e3e8:	e1a01007 	mov	r1, r7
4000e3ec:	e1a08000 	mov	r8, r0
4000e3f0:	e1a00005 	mov	r0, r5
4000e3f4:	ebfffb90 	bl	4000d23c <__aeabi_uidivmod>
4000e3f8:	e000089a 	mul	r0, sl, r8
4000e3fc:	e1a03829 	lsr	r3, r9, #16
4000e400:	e1831801 	orr	r1, r3, r1, lsl #16
4000e404:	e1500001 	cmp	r0, r1
4000e408:	9a000006 	bls	4000e428 <__udivdi3+0x1e0>
4000e40c:	e0911004 	adds	r1, r1, r4
4000e410:	e2482001 	sub	r2, r8, #1
4000e414:	2a000097 	bcs	4000e678 <__udivdi3+0x430>
4000e418:	e1500001 	cmp	r0, r1
4000e41c:	82488002 	subhi	r8, r8, #2
4000e420:	80811004 	addhi	r1, r1, r4
4000e424:	9a000093 	bls	4000e678 <__udivdi3+0x430>
4000e428:	e060b001 	rsb	fp, r0, r1
4000e42c:	e1a0000b 	mov	r0, fp
4000e430:	e1a01007 	mov	r1, r7
4000e434:	ebfffb43 	bl	4000d148 <__aeabi_uidiv>
4000e438:	e1a01007 	mov	r1, r7
4000e43c:	e1a05000 	mov	r5, r0
4000e440:	e1a0000b 	mov	r0, fp
4000e444:	ebfffb7c 	bl	4000d23c <__aeabi_uidivmod>
4000e448:	e00a0a95 	mul	sl, r5, sl
4000e44c:	e1a09809 	lsl	r9, r9, #16
4000e450:	e1a09829 	lsr	r9, r9, #16
4000e454:	e1891801 	orr	r1, r9, r1, lsl #16
4000e458:	e15a0001 	cmp	sl, r1
4000e45c:	9a000005 	bls	4000e478 <__udivdi3+0x230>
4000e460:	e0914004 	adds	r4, r1, r4
4000e464:	e2453001 	sub	r3, r5, #1
4000e468:	2a000084 	bcs	4000e680 <__udivdi3+0x438>
4000e46c:	e15a0004 	cmp	sl, r4
4000e470:	82455002 	subhi	r5, r5, #2
4000e474:	9a000081 	bls	4000e680 <__udivdi3+0x438>
4000e478:	e1850808 	orr	r0, r5, r8, lsl #16
4000e47c:	e1a01006 	mov	r1, r6
4000e480:	e28dd00c 	add	sp, sp, #12
4000e484:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e488:	e12fff1e 	bx	lr
4000e48c:	e2693020 	rsb	r3, r9, #32
4000e490:	e1a02336 	lsr	r2, r6, r3
4000e494:	e1827917 	orr	r7, r2, r7, lsl r9
4000e498:	e1a02335 	lsr	r2, r5, r3
4000e49c:	e1a03338 	lsr	r3, r8, r3
4000e4a0:	e1a04827 	lsr	r4, r7, #16
4000e4a4:	e1a01004 	mov	r1, r4
4000e4a8:	e1a00002 	mov	r0, r2
4000e4ac:	e1835915 	orr	r5, r3, r5, lsl r9
4000e4b0:	e58d2004 	str	r2, [sp, #4]
4000e4b4:	ebfffb23 	bl	4000d148 <__aeabi_uidiv>
4000e4b8:	e59d2004 	ldr	r2, [sp, #4]
4000e4bc:	e1a0b000 	mov	fp, r0
4000e4c0:	e1a01004 	mov	r1, r4
4000e4c4:	e1a00002 	mov	r0, r2
4000e4c8:	ebfffb5b 	bl	4000d23c <__aeabi_uidivmod>
4000e4cc:	e1a0a807 	lsl	sl, r7, #16
4000e4d0:	e1a0a82a 	lsr	sl, sl, #16
4000e4d4:	e0000b9a 	mul	r0, sl, fp
4000e4d8:	e1a03825 	lsr	r3, r5, #16
4000e4dc:	e1831801 	orr	r1, r3, r1, lsl #16
4000e4e0:	e1500001 	cmp	r0, r1
4000e4e4:	e1a06916 	lsl	r6, r6, r9
4000e4e8:	9a000003 	bls	4000e4fc <__udivdi3+0x2b4>
4000e4ec:	e0911007 	adds	r1, r1, r7
4000e4f0:	e24b2001 	sub	r2, fp, #1
4000e4f4:	3a000068 	bcc	4000e69c <__udivdi3+0x454>
4000e4f8:	e1a0b002 	mov	fp, r2
4000e4fc:	e0603001 	rsb	r3, r0, r1
4000e500:	e1a00003 	mov	r0, r3
4000e504:	e1a01004 	mov	r1, r4
4000e508:	e58d3004 	str	r3, [sp, #4]
4000e50c:	ebfffb0d 	bl	4000d148 <__aeabi_uidiv>
4000e510:	e59d3004 	ldr	r3, [sp, #4]
4000e514:	e1a02000 	mov	r2, r0
4000e518:	e1a01004 	mov	r1, r4
4000e51c:	e1a00003 	mov	r0, r3
4000e520:	e58d2004 	str	r2, [sp, #4]
4000e524:	ebfffb44 	bl	4000d23c <__aeabi_uidivmod>
4000e528:	e59d2004 	ldr	r2, [sp, #4]
4000e52c:	e00a0a92 	mul	sl, r2, sl
4000e530:	e1a05805 	lsl	r5, r5, #16
4000e534:	e1a05825 	lsr	r5, r5, #16
4000e538:	e1851801 	orr	r1, r5, r1, lsl #16
4000e53c:	e15a0001 	cmp	sl, r1
4000e540:	9a000003 	bls	4000e554 <__udivdi3+0x30c>
4000e544:	e0911007 	adds	r1, r1, r7
4000e548:	e2423001 	sub	r3, r2, #1
4000e54c:	3a00004d 	bcc	4000e688 <__udivdi3+0x440>
4000e550:	e1a02003 	mov	r2, r3
4000e554:	e182080b 	orr	r0, r2, fp, lsl #16
4000e558:	e0854690 	umull	r4, r5, r0, r6
4000e55c:	e06aa001 	rsb	sl, sl, r1
4000e560:	e15a0005 	cmp	sl, r5
4000e564:	3a000006 	bcc	4000e584 <__udivdi3+0x33c>
4000e568:	13a06000 	movne	r6, #0
4000e56c:	03a06001 	moveq	r6, #1
4000e570:	e1540918 	cmp	r4, r8, lsl r9
4000e574:	93a06000 	movls	r6, #0
4000e578:	82066001 	andhi	r6, r6, #1
4000e57c:	e3560000 	cmp	r6, #0
4000e580:	0affff72 	beq	4000e350 <__udivdi3+0x108>
4000e584:	e3a06000 	mov	r6, #0
4000e588:	e2400001 	sub	r0, r0, #1
4000e58c:	e1a01006 	mov	r1, r6
4000e590:	e28dd00c 	add	sp, sp, #12
4000e594:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e598:	e12fff1e 	bx	lr
4000e59c:	e1a04314 	lsl	r4, r4, r3
4000e5a0:	e263b020 	rsb	fp, r3, #32
4000e5a4:	e1a06b35 	lsr	r6, r5, fp
4000e5a8:	e1a0bb38 	lsr	fp, r8, fp
4000e5ac:	e1a07824 	lsr	r7, r4, #16
4000e5b0:	e1a01007 	mov	r1, r7
4000e5b4:	e1a00006 	mov	r0, r6
4000e5b8:	e1a09318 	lsl	r9, r8, r3
4000e5bc:	e18bb315 	orr	fp, fp, r5, lsl r3
4000e5c0:	ebfffae0 	bl	4000d148 <__aeabi_uidiv>
4000e5c4:	e1a01007 	mov	r1, r7
4000e5c8:	e1a08000 	mov	r8, r0
4000e5cc:	e1a00006 	mov	r0, r6
4000e5d0:	ebfffb19 	bl	4000d23c <__aeabi_uidivmod>
4000e5d4:	e1a0a804 	lsl	sl, r4, #16
4000e5d8:	e1a0a82a 	lsr	sl, sl, #16
4000e5dc:	e000089a 	mul	r0, sl, r8
4000e5e0:	e1a0382b 	lsr	r3, fp, #16
4000e5e4:	e1831801 	orr	r1, r3, r1, lsl #16
4000e5e8:	e1500001 	cmp	r0, r1
4000e5ec:	9a000006 	bls	4000e60c <__udivdi3+0x3c4>
4000e5f0:	e0911004 	adds	r1, r1, r4
4000e5f4:	e2483001 	sub	r3, r8, #1
4000e5f8:	2a00002c 	bcs	4000e6b0 <__udivdi3+0x468>
4000e5fc:	e1500001 	cmp	r0, r1
4000e600:	82488002 	subhi	r8, r8, #2
4000e604:	80811004 	addhi	r1, r1, r4
4000e608:	9a000028 	bls	4000e6b0 <__udivdi3+0x468>
4000e60c:	e0605001 	rsb	r5, r0, r1
4000e610:	e1a00005 	mov	r0, r5
4000e614:	e1a01007 	mov	r1, r7
4000e618:	ebfffaca 	bl	4000d148 <__aeabi_uidiv>
4000e61c:	e1a01007 	mov	r1, r7
4000e620:	e1a06000 	mov	r6, r0
4000e624:	e1a00005 	mov	r0, r5
4000e628:	ebfffb03 	bl	4000d23c <__aeabi_uidivmod>
4000e62c:	e005069a 	mul	r5, sl, r6
4000e630:	e1a0b80b 	lsl	fp, fp, #16
4000e634:	e1a0b82b 	lsr	fp, fp, #16
4000e638:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e63c:	e1550001 	cmp	r5, r1
4000e640:	9a000007 	bls	4000e664 <__udivdi3+0x41c>
4000e644:	e0911004 	adds	r1, r1, r4
4000e648:	e2463001 	sub	r3, r6, #1
4000e64c:	2a000003 	bcs	4000e660 <__udivdi3+0x418>
4000e650:	e1550001 	cmp	r5, r1
4000e654:	82466002 	subhi	r6, r6, #2
4000e658:	80811004 	addhi	r1, r1, r4
4000e65c:	8a000000 	bhi	4000e664 <__udivdi3+0x41c>
4000e660:	e1a06003 	mov	r6, r3
4000e664:	e0655001 	rsb	r5, r5, r1
4000e668:	e1866808 	orr	r6, r6, r8, lsl #16
4000e66c:	eaffff5a 	b	4000e3dc <__udivdi3+0x194>
4000e670:	e1a06003 	mov	r6, r3
4000e674:	eaffff33 	b	4000e348 <__udivdi3+0x100>
4000e678:	e1a08002 	mov	r8, r2
4000e67c:	eaffff69 	b	4000e428 <__udivdi3+0x1e0>
4000e680:	e1a05003 	mov	r5, r3
4000e684:	eaffff7b 	b	4000e478 <__udivdi3+0x230>
4000e688:	e15a0001 	cmp	sl, r1
4000e68c:	82422002 	subhi	r2, r2, #2
4000e690:	80811007 	addhi	r1, r1, r7
4000e694:	8affffae 	bhi	4000e554 <__udivdi3+0x30c>
4000e698:	eaffffac 	b	4000e550 <__udivdi3+0x308>
4000e69c:	e1500001 	cmp	r0, r1
4000e6a0:	824bb002 	subhi	fp, fp, #2
4000e6a4:	80811007 	addhi	r1, r1, r7
4000e6a8:	8affff93 	bhi	4000e4fc <__udivdi3+0x2b4>
4000e6ac:	eaffff91 	b	4000e4f8 <__udivdi3+0x2b0>
4000e6b0:	e1a08003 	mov	r8, r3
4000e6b4:	eaffffd4 	b	4000e60c <__udivdi3+0x3c4>

4000e6b8 <__clzsi2>:
4000e6b8:	e3a0101c 	mov	r1, #28
4000e6bc:	e3500801 	cmp	r0, #65536	; 0x10000
4000e6c0:	21a00820 	lsrcs	r0, r0, #16
4000e6c4:	22411010 	subcs	r1, r1, #16
4000e6c8:	e3500c01 	cmp	r0, #256	; 0x100
4000e6cc:	21a00420 	lsrcs	r0, r0, #8
4000e6d0:	22411008 	subcs	r1, r1, #8
4000e6d4:	e3500010 	cmp	r0, #16
4000e6d8:	21a00220 	lsrcs	r0, r0, #4
4000e6dc:	22411004 	subcs	r1, r1, #4
4000e6e0:	e28f2008 	add	r2, pc, #8
4000e6e4:	e7d20000 	ldrb	r0, [r2, r0]
4000e6e8:	e0800001 	add	r0, r0, r1
4000e6ec:	e12fff1e 	bx	lr
4000e6f0:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000e6f4:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000e700 <__RO_BASE__>:
4000e700:	10204080 	eorne	r4, r0, r0, lsl #1
4000e704:	01020408 	tsteq	r2, r8, lsl #8

4000e708 <HanTable>:
4000e708:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000e70c:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000e710:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000e714:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e718:	3ad939d9 	bcc	3f65ce84 <GPM4DAT+0x2e65cba0>
4000e71c:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000e720:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000e724:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000e728:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000e72c:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000e730:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000e734:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e738:	4ad949d9 	bmi	3f660ea4 <GPM4DAT+0x2e660bc0>
4000e73c:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000e740:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000e744:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000e748:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000e74c:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000e750:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000e754:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e758:	5ad959d9 	bpl	3f664ec4 <GPM4DAT+0x2e664be0>
4000e75c:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000e760:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000e764:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000e768:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000e76c:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000e770:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000e774:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e778:	6ad969d9 	bvs	3f668ee4 <GPM4DAT+0x2e668c00>
4000e77c:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000e780:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000e784:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000e788:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000e78c:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000e790:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000e794:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e798:	7ad979d9 	bvc	3f66cf04 <GPM4DAT+0x2e66cc20>
4000e79c:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000e7a0:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000e7a4:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000e7a8:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000e7ac:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000e7b0:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e7b4:	9ad999d9 	bls	3f674f20 <GPM4DAT+0x2e674c3c>
4000e7b8:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000e7bc:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000e7c0:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000e7c4:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000e7c8:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000e7cc:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000e7d0:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e7d4:	aad9a9d9 	bge	3f678f40 <GPM4DAT+0x2e678c5c>
4000e7d8:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000e7dc:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000e7e0:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000e7e4:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000e7e8:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000e7ec:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000e7f0:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e7f4:	bad9b9d9 	blt	3f67cf60 <GPM4DAT+0x2e67cc7c>
4000e7f8:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000e7fc:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000e800:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000e804:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000e808:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000e80c:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000e810:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e814:	cad9c9d9 	bgt	3f680f80 <GPM4DAT+0x2e680c9c>
4000e818:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000e81c:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000e820:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000e824:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000e828:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000e82c:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000e830:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e834:	dad9d9d9 	ble	3f684fa0 <GPM4DAT+0x2e684cbc>
4000e838:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000e83c:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000e840:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000e844:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000e848:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000e84c:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000e850:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e854:	ead9e9d9 	b	3f688fc0 <GPM4DAT+0x2e688cdc>
4000e858:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000e85c:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000e860:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000e864:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000e868:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000e86c:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000e870:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000e874:	fad9f9d9 	blx	3f68cfe0 <GPM4DAT+0x2e68ccfc>
4000e878:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000e87c:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000e880:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000e884:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000e888:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000e88c:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e890:	3ada39da 	bcc	3f69d000 <GPM4DAT+0x2e69cd1c>
4000e894:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000e898:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000e89c:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000e8a0:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000e8a4:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000e8a8:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000e8ac:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e8b0:	4ada49da 	bmi	3f6a1020 <GPM4DAT+0x2e6a0d3c>
4000e8b4:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000e8b8:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000e8bc:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000e8c0:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000e8c4:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000e8c8:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000e8cc:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e8d0:	5ada59da 	bpl	3f6a5040 <GPM4DAT+0x2e6a4d5c>
4000e8d4:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000e8d8:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000e8dc:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000e8e0:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000e8e4:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000e8e8:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000e8ec:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e8f0:	6ada69da 	bvs	3f6a9060 <GPM4DAT+0x2e6a8d7c>
4000e8f4:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000e8f8:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000e8fc:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000e900:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000e904:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000e908:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000e90c:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e910:	7ada79da 	bvc	3f6ad080 <GPM4DAT+0x2e6acd9c>
4000e914:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000e918:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000e91c:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000e920:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000e924:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000e928:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e92c:	9ada99da 	bls	3f6b509c <GPM4DAT+0x2e6b4db8>
4000e930:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000e934:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000e938:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000e93c:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000e940:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000e944:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000e948:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e94c:	aadaa9da 	bge	3f6b90bc <GPM4DAT+0x2e6b8dd8>
4000e950:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000e954:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000e958:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000e95c:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000e960:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000e964:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000e968:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e96c:	badab9da 	blt	3f6bd0dc <GPM4DAT+0x2e6bcdf8>
4000e970:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000e974:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000e978:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000e97c:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000e980:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000e984:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000e988:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e98c:	cadac9da 	bgt	3f6c10fc <GPM4DAT+0x2e6c0e18>
4000e990:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000e994:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000e998:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000e99c:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000e9a0:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000e9a4:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000e9a8:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e9ac:	dadad9da 	ble	3f6c511c <GPM4DAT+0x2e6c4e38>
4000e9b0:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000e9b4:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000e9b8:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000e9bc:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000e9c0:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000e9c4:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000e9c8:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e9cc:	eadae9da 	b	3f6c913c <GPM4DAT+0x2e6c8e58>
4000e9d0:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000e9d4:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000e9d8:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000e9dc:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000e9e0:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000e9e4:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000e9e8:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000e9ec:	fadaf9da 	blx	3f6cd15c <GPM4DAT+0x2e6cce78>
4000e9f0:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000e9f4:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000e9f8:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000e9fc:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000ea00:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000ea04:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ea08:	3adb39db 	bcc	3f6dd17c <GPM4DAT+0x2e6dce98>
4000ea0c:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000ea10:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000ea14:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000ea18:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000ea1c:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000ea20:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000ea24:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ea28:	4adb49db 	bmi	3f6e119c <GPM4DAT+0x2e6e0eb8>
4000ea2c:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000ea30:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000ea34:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000ea38:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000ea3c:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000ea40:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000ea44:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ea48:	5adb59db 	bpl	3f6e51bc <GPM4DAT+0x2e6e4ed8>
4000ea4c:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000ea50:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000ea54:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000ea58:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000ea5c:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000ea60:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000ea64:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ea68:	6adb69db 	bvs	3f6e91dc <GPM4DAT+0x2e6e8ef8>
4000ea6c:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000ea70:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000ea74:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000ea78:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000ea7c:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000ea80:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000ea84:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ea88:	7adb79db 	bvc	3f6ed1fc <GPM4DAT+0x2e6ecf18>
4000ea8c:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000ea90:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000ea94:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000ea98:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000ea9c:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000eaa0:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000eaa4:	9adb99db 	bls	3f6f5218 <GPM4DAT+0x2e6f4f34>
4000eaa8:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000eaac:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000eab0:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000eab4:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000eab8:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000eabc:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000eac0:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000eac4:	aadba9db 	bge	3f6f9238 <GPM4DAT+0x2e6f8f54>
4000eac8:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000eacc:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000ead0:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000ead4:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000ead8:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000eadc:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000eae0:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000eae4:	badbb9db 	blt	3f6fd258 <GPM4DAT+0x2e6fcf74>
4000eae8:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000eaec:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000eaf0:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000eaf4:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000eaf8:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000eafc:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000eb00:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000eb04:	cadbc9db 	bgt	3f701278 <GPM4DAT+0x2e700f94>
4000eb08:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000eb0c:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000eb10:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000eb14:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000eb18:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000eb1c:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000eb20:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000eb24:	dadbd9db 	ble	3f705298 <GPM4DAT+0x2e704fb4>
4000eb28:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000eb2c:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000eb30:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000eb34:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000eb38:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000eb3c:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000eb40:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000eb44:	eadbe9db 	b	3f7092b8 <GPM4DAT+0x2e708fd4>
4000eb48:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000eb4c:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000eb50:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000eb54:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000eb58:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000eb5c:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000eb60:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000eb64:	fadbf9db 	blx	3f70d2d8 <GPM4DAT+0x2e70cff4>
4000eb68:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000eb6c:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000eb70:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000eb74:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000eb78:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000eb7c:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000eb80:	3adc39dc 	bcc	3f71d2f8 <GPM4DAT+0x2e71d014>
4000eb84:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000eb88:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000eb8c:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000eb90:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000eb94:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000eb98:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000eb9c:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000eba0:	4adc49dc 	bmi	3f721318 <GPM4DAT+0x2e721034>
4000eba4:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000eba8:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000ebac:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000ebb0:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000ebb4:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000ebb8:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000ebbc:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ebc0:	5adc59dc 	bpl	3f725338 <GPM4DAT+0x2e725054>
4000ebc4:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000ebc8:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000ebcc:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000ebd0:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000ebd4:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000ebd8:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000ebdc:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ebe0:	6adc69dc 	bvs	3f729358 <GPM4DAT+0x2e729074>
4000ebe4:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000ebe8:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000ebec:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000ebf0:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000ebf4:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000ebf8:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000ebfc:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ec00:	7adc79dc 	bvc	3f72d378 <GPM4DAT+0x2e72d094>
4000ec04:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000ec08:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000ec0c:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000ec10:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000ec14:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000ec18:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ec1c:	9adc99dc 	bls	3f735394 <GPM4DAT+0x2e7350b0>
4000ec20:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000ec24:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000ec28:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000ec2c:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000ec30:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000ec34:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000ec38:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ec3c:	aadca9dc 	bge	3f7393b4 <GPM4DAT+0x2e7390d0>
4000ec40:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000ec44:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000ec48:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000ec4c:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000ec50:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000ec54:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000ec58:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ec5c:	badcb9dc 	blt	3f73d3d4 <GPM4DAT+0x2e73d0f0>
4000ec60:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000ec64:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000ec68:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000ec6c:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000ec70:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000ec74:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000ec78:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ec7c:	cadcc9dc 	bgt	3f7413f4 <GPM4DAT+0x2e741110>
4000ec80:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000ec84:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000ec88:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000ec8c:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000ec90:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000ec94:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000ec98:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ec9c:	dadcd9dc 	ble	3f745414 <GPM4DAT+0x2e745130>
4000eca0:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000eca4:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000eca8:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000ecac:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000ecb0:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000ecb4:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000ecb8:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ecbc:	eadce9dc 	b	3f749434 <GPM4DAT+0x2e749150>
4000ecc0:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000ecc4:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000ecc8:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000eccc:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000ecd0:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000ecd4:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000ecd8:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000ecdc:	fadcf9dc 	blx	3f74d454 <GPM4DAT+0x2e74d170>
4000ece0:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000ece4:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000ece8:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000ecec:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000ecf0:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000ecf4:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ecf8:	3add39dd 	bcc	3f75d474 <GPM4DAT+0x2e75d190>
4000ecfc:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000ed00:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000ed04:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000ed08:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000ed0c:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000ed10:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000ed14:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ed18:	4add49dd 	bmi	3f761494 <GPM4DAT+0x2e7611b0>
4000ed1c:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000ed20:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000ed24:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000ed28:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000ed2c:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000ed30:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000ed34:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ed38:	5add59dd 	bpl	3f7654b4 <GPM4DAT+0x2e7651d0>
4000ed3c:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000ed40:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000ed44:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000ed48:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000ed4c:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000ed50:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000ed54:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ed58:	6add69dd 	bvs	3f7694d4 <GPM4DAT+0x2e7691f0>
4000ed5c:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000ed60:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000ed64:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000ed68:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000ed6c:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000ed70:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000ed74:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ed78:	7add79dd 	bvc	3f76d4f4 <GPM4DAT+0x2e76d210>
4000ed7c:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000ed80:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000ed84:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000ed88:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000ed8c:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000ed90:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ed94:	9add99dd 	bls	3f775510 <GPM4DAT+0x2e77522c>
4000ed98:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000ed9c:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000eda0:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000eda4:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000eda8:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000edac:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000edb0:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000edb4:	aadda9dd 	bge	3f779530 <GPM4DAT+0x2e77924c>
4000edb8:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000edbc:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000edc0:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000edc4:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000edc8:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000edcc:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000edd0:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000edd4:	baddb9dd 	blt	3f77d550 <GPM4DAT+0x2e77d26c>
4000edd8:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000eddc:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000ede0:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000ede4:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000ede8:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000edec:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000edf0:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000edf4:	caddc9dd 	bgt	3f781570 <GPM4DAT+0x2e78128c>
4000edf8:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000edfc:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000ee00:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000ee04:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000ee08:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000ee0c:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000ee10:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ee14:	daddd9dd 	ble	3f785590 <GPM4DAT+0x2e7852ac>
4000ee18:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000ee1c:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000ee20:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000ee24:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000ee28:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000ee2c:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000ee30:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ee34:	eadde9dd 	b	3f7895b0 <GPM4DAT+0x2e7892cc>
4000ee38:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000ee3c:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000ee40:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000ee44:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000ee48:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000ee4c:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000ee50:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000ee54:	faddf9dd 	blx	3f78d5d0 <GPM4DAT+0x2e78d2ec>
4000ee58:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000ee5c:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000ee60:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000ee64:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000ee68:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000ee6c:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ee70:	3ade39de 	bcc	3f79d5f0 <GPM4DAT+0x2e79d30c>
4000ee74:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000ee78:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000ee7c:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000ee80:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000ee84:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000ee88:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000ee8c:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ee90:	4ade49de 	bmi	3f7a1610 <GPM4DAT+0x2e7a132c>
4000ee94:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000ee98:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000ee9c:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000eea0:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000eea4:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000eea8:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000eeac:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000eeb0:	5ade59de 	bpl	3f7a5630 <GPM4DAT+0x2e7a534c>
4000eeb4:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000eeb8:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000eebc:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000eec0:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000eec4:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000eec8:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000eecc:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000eed0:	6ade69de 	bvs	3f7a9650 <GPM4DAT+0x2e7a936c>
4000eed4:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000eed8:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000eedc:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000eee0:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000eee4:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000eee8:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000eeec:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000eef0:	7ade79de 	bvc	3f7ad670 <GPM4DAT+0x2e7ad38c>
4000eef4:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000eef8:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000eefc:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000ef00:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000ef04:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000ef08:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ef0c:	9ade99de 	bls	3f7b568c <GPM4DAT+0x2e7b53a8>
4000ef10:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000ef14:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000ef18:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000ef1c:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000ef20:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000ef24:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
4000ef28:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ef2c:	aadea9de 	bge	3f7b96ac <GPM4DAT+0x2e7b93c8>
4000ef30:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4000ef34:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
4000ef38:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4000ef3c:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
4000ef40:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4000ef44:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
4000ef48:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ef4c:	badeb9de 	blt	3f7bd6cc <GPM4DAT+0x2e7bd3e8>
4000ef50:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4000ef54:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
4000ef58:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4000ef5c:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
4000ef60:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4000ef64:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
4000ef68:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ef6c:	cadec9de 	bgt	3f7c16ec <GPM4DAT+0x2e7c1408>
4000ef70:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4000ef74:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
4000ef78:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4000ef7c:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
4000ef80:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4000ef84:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
4000ef88:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ef8c:	daded9de 	ble	3f7c570c <GPM4DAT+0x2e7c5428>
4000ef90:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4000ef94:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
4000ef98:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4000ef9c:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
4000efa0:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4000efa4:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
4000efa8:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000efac:	eadee9de 	b	3f7c972c <GPM4DAT+0x2e7c9448>
4000efb0:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4000efb4:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
4000efb8:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4000efbc:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
4000efc0:	f4def3de 	pli	[lr, #990]	; 0x3de
4000efc4:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
4000efc8:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4000efcc:	fadef9de 	blx	3f7cd74c <GPM4DAT+0x2e7cd468>
4000efd0:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
4000efd4:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
4000efd8:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4000efdc:	34df33df 	ldrbcc	r3, [pc], #991	; 4000efe4 <HanTable+0x8dc>
4000efe0:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
4000efe4:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
4000efe8:	3adf39df 	bcc	3f7dd76c <GPM4DAT+0x2e7dd488>
4000efec:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
4000eff0:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
4000eff4:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
4000eff8:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4000effc:	44df43df 	ldrbmi	r4, [pc], #991	; 4000f004 <HanTable+0x8fc>
4000f000:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
4000f004:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
4000f008:	4adf49df 	bmi	3f7e178c <GPM4DAT+0x2e7e14a8>
4000f00c:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
4000f010:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
4000f014:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
4000f018:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4000f01c:	54df53df 	ldrbpl	r5, [pc], #991	; 4000f024 <HanTable+0x91c>
4000f020:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
4000f024:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
4000f028:	5adf59df 	bpl	3f7e57ac <GPM4DAT+0x2e7e54c8>
4000f02c:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
4000f030:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4000f034:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
4000f038:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4000f03c:	64df63df 	ldrbvs	r6, [pc], #991	; 4000f044 <HanTable+0x93c>
4000f040:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4000f044:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4000f048:	6adf69df 	bvs	3f7e97cc <GPM4DAT+0x2e7e94e8>
4000f04c:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
4000f050:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4000f054:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
4000f058:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4000f05c:	74df73df 	ldrbvc	r7, [pc], #991	; 4000f064 <HanTable+0x95c>
4000f060:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4000f064:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4000f068:	7adf79df 	bvc	3f7ed7ec <GPM4DAT+0x2e7ed508>
4000f06c:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
4000f070:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4000f074:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
4000f078:	94df93df 	ldrbls	r9, [pc], #991	; 4000f080 <HanTable+0x978>
4000f07c:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
4000f080:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4000f084:	9adf99df 	bls	3f7f5808 <GPM4DAT+0x2e7f5524>
4000f088:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4000f08c:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
4000f090:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4000f094:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
4000f098:	a4dfa3df 	ldrbge	sl, [pc], #991	; 4000f0a0 <HanTable+0x998>
4000f09c:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
4000f0a0:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4000f0a4:	aadfa9df 	bge	3f7f9828 <GPM4DAT+0x2e7f9544>
4000f0a8:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4000f0ac:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
4000f0b0:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4000f0b4:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
4000f0b8:	b4dfb3df 	ldrblt	fp, [pc], #991	; 4000f0c0 <HanTable+0x9b8>
4000f0bc:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
4000f0c0:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4000f0c4:	badfb9df 	blt	3f7fd848 <GPM4DAT+0x2e7fd564>
4000f0c8:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4000f0cc:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
4000f0d0:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
4000f0d4:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
4000f0d8:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 4000f0e0 <HanTable+0x9d8>
4000f0dc:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
4000f0e0:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
4000f0e4:	cadfc9df 	bgt	3f801868 <GPM4DAT+0x2e801584>
4000f0e8:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4000f0ec:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
4000f0f0:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
4000f0f4:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
4000f0f8:	d4dfd3df 	ldrble	sp, [pc], #991	; 4000f100 <HanTable+0x9f8>
4000f0fc:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
4000f100:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
4000f104:	dadfd9df 	ble	3f805888 <GPM4DAT+0x2e8055a4>
4000f108:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4000f10c:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
4000f110:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
4000f114:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
4000f118:	e4dfe3df 	ldrb	lr, [pc], #991	; 4000f120 <HanTable+0xa18>
4000f11c:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
4000f120:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
4000f124:	eadfe9df 	b	3f8098a8 <GPM4DAT+0x2e8095c4>
4000f128:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4000f12c:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
4000f130:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4000f134:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
4000f138:	f4dff3df 	pli	[pc, #991]	; 4000f51f <HanTable+0xe17>
4000f13c:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
4000f140:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4000f144:	fadff9df 	blx	3f80d8c8 <GPM4DAT+0x2e80d5e4>
4000f148:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4000f14c:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
4000f150:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4000f154:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4000f158:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4000f15c:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4000f160:	3ae039e0 	bcc	3f81d8e8 <GPM4DAT+0x2e81d604>
4000f164:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4000f168:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4000f16c:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4000f170:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4000f174:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4000f178:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4000f17c:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4000f180:	4ae049e0 	bmi	3f821908 <GPM4DAT+0x2e821624>
4000f184:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4000f188:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4000f18c:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4000f190:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4000f194:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4000f198:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4000f19c:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4000f1a0:	5ae059e0 	bpl	3f825928 <GPM4DAT+0x2e825644>
4000f1a4:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4000f1a8:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4000f1ac:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4000f1b0:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4000f1b4:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4000f1b8:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4000f1bc:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4000f1c0:	6ae069e0 	bvs	3f829948 <GPM4DAT+0x2e829664>
4000f1c4:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4000f1c8:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4000f1cc:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4000f1d0:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
4000f1d4:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4000f1d8:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4000f1dc:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f1e0:	7ae079e0 	bvc	3f82d968 <GPM4DAT+0x2e82d684>
4000f1e4:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4000f1e8:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4000f1ec:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4000f1f0:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
4000f1f4:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4000f1f8:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4000f1fc:	9ae099e0 	bls	3f835984 <GPM4DAT+0x2e8356a0>
4000f200:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
4000f204:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4000f208:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4000f20c:	62886188 	addvs	r6, r8, #136, 2	; 0x22
4000f210:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
4000f214:	6a886988 	bvs	3e22983c <GPM4DAT+0x2d229558>
4000f218:	71886b88 	orrvc	r6, r8, r8, lsl #23
4000f21c:	74887388 	strvc	r7, [r8], #904	; 0x388
4000f220:	76887588 	strvc	r7, [r8], r8, lsl #11
4000f224:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
4000f228:	7b887988 	blvc	3e22d850 <GPM4DAT+0x2d22d56c>
4000f22c:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
4000f230:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4000f234:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
4000f238:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4000f23c:	96889588 	strls	r9, [r8], r8, lsl #11
4000f240:	a1889788 	orrge	r9, r8, r8, lsl #15
4000f244:	a588a288 	strge	sl, [r8, #648]	; 0x288
4000f248:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4000f24c:	c188b788 	orrgt	fp, r8, r8, lsl #15
4000f250:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4000f254:	e288e188 	add	lr, r8, #136, 2	; 0x22
4000f258:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4000f25c:	eb88e988 	bl	3e249884 <GPM4DAT+0x2d2495a0>
4000f260:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4000f264:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
4000f268:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4000f26c:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
4000f270:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4000f274:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
4000f278:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4000f27c:	56895589 	strpl	r5, [r9], r9, lsl #11
4000f280:	61895789 	orrvs	r5, r9, r9, lsl #15
4000f284:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
4000f288:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4000f28c:	71896989 	orrvc	r6, r9, r9, lsl #19
4000f290:	75897389 	strvc	r7, [r9, #905]	; 0x389
4000f294:	77897689 	strvc	r7, [r9, r9, lsl #13]
4000f298:	81897b89 	orrhi	r7, r9, r9, lsl #23
4000f29c:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
4000f2a0:	95899389 	strls	r9, [r9, #905]	; 0x389
4000f2a4:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
4000f2a8:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4000f2ac:	ab89a989 	blge	3e2798d8 <GPM4DAT+0x2d2795f4>
4000f2b0:	b089ad89 	addlt	sl, r9, r9, lsl #27
4000f2b4:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
4000f2b8:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4000f2bc:	c189b889 	orrgt	fp, r9, r9, lsl #17
4000f2c0:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4000f2c4:	cb89c989 	blgt	3e2818f0 <GPM4DAT+0x2d28160c>
4000f2c8:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4000f2cc:	d789d589 	strle	sp, [r9, r9, lsl #11]
4000f2d0:	e589e189 	str	lr, [r9, #393]	; 0x189
4000f2d4:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
4000f2d8:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4000f2dc:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
4000f2e0:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
4000f2e4:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
4000f2e8:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4000f2ec:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
4000f2f0:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
4000f2f4:	818a758a 	orrhi	r7, sl, sl, lsl #11
4000f2f8:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4000f2fc:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
4000f300:	8b8a8a8a 	blhi	3e2b1d30 <GPM4DAT+0x2d2b1a4c>
4000f304:	918a908a 	orrls	r9, sl, sl, lsl #1
4000f308:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4000f30c:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
4000f310:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
4000f314:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
4000f318:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4000f31c:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
4000f320:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
4000f324:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
4000f328:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4000f32c:	418bf58a 	orrmi	pc, fp, sl, lsl #11
4000f330:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4000f334:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
4000f338:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4000f33c:	6a8b698b 	bvs	3e2e9970 <GPM4DAT+0x2d2e968c>
4000f340:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4000f344:	778b758b 	strvc	r7, [fp, fp, lsl #11]
4000f348:	a18b818b 	orrge	r8, fp, fp, lsl #3
4000f34c:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
4000f350:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4000f354:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
4000f358:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4000f35c:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
4000f360:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4000f364:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
4000f368:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4000f36c:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
4000f370:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4000f374:	778c768c 	strvc	r7, [ip, ip, lsl #13]
4000f378:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4000f37c:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
4000f380:	918c898c 	orrls	r8, ip, ip, lsl #19
4000f384:	958c938c 	strls	r9, [ip, #908]	; 0x38c
4000f388:	978c968c 	strls	r9, [ip, ip, lsl #13]
4000f38c:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
4000f390:	e18ca98c 	orr	sl, ip, ip, lsl #19
4000f394:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
4000f398:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4000f39c:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
4000f3a0:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4000f3a4:	418df78c 	orrmi	pc, sp, ip, lsl #15
4000f3a8:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4000f3ac:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
4000f3b0:	618d578d 	orrvs	r5, sp, sp, lsl #15
4000f3b4:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
4000f3b8:	768d758d 	strvc	r7, [sp], sp, lsl #11
4000f3bc:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
4000f3c0:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4000f3c4:	a78da58d 	strge	sl, [sp, sp, lsl #11]
4000f3c8:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4000f3cc:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
4000f3d0:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
4000f3d4:	c18db98d 	orrgt	fp, sp, sp, lsl #19
4000f3d8:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4000f3dc:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
4000f3e0:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
4000f3e4:	418ef78d 	orrmi	pc, lr, sp, lsl #15
4000f3e8:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4000f3ec:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
4000f3f0:	618e578e 	orrvs	r5, lr, lr, lsl #15
4000f3f4:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
4000f3f8:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4000f3fc:	918e908e 	orrls	r9, lr, lr, lsl #1
4000f400:	958e938e 	strls	r9, [lr, #910]	; 0x38e
4000f404:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
4000f408:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4000f40c:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
4000f410:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
4000f414:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
4000f418:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4000f41c:	e18ed68e 	orr	sp, lr, lr, lsl #13
4000f420:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
4000f424:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
4000f428:	618f418f 	orrvs	r4, pc, pc, lsl #3
4000f42c:	658f628f 	strvs	r6, [pc, #655]	; 4000f6c3 <HanTable+0xfbb>
4000f430:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4000f434:	708f6b8f 	addvc	r6, pc, pc, lsl #23
4000f438:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4000f43c:	778f758f 	strvc	r7, [pc, pc, lsl #11]
4000f440:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4000f444:	a58fa28f 	strge	sl, [pc, #655]	; 4000f6db <HanTable+0xfd3>
4000f448:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4000f44c:	b58fb38f 	strlt	fp, [pc, #911]	; 4000f7e3 <HanTable+0x10db>
4000f450:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4000f454:	63906290 	orrsvs	r6, r0, #144, 4
4000f458:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4000f45c:	6a906990 	bvs	3e429aa4 <GPM4DAT+0x2d4297c0>
4000f460:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4000f464:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
4000f468:	77907690 			; <UNDEFINED> instruction: 0x77907690
4000f46c:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
4000f470:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4000f474:	82908190 	addshi	r8, r0, #144, 2	; 0x24
4000f478:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4000f47c:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
4000f480:	96909590 			; <UNDEFINED> instruction: 0x96909590
4000f484:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
4000f488:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4000f48c:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
4000f490:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4000f494:	e490e290 	ldr	lr, [r0], #656	; 0x290
4000f498:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4000f49c:	ec90eb90 	vldmia	r0, {d14-d21}
4000f4a0:	f390f190 	vsra.u64	d15, d0, #48
4000f4a4:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
4000f4a8:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4000f4ac:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
4000f4b0:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4000f4b4:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
4000f4b8:	56915591 			; <UNDEFINED> instruction: 0x56915591
4000f4bc:	61915791 			; <UNDEFINED> instruction: 0x61915791
4000f4c0:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4000f4c4:	71916991 			; <UNDEFINED> instruction: 0x71916991
4000f4c8:	76917391 			; <UNDEFINED> instruction: 0x76917391
4000f4cc:	7a917791 	bvc	3e46d318 <GPM4DAT+0x2d46d034>
4000f4d0:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
4000f4d4:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
4000f4d8:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4000f4dc:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
4000f4e0:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
4000f4e4:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
4000f4e8:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4000f4ec:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
4000f4f0:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
4000f4f4:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
4000f4f8:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4000f4fc:	61925592 			; <UNDEFINED> instruction: 0x61925592
4000f500:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
4000f504:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
4000f508:	77927592 			; <UNDEFINED> instruction: 0x77927592
4000f50c:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
4000f510:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
4000f514:	91928992 			; <UNDEFINED> instruction: 0x91928992
4000f518:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4000f51c:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
4000f520:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
4000f524:	e592e192 	ldr	lr, [r2, #402]	; 0x192
4000f528:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4000f52c:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
4000f530:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4000f534:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
4000f538:	61935793 			; <UNDEFINED> instruction: 0x61935793
4000f53c:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
4000f540:	6a936993 	bvs	3e4e9b94 <GPM4DAT+0x2d4e98b0>
4000f544:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
4000f548:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4000f54c:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
4000f550:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4000f554:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
4000f558:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4000f55c:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
4000f560:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4000f564:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
4000f568:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4000f56c:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
4000f570:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4000f574:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
4000f578:	6b946a94 	blvs	3e529fd0 <GPM4DAT+0x2d529cec>
4000f57c:	70946c94 	umullsvc	r6, r4, r4, ip
4000f580:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4000f584:	76947594 			; <UNDEFINED> instruction: 0x76947594
4000f588:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4000f58c:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
4000f590:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4000f594:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
4000f598:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4000f59c:	96949594 			; <UNDEFINED> instruction: 0x96949594
4000f5a0:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4000f5a4:	e294e194 	adds	lr, r4, #148, 2	; 0x25
4000f5a8:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4000f5ac:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
4000f5b0:	ec94eb94 	vldmia	r4, {d14-d23}
4000f5b4:	f394f194 	vsra.u64	d15, d4, #44
4000f5b8:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
4000f5bc:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
4000f5c0:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4000f5c4:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
4000f5c8:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
4000f5cc:	56955595 			; <UNDEFINED> instruction: 0x56955595
4000f5d0:	61955795 			; <UNDEFINED> instruction: 0x61955795
4000f5d4:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
4000f5d8:	77957695 			; <UNDEFINED> instruction: 0x77957695
4000f5dc:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
4000f5e0:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
4000f5e4:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
4000f5e8:	ab95a995 	blge	3e579c44 <GPM4DAT+0x2d579960>
4000f5ec:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
4000f5f0:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
4000f5f4:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f5f8:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
4000f5fc:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
4000f600:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
4000f604:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
4000f608:	51964996 			; <UNDEFINED> instruction: 0x51964996
4000f60c:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
4000f610:	81966196 			; <UNDEFINED> instruction: 0x81966196
4000f614:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
4000f618:	91968996 			; <UNDEFINED> instruction: 0x91968996
4000f61c:	95969396 	ldrls	r9, [r6, #918]	; 0x396
4000f620:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
4000f624:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
4000f628:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4000f62c:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
4000f630:	f596f396 	pldw	[r6, #918]	; 0x396
4000f634:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
4000f638:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4000f63c:	57975197 			; <UNDEFINED> instruction: 0x57975197
4000f640:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4000f644:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
4000f648:	6b976997 	blvs	3e5e9cac <GPM4DAT+0x2d5e99c8>
4000f64c:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
4000f650:	77977597 			; <UNDEFINED> instruction: 0x77977597
4000f654:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
4000f658:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4000f65c:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
4000f660:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4000f664:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
4000f668:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f66c:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
4000f670:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4000f674:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
4000f678:	76987598 			; <UNDEFINED> instruction: 0x76987598
4000f67c:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
4000f680:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4000f684:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
4000f688:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
4000f68c:	96989598 			; <UNDEFINED> instruction: 0x96989598
4000f690:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4000f694:	e598e298 	ldr	lr, [r8, #664]	; 0x298
4000f698:	eb98e998 	bl	3e649d00 <GPM4DAT+0x2d649a1c>
4000f69c:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
4000f6a0:	f598f398 	pldw	[r8, #920]	; 0x398
4000f6a4:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
4000f6a8:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
4000f6ac:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
4000f6b0:	51994999 			; <UNDEFINED> instruction: 0x51994999
4000f6b4:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
4000f6b8:	57995699 			; <UNDEFINED> instruction: 0x57995699
4000f6bc:	76996199 			; <UNDEFINED> instruction: 0x76996199
4000f6c0:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4000f6c4:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
4000f6c8:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
4000f6cc:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
4000f6d0:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
4000f6d4:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
4000f6d8:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
4000f6dc:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
4000f6e0:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
4000f6e4:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
4000f6e8:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
4000f6ec:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
4000f6f0:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
4000f6f4:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
4000f6f8:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
4000f6fc:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
4000f700:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
4000f704:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
4000f708:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
4000f70c:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
4000f710:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
4000f714:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
4000f718:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
4000f71c:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
4000f720:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
4000f724:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
4000f728:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
4000f72c:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
4000f730:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
4000f734:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
4000f738:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
4000f73c:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
4000f740:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
4000f744:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
4000f748:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
4000f74c:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
4000f750:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
4000f754:	f39cf19c 	vsra.u64	d15, d12, #36
4000f758:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
4000f75c:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
4000f760:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
4000f764:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
4000f768:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
4000f76c:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
4000f770:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
4000f774:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
4000f778:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
4000f77c:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
4000f780:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4000f784:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
4000f788:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
4000f78c:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
4000f790:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4000f794:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
4000f798:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
4000f79c:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
4000f7a0:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4000f7a4:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
4000f7a8:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
4000f7ac:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
4000f7b0:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4000f7b4:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
4000f7b8:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
4000f7bc:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
4000f7c0:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4000f7c4:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
4000f7c8:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
4000f7cc:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
4000f7d0:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
4000f7d4:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
4000f7d8:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
4000f7dc:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
4000f7e0:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
4000f7e4:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
4000f7e8:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
4000f7ec:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
4000f7f0:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
4000f7f4:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
4000f7f8:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
4000f7fc:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
4000f800:	7b9f789f 	blvc	3e7eda84 <GPM4DAT+0x2d7ed7a0>
4000f804:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
4000f808:	a59fa29f 	ldrge	sl, [pc, #671]	; 4000faaf <HanTable+0x13a7>
4000f80c:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
4000f810:	b59fb39f 	ldrlt	fp, [pc, #927]	; 4000fbb7 <HanTable+0x14af>
4000f814:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
4000f818:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
4000f81c:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
4000f820:	6aa069a0 	bvs	3e829ea8 <GPM4DAT+0x2d829bc4>
4000f824:	71a06ba0 	lsrvc	r6, r0, #23
4000f828:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
4000f82c:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
4000f830:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
4000f834:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
4000f838:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
4000f83c:	93a091a0 	movls	r9, #160, 2	; 0x28
4000f840:	96a095a0 	strtls	r9, [r0], r0, lsr #11
4000f844:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
4000f848:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
4000f84c:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
4000f850:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
4000f854:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
4000f858:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
4000f85c:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
4000f860:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
4000f864:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
4000f868:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
4000f86c:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
4000f870:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
4000f874:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
4000f878:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
4000f87c:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
4000f880:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4000f884:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
4000f888:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
4000f88c:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
4000f890:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4000f894:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
4000f898:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
4000f89c:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
4000f8a0:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
4000f8a4:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
4000f8a8:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
4000f8ac:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
4000f8b0:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
4000f8b4:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
4000f8b8:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
4000f8bc:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
4000f8c0:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
4000f8c4:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
4000f8c8:	8ba28aa2 	blhi	3e8b2358 <GPM4DAT+0x2d8b2074>
4000f8cc:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
4000f8d0:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
4000f8d4:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
4000f8d8:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
4000f8dc:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
4000f8e0:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
4000f8e4:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
4000f8e8:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
4000f8ec:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
4000f8f0:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
4000f8f4:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
4000f8f8:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
4000f8fc:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
4000f900:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
4000f904:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
4000f908:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
4000f90c:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
4000f910:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
4000f914:	bba3b9a3 	bllt	3e8fdfa8 <GPM4DAT+0x2d8fdcc4>
4000f918:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
4000f91c:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
4000f920:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
4000f924:	6aa469a4 	bvs	3e929fbc <GPM4DAT+0x2d929cd8>
4000f928:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
4000f92c:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
4000f930:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
4000f934:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
4000f938:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
4000f93c:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
4000f940:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
4000f944:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
4000f948:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
4000f94c:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
4000f950:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
4000f954:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
4000f958:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
4000f95c:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
4000f960:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
4000f964:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
4000f968:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
4000f96c:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
4000f970:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
4000f974:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
4000f978:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
4000f97c:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
4000f980:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
4000f984:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
4000f988:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
4000f98c:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
4000f990:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
4000f994:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
4000f998:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
4000f99c:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
4000f9a0:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
4000f9a4:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
4000f9a8:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
4000f9ac:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
4000f9b0:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
4000f9b4:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
4000f9b8:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
4000f9bc:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
4000f9c0:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
4000f9c4:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
4000f9c8:	8ba68aa6 	blhi	3e9b2468 <GPM4DAT+0x2d9b2184>
4000f9cc:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
4000f9d0:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
4000f9d4:	9ca69ba6 	vstmials	r6!, {d9-d27}
4000f9d8:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
4000f9dc:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
4000f9e0:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
4000f9e4:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
4000f9e8:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
4000f9ec:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
4000f9f0:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
4000f9f4:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
4000f9f8:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
4000f9fc:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
4000fa00:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
4000fa04:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
4000fa08:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
4000fa0c:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
4000fa10:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
4000fa14:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
4000fa18:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
4000fa1c:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
4000fa20:	6ba869a8 	blvs	3ea2a0c8 <GPM4DAT+0x2da29de4>
4000fa24:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
4000fa28:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
4000fa2c:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
4000fa30:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
4000fa34:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
4000fa38:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
4000fa3c:	96a895a8 	strtls	r9, [r8], r8, lsr #11
4000fa40:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
4000fa44:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
4000fa48:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
4000fa4c:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
4000fa50:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
4000fa54:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
4000fa58:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
4000fa5c:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
4000fa60:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
4000fa64:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
4000fa68:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
4000fa6c:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
4000fa70:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
4000fa74:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
4000fa78:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
4000fa7c:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
4000fa80:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
4000fa84:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
4000fa88:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
4000fa8c:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
4000fa90:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
4000fa94:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
4000fa98:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
4000fa9c:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
4000faa0:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
4000faa4:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
4000faa8:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
4000faac:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
4000fab0:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
4000fab4:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
4000fab8:	6bac6aac 	blvs	3eb2a570 <GPM4DAT+0x2db2a28c>
4000fabc:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
4000fac0:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
4000fac4:	7bac77ac 	blvc	3eb2d97c <GPM4DAT+0x2db2d698>
4000fac8:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
4000facc:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
4000fad0:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
4000fad4:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
4000fad8:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
4000fadc:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
4000fae0:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
4000fae4:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
4000fae8:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
4000faec:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
4000faf0:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
4000faf4:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
4000faf8:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
4000fafc:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000fb00:	ebace9ac 	bl	3eb4a1b8 <GPM4DAT+0x2db49ed4>
4000fb04:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
4000fb08:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
4000fb0c:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
4000fb10:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
4000fb14:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
4000fb18:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
4000fb1c:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
4000fb20:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
4000fb24:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
4000fb28:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
4000fb2c:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
4000fb30:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
4000fb34:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
4000fb38:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
4000fb3c:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
4000fb40:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
4000fb44:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
4000fb48:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
4000fb4c:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
4000fb50:	bbadb7ad 	bllt	3eb7da0c <GPM4DAT+0x2db7d728>
4000fb54:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
4000fb58:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
4000fb5c:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
4000fb60:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000fb64:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
4000fb68:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
4000fb6c:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
4000fb70:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
4000fb74:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
4000fb78:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
4000fb7c:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
4000fb80:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
4000fb84:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
4000fb88:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
4000fb8c:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
4000fb90:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
4000fb94:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
4000fb98:	9bae99ae 	blls	3ebb6258 <GPM4DAT+0x2dbb5f74>
4000fb9c:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
4000fba0:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
4000fba4:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
4000fba8:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
4000fbac:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
4000fbb0:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
4000fbb4:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
4000fbb8:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
4000fbbc:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
4000fbc0:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
4000fbc4:	55af51af 	strpl	r5, [pc, #431]!	; 4000fd7b <HanTable+0x1673>
4000fbc8:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
4000fbcc:	65af62af 	strvs	r6, [pc, #687]!	; 4000fe83 <HanTable+0x177b>
4000fbd0:	6aaf69af 	bvs	3ebea294 <GPM4DAT+0x2dbe9fb0>
4000fbd4:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
4000fbd8:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
4000fbdc:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
4000fbe0:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
4000fbe4:	b0afa9af 	adclt	sl, pc, pc, lsr #19
4000fbe8:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
4000fbec:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
4000fbf0:	61b0bcaf 	lsrsvs	fp, pc, #25
4000fbf4:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
4000fbf8:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
4000fbfc:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
4000fc00:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
4000fc04:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
4000fc08:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
4000fc0c:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
4000fc10:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
4000fc14:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
4000fc18:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
4000fc1c:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
4000fc20:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
4000fc24:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
4000fc28:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
4000fc2c:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
4000fc30:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
4000fc34:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
4000fc38:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
4000fc3c:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
4000fc40:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
4000fc44:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
4000fc48:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
4000fc4c:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
4000fc50:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
4000fc54:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
4000fc58:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
4000fc5c:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
4000fc60:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
4000fc64:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
4000fc68:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
4000fc6c:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
4000fc70:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
4000fc74:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
4000fc78:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
4000fc7c:	6bb369b3 	blvs	3ecea350 <GPM4DAT+0x2dcea06c>
4000fc80:	71b370b3 	ldrhvc	r7, [r3, r3]!
4000fc84:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
4000fc88:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
4000fc8c:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
4000fc90:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
4000fc94:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
4000fc98:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
4000fc9c:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
4000fca0:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
4000fca4:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
4000fca8:	6ab469b4 	bvs	3ed2a380 <GPM4DAT+0x2dd2a09c>
4000fcac:	70b46bb4 	ldrhtvc	r6, [r4], r4
4000fcb0:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
4000fcb4:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
4000fcb8:	7bb477b4 	blvc	3ed2db90 <GPM4DAT+0x2dd2d8ac>
4000fcbc:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
4000fcc0:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
4000fcc4:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
4000fcc8:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
4000fccc:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
4000fcd0:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
4000fcd4:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
4000fcd8:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
4000fcdc:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
4000fce0:	bbb4b7b4 	bllt	3ed3dbb8 <GPM4DAT+0x2dd3d8d4>
4000fce4:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
4000fce8:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
4000fcec:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
4000fcf0:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
4000fcf4:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
4000fcf8:	eab4e9b4 	b	3ed4a3d0 <GPM4DAT+0x2dd4a0ec>
4000fcfc:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
4000fd00:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
4000fd04:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
4000fd08:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
4000fd0c:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
4000fd10:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
4000fd14:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
4000fd18:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
4000fd1c:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
4000fd20:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
4000fd24:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
4000fd28:	6bb569b5 	blvs	3ed6a404 <GPM4DAT+0x2dd6a120>
4000fd2c:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
4000fd30:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
4000fd34:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
4000fd38:	7bb577b5 	blvc	3ed6dc14 <GPM4DAT+0x2dd6d930>
4000fd3c:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
4000fd40:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
4000fd44:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
4000fd48:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
4000fd4c:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
4000fd50:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
4000fd54:	aab5a9b5 	bge	3ed7a430 <GPM4DAT+0x2dd7a14c>
4000fd58:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
4000fd5c:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
4000fd60:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
4000fd64:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fd68:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
4000fd6c:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
4000fd70:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
4000fd74:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
4000fd78:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
4000fd7c:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
4000fd80:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
4000fd84:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
4000fd88:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
4000fd8c:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
4000fd90:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
4000fd94:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
4000fd98:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
4000fd9c:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
4000fda0:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
4000fda4:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
4000fda8:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
4000fdac:	8ab689b6 	bhi	3edb248c <GPM4DAT+0x2ddb21a8>
4000fdb0:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
4000fdb4:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
4000fdb8:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
4000fdbc:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
4000fdc0:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
4000fdc4:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
4000fdc8:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
4000fdcc:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
4000fdd0:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
4000fdd4:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
4000fdd8:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
4000fddc:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
4000fde0:	f3b6f1b6 	vsra.u64	d15, d22, #10
4000fde4:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
4000fde8:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
4000fdec:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
4000fdf0:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
4000fdf4:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
4000fdf8:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
4000fdfc:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
4000fe00:	6fb769b7 	svcvs	0x00b769b7
4000fe04:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
4000fe08:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
4000fe0c:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
4000fe10:	7bb77ab7 	blvc	3edee8f4 <GPM4DAT+0x2ddee610>
4000fe14:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
4000fe18:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
4000fe1c:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
4000fe20:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
4000fe24:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
4000fe28:	aab7a9b7 	bge	3edfa50c <GPM4DAT+0x2ddfa228>
4000fe2c:	b0b7abb7 	ldrhtlt	sl, [r7], r7
4000fe30:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
4000fe34:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
4000fe38:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fe3c:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
4000fe40:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
4000fe44:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
4000fe48:	6bb869b8 	blvs	3ee2a530 <GPM4DAT+0x2de2a24c>
4000fe4c:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
4000fe50:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
4000fe54:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
4000fe58:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
4000fe5c:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
4000fe60:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
4000fe64:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
4000fe68:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
4000fe6c:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
4000fe70:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
4000fe74:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
4000fe78:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
4000fe7c:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
4000fe80:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
4000fe84:	ebb8e9b8 	bl	3ee4a56c <GPM4DAT+0x2de4a288>
4000fe88:	f3b8f1b8 	vsra.u64	d15, d24, #8
4000fe8c:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
4000fe90:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
4000fe94:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
4000fe98:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
4000fe9c:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
4000fea0:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
4000fea4:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
4000fea8:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
4000feac:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
4000feb0:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
4000feb4:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
4000feb8:	abb9a9b9 	blge	3ee7a5a4 <GPM4DAT+0x2de7a2c0>
4000febc:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
4000fec0:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
4000fec4:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
4000fec8:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
4000fecc:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
4000fed0:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
4000fed4:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
4000fed8:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
4000fedc:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
4000fee0:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
4000fee4:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
4000fee8:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
4000feec:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
4000fef0:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
4000fef4:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
4000fef8:	8aba89ba 	bhi	3eeb25e8 <GPM4DAT+0x2deb2304>
4000fefc:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
4000ff00:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
4000ff04:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
4000ff08:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
4000ff0c:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
4000ff10:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
4000ff14:	f3baf1ba 	vsra.u64	d15, d26, #6
4000ff18:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
4000ff1c:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
4000ff20:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
4000ff24:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
4000ff28:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
4000ff2c:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
4000ff30:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
4000ff34:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
4000ff38:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
4000ff3c:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
4000ff40:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
4000ff44:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000ff48:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
4000ff4c:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
4000ff50:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
4000ff54:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
4000ff58:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
4000ff5c:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
4000ff60:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
4000ff64:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
4000ff68:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
4000ff6c:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
4000ff70:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
4000ff74:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
4000ff78:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
4000ff7c:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
4000ff80:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
4000ff84:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
4000ff88:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
4000ff8c:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
4000ff90:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
4000ff94:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
4000ff98:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
4000ff9c:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
4000ffa0:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
4000ffa4:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
4000ffa8:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
4000ffac:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
4000ffb0:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
4000ffb4:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
4000ffb8:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
4000ffbc:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
4000ffc0:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
4000ffc4:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
4000ffc8:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
4000ffcc:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
4000ffd0:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
4000ffd4:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
4000ffd8:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 4001019f <HanTable+0x1a97>
4000ffdc:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
4000ffe0:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 400102a7 <HanTable+0x1b9f>
4000ffe4:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
4000ffe8:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
4000ffec:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 400102f0 <HanTable+0x1be8>
4000fff0:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
4000fff4:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
4000fff8:	71c069c0 	bicvc	r6, r0, r0, asr #19
4000fffc:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
40010000:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
40010004:	81c078c0 	bichi	r7, r0, r0, asr #17
40010008:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
4001000c:	91c089c0 	bicls	r8, r0, r0, asr #19
40010010:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
40010014:	97c096c0 	strbls	r9, [r0, r0, asr #13]
40010018:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
4001001c:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
40010020:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
40010024:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
40010028:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
4001002c:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
40010030:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
40010034:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
40010038:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
4001003c:	51c149c1 	bicpl	r4, r1, r1, asr #19
40010040:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
40010044:	61c157c1 	bicvs	r5, r1, r1, asr #15
40010048:	76c165c1 	strbvc	r6, [r1], r1, asr #11
4001004c:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
40010050:	a1c197c1 	bicge	r9, r1, r1, asr #15
40010054:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
40010058:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
4001005c:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
40010060:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
40010064:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
40010068:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
4001006c:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
40010070:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
40010074:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
40010078:	71c261c2 	bicvc	r6, r2, r2, asr #3
4001007c:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
40010080:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
40010084:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
40010088:	97c295c2 	strbls	r9, [r2, r2, asr #11]
4001008c:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
40010090:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
40010094:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
40010098:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
4001009c:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
400100a0:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
400100a4:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
400100a8:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
400100ac:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
400100b0:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
400100b4:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
400100b8:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
400100bc:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
400100c0:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
400100c4:	aac3a9c3 	bge	3f0fa7d8 <GPM4DAT+0x2e0fa4f4>
400100c8:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
400100cc:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
400100d0:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
400100d4:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
400100d8:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
400100dc:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
400100e0:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
400100e4:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
400100e8:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
400100ec:	96c495c4 	strbls	r9, [r4], r4, asr #11
400100f0:	a1c497c4 	bicge	r9, r4, r4, asr #15
400100f4:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
400100f8:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
400100fc:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
40010100:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
40010104:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
40010108:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
4001010c:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
40010110:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
40010114:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
40010118:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
4001011c:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
40010120:	71c569c5 	bicvc	r6, r5, r5, asr #19
40010124:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40010128:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
4001012c:	a1c581c5 	bicge	r8, r5, r5, asr #3
40010130:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
40010134:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
40010138:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
4001013c:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
40010140:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
40010144:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
40010148:	e1c5d7c5 	bic	sp, r5, r5, asr #15
4001014c:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
40010150:	61c649c6 	bicvs	r4, r6, r6, asr #19
40010154:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
40010158:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
4001015c:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
40010160:	97c695c6 	strbls	r9, [r6, r6, asr #11]
40010164:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
40010168:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
4001016c:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
40010170:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
40010174:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
40010178:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
4001017c:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
40010180:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
40010184:	51c749c7 	bicpl	r4, r7, r7, asr #19
40010188:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
4001018c:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40010190:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
40010194:	a1c777c7 	bicge	r7, r7, r7, asr #15
40010198:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
4001019c:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
400101a0:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
400101a4:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
400101a8:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
400101ac:	6ac869c8 	bvs	3f22a8d4 <GPM4DAT+0x2e22a5f0>
400101b0:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
400101b4:	76c875c8 	strbvc	r7, [r8], r8, asr #11
400101b8:	81c877c8 	bichi	r7, r8, r8, asr #15
400101bc:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
400101c0:	91c889c8 	bicls	r8, r8, r8, asr #19
400101c4:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
400101c8:	97c896c8 	strbls	r9, [r8, r8, asr #13]
400101cc:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
400101d0:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
400101d4:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
400101d8:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
400101dc:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
400101e0:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
400101e4:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
400101e8:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
400101ec:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
400101f0:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
400101f4:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
400101f8:	81c976c9 	bichi	r7, r9, r9, asr #13
400101fc:	a1c985c9 	bicge	r8, r9, r9, asr #11
40010200:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
40010204:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
40010208:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
4001020c:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
40010210:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
40010214:	41cae1c9 	bicmi	lr, sl, r9, asr #3
40010218:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
4001021c:	61ca57ca 	bicvs	r5, sl, sl, asr #15
40010220:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
40010224:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40010228:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
4001022c:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
40010230:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
40010234:	e1cac1ca 	bic	ip, sl, sl, asr #3
40010238:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
4001023c:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
40010240:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
40010244:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
40010248:	51cb49cb 	bicpl	r4, fp, fp, asr #19
4001024c:	61cb57cb 	bicvs	r5, fp, fp, asr #15
40010250:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
40010254:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
40010258:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
4001025c:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
40010260:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
40010264:	91cb89cb 	bicls	r8, fp, fp, asr #19
40010268:	a1cb93cb 	bicge	r9, fp, fp, asr #7
4001026c:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
40010270:	b1cba9cb 	biclt	sl, fp, fp, asr #19
40010274:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
40010278:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
4001027c:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
40010280:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
40010284:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
40010288:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
4001028c:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40010290:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40010294:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40010298:	91cc89cc 	bicls	r8, ip, ip, asr #19
4001029c:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
400102a0:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
400102a4:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
400102a8:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
400102ac:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
400102b0:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
400102b4:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
400102b8:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
400102bc:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
400102c0:	51cd49cd 	bicpl	r4, sp, sp, asr #19
400102c4:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
400102c8:	61cd57cd 	bicvs	r5, sp, sp, asr #15
400102cc:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
400102d0:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
400102d4:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
400102d8:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
400102dc:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
400102e0:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
400102e4:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
400102e8:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
400102ec:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
400102f0:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
400102f4:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
400102f8:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
400102fc:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
40010300:	81ce75ce 	bichi	r7, lr, lr, asr #11
40010304:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
40010308:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
4001030c:	91ce8bce 	bicls	r8, lr, lr, asr #23
40010310:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
40010314:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40010318:	e1ceb7ce 	bic	fp, lr, lr, asr #15
4001031c:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010320:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
40010324:	45cf41cf 	strbmi	r4, [pc, #463]	; 400104fb <HanTable+0x1df3>
40010328:	51cf49cf 	bicpl	r4, pc, pc, asr #19
4001032c:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
40010330:	65cf61cf 	strbvs	r6, [pc, #463]	; 40010507 <HanTable+0x1dff>
40010334:	71cf69cf 	bicvc	r6, pc, pc, asr #19
40010338:	75cf73cf 	strbvc	r7, [pc, #975]	; 4001070f <HanTable+0x2007>
4001033c:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40010340:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
40010344:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40010348:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
4001034c:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40010350:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
40010354:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40010358:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
4001035c:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40010360:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
40010364:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40010368:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
4001036c:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40010370:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
40010374:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40010378:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
4001037c:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40010380:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
40010384:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40010388:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
4001038c:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40010390:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40010394:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40010398:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
4001039c:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
400103a0:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
400103a4:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
400103a8:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
400103ac:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
400103b0:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
400103b4:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
400103b8:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
400103bc:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
400103c0:	bbd1b7d1 	bllt	3f47e30c <GPM4DAT+0x2e47e028>
400103c4:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
400103c8:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
400103cc:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
400103d0:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
400103d4:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
400103d8:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
400103dc:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
400103e0:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
400103e4:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
400103e8:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
400103ec:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
400103f0:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
400103f4:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
400103f8:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
400103fc:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
40010400:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
40010404:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
40010408:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
4001040c:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
40010410:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
40010414:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40010418:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
4001041c:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40010420:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
40010424:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40010428:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
4001042c:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
40010430:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
40010434:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
40010438:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
4001043c:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40010440:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
40010444:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40010448:	7bd377d3 	blvc	3f4ee39c <GPM4DAT+0x2e4ee0b8>
4001044c:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40010450:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
40010454:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40010458:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
4001045c:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40010460:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
40010464:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40010468:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
4001046c:	3aac3a5a 	bcc	3eb1eddc <GPM4DAT+0x2db1eaf8>
40010470:	3b243ae0 	blcc	4091eff8 <__ZI_LIMIT__+0x907398>
40010474:	3ba63b64 	blcc	3e99f20c <GPM4DAT+0x2d99ef28>
40010478:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
4001047c:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40010480:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
40010484:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40010488:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
4001048c:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40010490:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40010494:	3f5e3f20 	svccc	0x005e3f20
40010498:	3fe43f94 	svccc	0x00e43f94
4001049c:	40684024 	rsbmi	r4, r8, r4, lsr #32
400104a0:	40e64096 	smlalmi	r4, r6, r6, r0
400104a4:	4168412c 	cmnmi	r8, ip, lsr #2
400104a8:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
400104ac:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
400104b0:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
400104b4:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
400104b8:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
400104bc:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
400104c0:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
400104c4:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
400104c8:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
400104cc:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
400104d0:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
400104d4:	47524730 	smmlarmi	r2, r0, r7, r4
400104d8:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
400104dc:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
400104e0:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
400104e4:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
400104e8:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
400104ec:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
400104f0:	4a3849f8 	bmi	40e22cd8 <__ZI_LIMIT__+0xe0b078>
400104f4:	4aa24a72 	bmi	3e8a2ec4 <GPM4DAT+0x2d8a2be0>
400104f8:	4b044aca 	blmi	40123028 <__ZI_LIMIT__+0x10b3c8>
400104fc:	4ba44b58 	blmi	3e923264 <GPM4DAT+0x2d922f80>
40010500:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
40010504:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
40010508:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
4001050c:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
40010510:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
40010514:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40010518:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
4001051c:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40010520:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
40010524:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40010528:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4001052c:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40010530:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
40010534:	3ae039e0 	bcc	3f81ecbc <GPM4DAT+0x2e81e9d8>
40010538:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4001053c:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40010540:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40010544:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40010548:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4001054c:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40010550:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40010554:	4ae049e0 	bmi	3f822cdc <GPM4DAT+0x2e8229f8>
40010558:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4001055c:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40010560:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010564:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010568:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4001056c:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40010570:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010574:	5ae059e0 	bpl	3f826cfc <GPM4DAT+0x2e826a18>
40010578:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4001057c:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40010580:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40010584:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40010588:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4001058c:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010590:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010594:	6ae069e0 	bvs	3f82ad1c <GPM4DAT+0x2e82aa38>
40010598:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4001059c:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
400105a0:	70e06fe0 	rscvc	r6, r0, r0, ror #31
400105a4:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
400105a8:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
400105ac:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
400105b0:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400105b4:	7ae079e0 	bvc	3f82ed3c <GPM4DAT+0x2e82ea58>
400105b8:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
400105bc:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
400105c0:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
400105c4:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
400105c8:	96e095e0 	strbtls	r9, [r0], r0, ror #11
400105cc:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
400105d0:	9ae099e0 	bls	3f836d58 <GPM4DAT+0x2e836a74>
400105d4:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
400105d8:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
400105dc:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400105e0:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
400105e4:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
400105e8:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
400105ec:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
400105f0:	aae0a9e0 	bge	3f83ad78 <GPM4DAT+0x2e83aa94>
400105f4:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
400105f8:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
400105fc:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
40010600:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
40010604:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
40010608:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
4001060c:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010610:	bae0b9e0 	blt	3f83ed98 <GPM4DAT+0x2e83eab4>
40010614:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40010618:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
4001061c:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40010620:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
40010624:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40010628:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
4001062c:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40010630:	cae0c9e0 	bgt	3f842db8 <GPM4DAT+0x2e842ad4>
40010634:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40010638:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
4001063c:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40010640:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
40010644:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40010648:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
4001064c:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010650:	dae0d9e0 	ble	3f846dd8 <GPM4DAT+0x2e846af4>
40010654:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40010658:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
4001065c:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40010660:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
40010664:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40010668:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
4001066c:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010670:	eae0e9e0 	b	3f84adf8 <GPM4DAT+0x2e84ab14>
40010674:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40010678:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
4001067c:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40010680:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
40010684:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40010688:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
4001068c:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40010690:	fae0f9e0 	blx	3f84ee18 <GPM4DAT+0x2e84eb34>
40010694:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40010698:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
4001069c:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
400106a0:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
400106a4:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
400106a8:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
400106ac:	3ae139e1 	bcc	3f85ee38 <GPM4DAT+0x2e85eb54>
400106b0:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
400106b4:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
400106b8:	40e13fe1 	rscmi	r3, r1, r1, ror #31
400106bc:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
400106c0:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
400106c4:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
400106c8:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
400106cc:	4ae149e1 	bmi	3f862e58 <GPM4DAT+0x2e862b74>
400106d0:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
400106d4:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
400106d8:	50e14fe1 	rscpl	r4, r1, r1, ror #31
400106dc:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
400106e0:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
400106e4:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
400106e8:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
400106ec:	5ae159e1 	bpl	3f866e78 <GPM4DAT+0x2e866b94>
400106f0:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
400106f4:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
400106f8:	60e15fe1 	rscvs	r5, r1, r1, ror #31
400106fc:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
40010700:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
40010704:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
40010708:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
4001070c:	6ae169e1 	bvs	3f86ae98 <GPM4DAT+0x2e86abb4>
40010710:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
40010714:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
40010718:	70e16fe1 	rscvc	r6, r1, r1, ror #31
4001071c:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
40010720:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
40010724:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40010728:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001072c:	7ae179e1 	bvc	3f86eeb8 <GPM4DAT+0x2e86ebd4>
40010730:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
40010734:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
40010738:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
4001073c:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40010740:	96e195e1 	strbtls	r9, [r1], r1, ror #11
40010744:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40010748:	9ae199e1 	bls	3f876ed4 <GPM4DAT+0x2e876bf0>
4001074c:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40010750:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
40010754:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40010758:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
4001075c:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40010760:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
40010764:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40010768:	aae1a9e1 	bge	3f87aef4 <GPM4DAT+0x2e87ac10>
4001076c:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40010770:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
40010774:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40010778:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
4001077c:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40010780:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
40010784:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010788:	bae1b9e1 	blt	3f87ef14 <GPM4DAT+0x2e87ec30>
4001078c:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40010790:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
40010794:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40010798:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
4001079c:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
400107a0:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
400107a4:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
400107a8:	cae1c9e1 	bgt	3f882f34 <GPM4DAT+0x2e882c50>
400107ac:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
400107b0:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
400107b4:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
400107b8:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
400107bc:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
400107c0:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
400107c4:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400107c8:	dae1d9e1 	ble	3f886f54 <GPM4DAT+0x2e886c70>
400107cc:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
400107d0:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
400107d4:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
400107d8:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
400107dc:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
400107e0:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
400107e4:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400107e8:	eae1e9e1 	b	3f88af74 <GPM4DAT+0x2e88ac90>
400107ec:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
400107f0:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
400107f4:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
400107f8:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
400107fc:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
40010800:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
40010804:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
40010808:	fae1f9e1 	blx	3f88ef94 <GPM4DAT+0x2e88ecb0>
4001080c:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
40010810:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
40010814:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
40010818:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
4001081c:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
40010820:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40010824:	3ae239e2 	bcc	3f89efb4 <GPM4DAT+0x2e89ecd0>
40010828:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
4001082c:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40010830:	40e23fe2 	rscmi	r3, r2, r2, ror #31
40010834:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40010838:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
4001083c:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40010840:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
40010844:	4ae249e2 	bmi	3f8a2fd4 <GPM4DAT+0x2e8a2cf0>
40010848:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
4001084c:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40010850:	50e24fe2 	rscpl	r4, r2, r2, ror #31
40010854:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40010858:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
4001085c:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40010860:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40010864:	5ae259e2 	bpl	3f8a6ff4 <GPM4DAT+0x2e8a6d10>
40010868:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
4001086c:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40010870:	60e25fe2 	rscvs	r5, r2, r2, ror #31
40010874:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40010878:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
4001087c:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40010880:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40010884:	6ae269e2 	bvs	3f8ab014 <GPM4DAT+0x2e8aad30>
40010888:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
4001088c:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40010890:	70e26fe2 	rscvc	r6, r2, r2, ror #31
40010894:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40010898:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
4001089c:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
400108a0:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400108a4:	7ae279e2 	bvc	3f8af034 <GPM4DAT+0x2e8aed50>
400108a8:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
400108ac:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
400108b0:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
400108b4:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
400108b8:	96e295e2 	strbtls	r9, [r2], r2, ror #11
400108bc:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
400108c0:	9ae299e2 	bls	3f8b7050 <GPM4DAT+0x2e8b6d6c>
400108c4:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
400108c8:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
400108cc:	a0e29fe2 	rscge	r9, r2, r2, ror #31
400108d0:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
400108d4:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
400108d8:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
400108dc:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400108e0:	aae2a9e2 	bge	3f8bb070 <GPM4DAT+0x2e8bad8c>
400108e4:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
400108e8:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
400108ec:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
400108f0:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
400108f4:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
400108f8:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
400108fc:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010900:	bae2b9e2 	blt	3f8bf090 <GPM4DAT+0x2e8bedac>
40010904:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
40010908:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
4001090c:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
40010910:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
40010914:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
40010918:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
4001091c:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010920:	cae2c9e2 	bgt	3f8c30b0 <GPM4DAT+0x2e8c2dcc>
40010924:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40010928:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
4001092c:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40010930:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
40010934:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40010938:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
4001093c:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010940:	dae2d9e2 	ble	3f8c70d0 <GPM4DAT+0x2e8c6dec>
40010944:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40010948:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
4001094c:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40010950:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
40010954:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40010958:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
4001095c:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010960:	eae2e9e2 	b	3f8cb0f0 <GPM4DAT+0x2e8cae0c>
40010964:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40010968:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
4001096c:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40010970:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
40010974:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40010978:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
4001097c:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40010980:	fae2f9e2 	blx	3f8cf110 <GPM4DAT+0x2e8cee2c>
40010984:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40010988:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
4001098c:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40010990:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
40010994:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40010998:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
4001099c:	3ae339e3 	bcc	3f8df130 <GPM4DAT+0x2e8dee4c>
400109a0:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
400109a4:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
400109a8:	40e33fe3 	rscmi	r3, r3, r3, ror #31
400109ac:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
400109b0:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
400109b4:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
400109b8:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
400109bc:	4ae349e3 	bmi	3f8e3150 <GPM4DAT+0x2e8e2e6c>
400109c0:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
400109c4:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
400109c8:	50e34fe3 	rscpl	r4, r3, r3, ror #31
400109cc:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
400109d0:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
400109d4:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
400109d8:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
400109dc:	5ae359e3 	bpl	3f8e7170 <GPM4DAT+0x2e8e6e8c>
400109e0:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
400109e4:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
400109e8:	60e35fe3 	rscvs	r5, r3, r3, ror #31
400109ec:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
400109f0:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
400109f4:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
400109f8:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
400109fc:	6ae369e3 	bvs	3f8eb190 <GPM4DAT+0x2e8eaeac>
40010a00:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
40010a04:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40010a08:	70e36fe3 	rscvc	r6, r3, r3, ror #31
40010a0c:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40010a10:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
40010a14:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40010a18:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010a1c:	7ae379e3 	bvc	3f8ef1b0 <GPM4DAT+0x2e8eeecc>
40010a20:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
40010a24:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40010a28:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
40010a2c:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40010a30:	96e395e3 	strbtls	r9, [r3], r3, ror #11
40010a34:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40010a38:	9ae399e3 	bls	3f8f71cc <GPM4DAT+0x2e8f6ee8>
40010a3c:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40010a40:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
40010a44:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40010a48:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
40010a4c:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40010a50:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
40010a54:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40010a58:	aae3a9e3 	bge	3f8fb1ec <GPM4DAT+0x2e8faf08>
40010a5c:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40010a60:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
40010a64:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40010a68:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
40010a6c:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40010a70:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
40010a74:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010a78:	bae3b9e3 	blt	3f8ff20c <GPM4DAT+0x2e8fef28>
40010a7c:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40010a80:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
40010a84:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40010a88:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40010a8c:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40010a90:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
40010a94:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010a98:	cae3c9e3 	bgt	3f90322c <GPM4DAT+0x2e902f48>
40010a9c:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40010aa0:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
40010aa4:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40010aa8:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
40010aac:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40010ab0:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
40010ab4:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010ab8:	dae3d9e3 	ble	3f90724c <GPM4DAT+0x2e906f68>
40010abc:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
40010ac0:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
40010ac4:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
40010ac8:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
40010acc:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
40010ad0:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
40010ad4:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010ad8:	eae3e9e3 	b	3f90b26c <GPM4DAT+0x2e90af88>
40010adc:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
40010ae0:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
40010ae4:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
40010ae8:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
40010aec:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
40010af0:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
40010af4:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
40010af8:	fae3f9e3 	blx	3f90f28c <GPM4DAT+0x2e90efa8>
40010afc:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40010b00:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
40010b04:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40010b08:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40010b0c:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40010b10:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010b14:	3ae439e4 	bcc	3f91f2ac <GPM4DAT+0x2e91efc8>
40010b18:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40010b1c:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40010b20:	40e43fe4 	rscmi	r3, r4, r4, ror #31
40010b24:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40010b28:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40010b2c:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40010b30:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
40010b34:	4ae449e4 	bmi	3f9232cc <GPM4DAT+0x2e922fe8>
40010b38:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40010b3c:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40010b40:	50e44fe4 	rscpl	r4, r4, r4, ror #31
40010b44:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40010b48:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40010b4c:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40010b50:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010b54:	5ae459e4 	bpl	3f9272ec <GPM4DAT+0x2e927008>
40010b58:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40010b5c:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40010b60:	60e45fe4 	rscvs	r5, r4, r4, ror #31
40010b64:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40010b68:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40010b6c:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40010b70:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010b74:	6ae469e4 	bvs	3f92b30c <GPM4DAT+0x2e92b028>
40010b78:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40010b7c:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40010b80:	70e46fe4 	rscvc	r6, r4, r4, ror #31
40010b84:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40010b88:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40010b8c:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40010b90:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010b94:	7ae479e4 	bvc	3f92f32c <GPM4DAT+0x2e92f048>
40010b98:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40010b9c:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40010ba0:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
40010ba4:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40010ba8:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40010bac:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010bb0:	9ae499e4 	bls	3f937348 <GPM4DAT+0x2e937064>
40010bb4:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40010bb8:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
40010bbc:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40010bc0:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
40010bc4:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40010bc8:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
40010bcc:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010bd0:	aae4a9e4 	bge	3f93b368 <GPM4DAT+0x2e93b084>
40010bd4:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40010bd8:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
40010bdc:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40010be0:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
40010be4:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40010be8:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
40010bec:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010bf0:	bae4b9e4 	blt	3f93f388 <GPM4DAT+0x2e93f0a4>
40010bf4:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40010bf8:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40010bfc:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40010c00:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
40010c04:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40010c08:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40010c0c:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010c10:	cae4c9e4 	bgt	3f9433a8 <GPM4DAT+0x2e9430c4>
40010c14:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40010c18:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40010c1c:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40010c20:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
40010c24:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40010c28:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40010c2c:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010c30:	dae4d9e4 	ble	3f9473c8 <GPM4DAT+0x2e9470e4>
40010c34:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40010c38:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40010c3c:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40010c40:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
40010c44:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40010c48:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40010c4c:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010c50:	eae4e9e4 	b	3f94b3e8 <GPM4DAT+0x2e94b104>
40010c54:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40010c58:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40010c5c:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40010c60:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
40010c64:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40010c68:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40010c6c:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40010c70:	fae4f9e4 	blx	3f94f408 <GPM4DAT+0x2e94f124>
40010c74:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40010c78:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40010c7c:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40010c80:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
40010c84:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40010c88:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010c8c:	3ae539e5 	bcc	3f95f428 <GPM4DAT+0x2e95f144>
40010c90:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
40010c94:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40010c98:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40010c9c:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40010ca0:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
40010ca4:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40010ca8:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40010cac:	4ae549e5 	bmi	3f963448 <GPM4DAT+0x2e963164>
40010cb0:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
40010cb4:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40010cb8:	50e54fe5 	rscpl	r4, r5, r5, ror #31
40010cbc:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40010cc0:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
40010cc4:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40010cc8:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010ccc:	5ae559e5 	bpl	3f967468 <GPM4DAT+0x2e967184>
40010cd0:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
40010cd4:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40010cd8:	60e55fe5 	rscvs	r5, r5, r5, ror #31
40010cdc:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40010ce0:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
40010ce4:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40010ce8:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010cec:	6ae569e5 	bvs	3f96b488 <GPM4DAT+0x2e96b1a4>
40010cf0:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
40010cf4:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40010cf8:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40010cfc:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40010d00:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
40010d04:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40010d08:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010d0c:	7ae579e5 	bvc	3f96f4a8 <GPM4DAT+0x2e96f1c4>
40010d10:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
40010d14:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40010d18:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40010d1c:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40010d20:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40010d24:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010d28:	9ae599e5 	bls	3f9774c4 <GPM4DAT+0x2e9771e0>
40010d2c:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40010d30:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
40010d34:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40010d38:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40010d3c:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40010d40:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
40010d44:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010d48:	aae5a9e5 	bge	3f97b4e4 <GPM4DAT+0x2e97b200>
40010d4c:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40010d50:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
40010d54:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40010d58:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40010d5c:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40010d60:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
40010d64:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010d68:	bae5b9e5 	blt	3f97f504 <GPM4DAT+0x2e97f220>
40010d6c:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40010d70:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
40010d74:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40010d78:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40010d7c:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40010d80:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
40010d84:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010d88:	cae5c9e5 	bgt	3f983524 <GPM4DAT+0x2e983240>
40010d8c:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40010d90:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40010d94:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40010d98:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
40010d9c:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40010da0:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40010da4:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010da8:	dae5d9e5 	ble	3f987544 <GPM4DAT+0x2e987260>
40010dac:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40010db0:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40010db4:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40010db8:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
40010dbc:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40010dc0:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40010dc4:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010dc8:	eae5e9e5 	b	3f98b564 <GPM4DAT+0x2e98b280>
40010dcc:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40010dd0:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40010dd4:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40010dd8:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
40010ddc:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40010de0:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40010de4:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40010de8:	fae5f9e5 	blx	3f98f584 <GPM4DAT+0x2e98f2a0>
40010dec:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40010df0:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40010df4:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40010df8:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40010dfc:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40010e00:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010e04:	3ae639e6 	bcc	3f99f5a4 <GPM4DAT+0x2e99f2c0>
40010e08:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40010e0c:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40010e10:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40010e14:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40010e18:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
40010e1c:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40010e20:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010e24:	4ae649e6 	bmi	3f9a35c4 <GPM4DAT+0x2e9a32e0>
40010e28:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
40010e2c:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
40010e30:	50e64fe6 	rscpl	r4, r6, r6, ror #31
40010e34:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
40010e38:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
40010e3c:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
40010e40:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010e44:	5ae659e6 	bpl	3f9a75e4 <GPM4DAT+0x2e9a7300>
40010e48:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
40010e4c:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
40010e50:	60e65fe6 	rscvs	r5, r6, r6, ror #31
40010e54:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
40010e58:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
40010e5c:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
40010e60:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010e64:	6ae669e6 	bvs	3f9ab604 <GPM4DAT+0x2e9ab320>
40010e68:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
40010e6c:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
40010e70:	70e66fe6 	rscvc	r6, r6, r6, ror #31
40010e74:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40010e78:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40010e7c:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40010e80:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010e84:	7ae679e6 	bvc	3f9af624 <GPM4DAT+0x2e9af340>
40010e88:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40010e8c:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40010e90:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40010e94:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40010e98:	96e695e6 	strbtls	r9, [r6], r6, ror #11
40010e9c:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010ea0:	9ae699e6 	bls	3f9b7640 <GPM4DAT+0x2e9b735c>
40010ea4:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40010ea8:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
40010eac:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40010eb0:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40010eb4:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40010eb8:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
40010ebc:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010ec0:	aae6a9e6 	bge	3f9bb660 <GPM4DAT+0x2e9bb37c>
40010ec4:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40010ec8:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
40010ecc:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40010ed0:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40010ed4:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40010ed8:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
40010edc:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010ee0:	bae6b9e6 	blt	3f9bf680 <GPM4DAT+0x2e9bf39c>
40010ee4:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40010ee8:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
40010eec:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40010ef0:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40010ef4:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40010ef8:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40010efc:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010f00:	cae6c9e6 	bgt	3f9c36a0 <GPM4DAT+0x2e9c33bc>
40010f04:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40010f08:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40010f0c:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40010f10:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40010f14:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40010f18:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
40010f1c:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010f20:	dae6d9e6 	ble	3f9c76c0 <GPM4DAT+0x2e9c73dc>
40010f24:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40010f28:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
40010f2c:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
40010f30:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
40010f34:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
40010f38:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
40010f3c:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010f40:	eae6e9e6 	b	3f9cb6e0 <GPM4DAT+0x2e9cb3fc>
40010f44:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
40010f48:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
40010f4c:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
40010f50:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
40010f54:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
40010f58:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
40010f5c:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
40010f60:	fae6f9e6 	blx	3f9cf700 <GPM4DAT+0x2e9cf41c>
40010f64:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
40010f68:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
40010f6c:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
40010f70:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
40010f74:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40010f78:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010f7c:	3ae739e7 	bcc	3f9df720 <GPM4DAT+0x2e9df43c>
40010f80:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
40010f84:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40010f88:	40e73fe7 	rscmi	r3, r7, r7, ror #31
40010f8c:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40010f90:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
40010f94:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40010f98:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010f9c:	4ae749e7 	bmi	3f9e3740 <GPM4DAT+0x2e9e345c>
40010fa0:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
40010fa4:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40010fa8:	50e74fe7 	rscpl	r4, r7, r7, ror #31
40010fac:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40010fb0:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
40010fb4:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40010fb8:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010fbc:	5ae759e7 	bpl	3f9e7760 <GPM4DAT+0x2e9e747c>
40010fc0:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
40010fc4:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
40010fc8:	60e75fe7 	rscvs	r5, r7, r7, ror #31
40010fcc:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
40010fd0:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
40010fd4:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
40010fd8:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010fdc:	6ae769e7 	bvs	3f9eb780 <GPM4DAT+0x2e9eb49c>
40010fe0:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
40010fe4:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
40010fe8:	70e76fe7 	rscvc	r6, r7, r7, ror #31
40010fec:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
40010ff0:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
40010ff4:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40010ff8:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010ffc:	7ae779e7 	bvc	3f9ef7a0 <GPM4DAT+0x2e9ef4bc>
40011000:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
40011004:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40011008:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
4001100c:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40011010:	96e795e7 	strbtls	r9, [r7], r7, ror #11
40011014:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011018:	9ae799e7 	bls	3f9f77bc <GPM4DAT+0x2e9f74d8>
4001101c:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40011020:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
40011024:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40011028:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
4001102c:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
40011030:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
40011034:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011038:	aae7a9e7 	bge	3f9fb7dc <GPM4DAT+0x2e9fb4f8>
4001103c:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
40011040:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
40011044:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
40011048:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
4001104c:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
40011050:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
40011054:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011058:	bae7b9e7 	blt	3f9ff7fc <GPM4DAT+0x2e9ff518>
4001105c:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
40011060:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
40011064:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
40011068:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
4001106c:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
40011070:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
40011074:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011078:	cae7c9e7 	bgt	3fa0381c <GPM4DAT+0x2ea03538>
4001107c:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40011080:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
40011084:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40011088:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
4001108c:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40011090:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40011094:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011098:	dae7d9e7 	ble	3fa0783c <GPM4DAT+0x2ea07558>
4001109c:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
400110a0:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
400110a4:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
400110a8:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
400110ac:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
400110b0:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
400110b4:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400110b8:	eae7e9e7 	b	3fa0b85c <GPM4DAT+0x2ea0b578>
400110bc:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
400110c0:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
400110c4:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
400110c8:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
400110cc:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
400110d0:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
400110d4:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
400110d8:	fae7f9e7 	blx	3fa0f87c <GPM4DAT+0x2ea0f598>
400110dc:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
400110e0:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
400110e4:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
400110e8:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
400110ec:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
400110f0:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400110f4:	3ae839e8 	bcc	3fa1f89c <GPM4DAT+0x2ea1f5b8>
400110f8:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
400110fc:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40011100:	40e83fe8 	rscmi	r3, r8, r8, ror #31
40011104:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40011108:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
4001110c:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40011110:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40011114:	4ae849e8 	bmi	3fa238bc <GPM4DAT+0x2ea235d8>
40011118:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
4001111c:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40011120:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40011124:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40011128:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
4001112c:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40011130:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011134:	5ae859e8 	bpl	3fa278dc <GPM4DAT+0x2ea275f8>
40011138:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
4001113c:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40011140:	60e85fe8 	rscvs	r5, r8, r8, ror #31
40011144:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40011148:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
4001114c:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40011150:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011154:	6ae869e8 	bvs	3fa2b8fc <GPM4DAT+0x2ea2b618>
40011158:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
4001115c:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40011160:	70e86fe8 	rscvc	r6, r8, r8, ror #31
40011164:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40011168:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
4001116c:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40011170:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011174:	7ae879e8 	bvc	3fa2f91c <GPM4DAT+0x2ea2f638>
40011178:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
4001117c:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40011180:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
40011184:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40011188:	96e895e8 	strbtls	r9, [r8], r8, ror #11
4001118c:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011190:	9ae899e8 	bls	3fa37938 <GPM4DAT+0x2ea37654>
40011194:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40011198:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
4001119c:	a0e89fe8 	rscge	r9, r8, r8, ror #31
400111a0:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
400111a4:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
400111a8:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
400111ac:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400111b0:	aae8a9e8 	bge	3fa3b958 <GPM4DAT+0x2ea3b674>
400111b4:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
400111b8:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
400111bc:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
400111c0:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
400111c4:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
400111c8:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
400111cc:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400111d0:	bae8b9e8 	blt	3fa3f978 <GPM4DAT+0x2ea3f694>
400111d4:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
400111d8:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
400111dc:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
400111e0:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
400111e4:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
400111e8:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
400111ec:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400111f0:	cae8c9e8 	bgt	3fa43998 <GPM4DAT+0x2ea436b4>
400111f4:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
400111f8:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
400111fc:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
40011200:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
40011204:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
40011208:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
4001120c:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011210:	dae8d9e8 	ble	3fa479b8 <GPM4DAT+0x2ea476d4>
40011214:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40011218:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
4001121c:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40011220:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40011224:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40011228:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
4001122c:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011230:	eae8e9e8 	b	3fa4b9d8 <GPM4DAT+0x2ea4b6f4>
40011234:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
40011238:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
4001123c:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40011240:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
40011244:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40011248:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
4001124c:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40011250:	fae8f9e8 	blx	3fa4f9f8 <GPM4DAT+0x2ea4f714>
40011254:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40011258:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
4001125c:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40011260:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
40011264:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40011268:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001126c:	3ae939e9 	bcc	3fa5fa18 <GPM4DAT+0x2ea5f734>
40011270:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
40011274:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40011278:	40e93fe9 	rscmi	r3, r9, r9, ror #31
4001127c:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40011280:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
40011284:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40011288:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
4001128c:	4ae949e9 	bmi	3fa63a38 <GPM4DAT+0x2ea63754>
40011290:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40011294:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40011298:	50e94fe9 	rscpl	r4, r9, r9, ror #31
4001129c:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
400112a0:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
400112a4:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
400112a8:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400112ac:	5ae959e9 	bpl	3fa67a58 <GPM4DAT+0x2ea67774>
400112b0:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
400112b4:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
400112b8:	60e95fe9 	rscvs	r5, r9, r9, ror #31
400112bc:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
400112c0:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
400112c4:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
400112c8:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400112cc:	6ae969e9 	bvs	3fa6ba78 <GPM4DAT+0x2ea6b794>
400112d0:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
400112d4:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
400112d8:	70e96fe9 	rscvc	r6, r9, r9, ror #31
400112dc:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
400112e0:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
400112e4:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
400112e8:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400112ec:	7ae979e9 	bvc	3fa6fa98 <GPM4DAT+0x2ea6f7b4>
400112f0:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
400112f4:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
400112f8:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
400112fc:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
40011300:	96e995e9 	strbtls	r9, [r9], r9, ror #11
40011304:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011308:	9ae999e9 	bls	3fa77ab4 <GPM4DAT+0x2ea777d0>
4001130c:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40011310:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40011314:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40011318:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
4001131c:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40011320:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
40011324:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011328:	aae9a9e9 	bge	3fa7bad4 <GPM4DAT+0x2ea7b7f0>
4001132c:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
40011330:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
40011334:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
40011338:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
4001133c:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40011340:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
40011344:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011348:	bae9b9e9 	blt	3fa7faf4 <GPM4DAT+0x2ea7f810>
4001134c:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40011350:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
40011354:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40011358:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
4001135c:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40011360:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
40011364:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011368:	cae9c9e9 	bgt	3fa83b14 <GPM4DAT+0x2ea83830>
4001136c:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40011370:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
40011374:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40011378:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
4001137c:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40011380:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
40011384:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011388:	dae9d9e9 	ble	3fa87b34 <GPM4DAT+0x2ea87850>
4001138c:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40011390:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40011394:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40011398:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
4001139c:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
400113a0:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
400113a4:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400113a8:	eae9e9e9 	b	3fa8bb54 <GPM4DAT+0x2ea8b870>
400113ac:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
400113b0:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
400113b4:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
400113b8:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
400113bc:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
400113c0:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
400113c4:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
400113c8:	fae9f9e9 	blx	3fa8fb74 <GPM4DAT+0x2ea8f890>
400113cc:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
400113d0:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
400113d4:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
400113d8:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
400113dc:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
400113e0:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400113e4:	3aea39ea 	bcc	3fa9fb94 <GPM4DAT+0x2ea9f8b0>
400113e8:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
400113ec:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
400113f0:	40ea3fea 	rscmi	r3, sl, sl, ror #31
400113f4:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
400113f8:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
400113fc:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
40011400:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011404:	4aea49ea 	bmi	3faa3bb4 <GPM4DAT+0x2eaa38d0>
40011408:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
4001140c:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
40011410:	50ea4fea 	rscpl	r4, sl, sl, ror #31
40011414:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40011418:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
4001141c:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40011420:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011424:	5aea59ea 	bpl	3faa7bd4 <GPM4DAT+0x2eaa78f0>
40011428:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
4001142c:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
40011430:	60ea5fea 	rscvs	r5, sl, sl, ror #31
40011434:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
40011438:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
4001143c:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40011440:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011444:	6aea69ea 	bvs	3faabbf4 <GPM4DAT+0x2eaab910>
40011448:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
4001144c:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40011450:	70ea6fea 	rscvc	r6, sl, sl, ror #31
40011454:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40011458:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
4001145c:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40011460:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011464:	7aea79ea 	bvc	3faafc14 <GPM4DAT+0x2eaaf930>
40011468:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
4001146c:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40011470:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
40011474:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40011478:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
4001147c:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011480:	9aea99ea 	bls	3fab7c30 <GPM4DAT+0x2eab794c>
40011484:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40011488:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
4001148c:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40011490:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40011494:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40011498:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
4001149c:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400114a0:	aaeaa9ea 	bge	3fabbc50 <GPM4DAT+0x2eabb96c>
400114a4:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
400114a8:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
400114ac:	b0eaafea 	rsclt	sl, sl, sl, ror #31
400114b0:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
400114b4:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
400114b8:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
400114bc:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400114c0:	baeab9ea 	blt	3fabfc70 <GPM4DAT+0x2eabf98c>
400114c4:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
400114c8:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
400114cc:	c0eabfea 	rscgt	fp, sl, sl, ror #31
400114d0:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
400114d4:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
400114d8:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
400114dc:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400114e0:	caeac9ea 	bgt	3fac3c90 <GPM4DAT+0x2eac39ac>
400114e4:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
400114e8:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
400114ec:	d0eacfea 	rscle	ip, sl, sl, ror #31
400114f0:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
400114f4:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
400114f8:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
400114fc:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011500:	daead9ea 	ble	3fac7cb0 <GPM4DAT+0x2eac79cc>
40011504:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
40011508:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
4001150c:	e0eadfea 	rsc	sp, sl, sl, ror #31
40011510:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
40011514:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40011518:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
4001151c:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011520:	eaeae9ea 	b	3facbcd0 <GPM4DAT+0x2eacb9ec>
40011524:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40011528:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
4001152c:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
40011530:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
40011534:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
40011538:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
4001153c:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40011540:	faeaf9ea 	blx	3facfcf0 <GPM4DAT+0x2eacfa0c>
40011544:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40011548:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
4001154c:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40011550:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
40011554:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40011558:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001155c:	3aeb39eb 	bcc	3fadfd10 <GPM4DAT+0x2eadfa2c>
40011560:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
40011564:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40011568:	40eb3feb 	rscmi	r3, fp, fp, ror #31
4001156c:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40011570:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
40011574:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40011578:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
4001157c:	4aeb49eb 	bmi	3fae3d30 <GPM4DAT+0x2eae3a4c>
40011580:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
40011584:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40011588:	50eb4feb 	rscpl	r4, fp, fp, ror #31
4001158c:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40011590:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40011594:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40011598:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001159c:	5aeb59eb 	bpl	3fae7d50 <GPM4DAT+0x2eae7a6c>
400115a0:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
400115a4:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
400115a8:	60eb5feb 	rscvs	r5, fp, fp, ror #31
400115ac:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
400115b0:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
400115b4:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
400115b8:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400115bc:	6aeb69eb 	bvs	3faebd70 <GPM4DAT+0x2eaeba8c>
400115c0:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
400115c4:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
400115c8:	70eb6feb 	rscvc	r6, fp, fp, ror #31
400115cc:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
400115d0:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
400115d4:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
400115d8:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400115dc:	7aeb79eb 	bvc	3faefd90 <GPM4DAT+0x2eaefaac>
400115e0:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
400115e4:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
400115e8:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
400115ec:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
400115f0:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
400115f4:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400115f8:	9aeb99eb 	bls	3faf7dac <GPM4DAT+0x2eaf7ac8>
400115fc:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
40011600:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
40011604:	a0eb9feb 	rscge	r9, fp, fp, ror #31
40011608:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
4001160c:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
40011610:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
40011614:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011618:	aaeba9eb 	bge	3fafbdcc <GPM4DAT+0x2eafbae8>
4001161c:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40011620:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
40011624:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40011628:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
4001162c:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40011630:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
40011634:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011638:	baebb9eb 	blt	3faffdec <GPM4DAT+0x2eaffb08>
4001163c:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40011640:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
40011644:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40011648:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
4001164c:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40011650:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
40011654:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011658:	caebc9eb 	bgt	3fb03e0c <GPM4DAT+0x2eb03b28>
4001165c:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40011660:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
40011664:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40011668:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
4001166c:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40011670:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
40011674:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011678:	daebd9eb 	ble	3fb07e2c <GPM4DAT+0x2eb07b48>
4001167c:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40011680:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
40011684:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40011688:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
4001168c:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40011690:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
40011694:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011698:	eaebe9eb 	b	3fb0be4c <GPM4DAT+0x2eb0bb68>
4001169c:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
400116a0:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
400116a4:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
400116a8:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
400116ac:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
400116b0:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
400116b4:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
400116b8:	faebf9eb 	blx	3fb0fe6c <GPM4DAT+0x2eb0fb88>
400116bc:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
400116c0:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
400116c4:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
400116c8:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
400116cc:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
400116d0:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400116d4:	3aec39ec 	bcc	3fb1fe8c <GPM4DAT+0x2eb1fba8>
400116d8:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
400116dc:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
400116e0:	40ec3fec 	rscmi	r3, ip, ip, ror #31
400116e4:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
400116e8:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
400116ec:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
400116f0:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400116f4:	4aec49ec 	bmi	3fb23eac <GPM4DAT+0x2eb23bc8>
400116f8:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
400116fc:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
40011700:	50ec4fec 	rscpl	r4, ip, ip, ror #31
40011704:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
40011708:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
4001170c:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
40011710:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011714:	5aec59ec 	bpl	3fb27ecc <GPM4DAT+0x2eb27be8>
40011718:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
4001171c:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
40011720:	60ec5fec 	rscvs	r5, ip, ip, ror #31
40011724:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40011728:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
4001172c:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
40011730:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011734:	6aec69ec 	bvs	3fb2beec <GPM4DAT+0x2eb2bc08>
40011738:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
4001173c:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40011740:	70ec6fec 	rscvc	r6, ip, ip, ror #31
40011744:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40011748:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
4001174c:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40011750:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011754:	7aec79ec 	bvc	3fb2ff0c <GPM4DAT+0x2eb2fc28>
40011758:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
4001175c:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40011760:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
40011764:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40011768:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
4001176c:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011770:	9aec99ec 	bls	3fb37f28 <GPM4DAT+0x2eb37c44>
40011774:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40011778:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
4001177c:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40011780:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
40011784:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40011788:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
4001178c:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011790:	aaeca9ec 	bge	3fb3bf48 <GPM4DAT+0x2eb3bc64>
40011794:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40011798:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
4001179c:	b0ecafec 	rsclt	sl, ip, ip, ror #31
400117a0:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
400117a4:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
400117a8:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
400117ac:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400117b0:	baecb9ec 	blt	3fb3ff68 <GPM4DAT+0x2eb3fc84>
400117b4:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
400117b8:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
400117bc:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
400117c0:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
400117c4:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
400117c8:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
400117cc:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400117d0:	caecc9ec 	bgt	3fb43f88 <GPM4DAT+0x2eb43ca4>
400117d4:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
400117d8:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
400117dc:	d0eccfec 	rscle	ip, ip, ip, ror #31
400117e0:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
400117e4:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
400117e8:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
400117ec:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400117f0:	daecd9ec 	ble	3fb47fa8 <GPM4DAT+0x2eb47cc4>
400117f4:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
400117f8:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
400117fc:	e0ecdfec 	rsc	sp, ip, ip, ror #31
40011800:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
40011804:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
40011808:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
4001180c:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011810:	eaece9ec 	b	3fb4bfc8 <GPM4DAT+0x2eb4bce4>
40011814:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
40011818:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
4001181c:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
40011820:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
40011824:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40011828:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
4001182c:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40011830:	faecf9ec 	blx	3fb4ffe8 <GPM4DAT+0x2eb4fd04>
40011834:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40011838:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
4001183c:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40011840:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
40011844:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40011848:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001184c:	3aed39ed 	bcc	3fb60008 <GPM4DAT+0x2eb5fd24>
40011850:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
40011854:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40011858:	40ed3fed 	rscmi	r3, sp, sp, ror #31
4001185c:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40011860:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
40011864:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40011868:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
4001186c:	4aed49ed 	bmi	3fb64028 <GPM4DAT+0x2eb63d44>
40011870:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
40011874:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40011878:	50ed4fed 	rscpl	r4, sp, sp, ror #31
4001187c:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40011880:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
40011884:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40011888:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001188c:	5aed59ed 	bpl	3fb68048 <GPM4DAT+0x2eb67d64>
40011890:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
40011894:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40011898:	60ed5fed 	rscvs	r5, sp, sp, ror #31
4001189c:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
400118a0:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
400118a4:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
400118a8:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400118ac:	6aed69ed 	bvs	3fb6c068 <GPM4DAT+0x2eb6bd84>
400118b0:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
400118b4:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
400118b8:	70ed6fed 	rscvc	r6, sp, sp, ror #31
400118bc:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
400118c0:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
400118c4:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
400118c8:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400118cc:	7aed79ed 	bvc	3fb70088 <GPM4DAT+0x2eb6fda4>
400118d0:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
400118d4:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
400118d8:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
400118dc:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
400118e0:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
400118e4:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400118e8:	9aed99ed 	bls	3fb780a4 <GPM4DAT+0x2eb77dc0>
400118ec:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
400118f0:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
400118f4:	a0ed9fed 	rscge	r9, sp, sp, ror #31
400118f8:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
400118fc:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
40011900:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
40011904:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011908:	aaeda9ed 	bge	3fb7c0c4 <GPM4DAT+0x2eb7bde0>
4001190c:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
40011910:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
40011914:	b0edafed 	rsclt	sl, sp, sp, ror #31
40011918:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
4001191c:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
40011920:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
40011924:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011928:	baedb9ed 	blt	3fb800e4 <GPM4DAT+0x2eb7fe00>
4001192c:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40011930:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
40011934:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40011938:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
4001193c:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40011940:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
40011944:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011948:	caedc9ed 	bgt	3fb84104 <GPM4DAT+0x2eb83e20>
4001194c:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40011950:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
40011954:	d0edcfed 	rscle	ip, sp, sp, ror #31
40011958:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
4001195c:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40011960:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
40011964:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011968:	daedd9ed 	ble	3fb88124 <GPM4DAT+0x2eb87e40>
4001196c:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40011970:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
40011974:	e0eddfed 	rsc	sp, sp, sp, ror #31
40011978:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
4001197c:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40011980:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
40011984:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011988:	eaede9ed 	b	3fb8c144 <GPM4DAT+0x2eb8be60>
4001198c:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40011990:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
40011994:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40011998:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
4001199c:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
400119a0:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
400119a4:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
400119a8:	faedf9ed 	blx	3fb90164 <GPM4DAT+0x2eb8fe80>
400119ac:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
400119b0:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
400119b4:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
400119b8:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
400119bc:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
400119c0:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400119c4:	3aee39ee 	bcc	3fba0184 <GPM4DAT+0x2eb9fea0>
400119c8:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
400119cc:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
400119d0:	40ee3fee 	rscmi	r3, lr, lr, ror #31
400119d4:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
400119d8:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
400119dc:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
400119e0:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400119e4:	4aee49ee 	bmi	3fba41a4 <GPM4DAT+0x2eba3ec0>
400119e8:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
400119ec:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
400119f0:	50ee4fee 	rscpl	r4, lr, lr, ror #31
400119f4:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
400119f8:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
400119fc:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40011a00:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011a04:	5aee59ee 	bpl	3fba81c4 <GPM4DAT+0x2eba7ee0>
40011a08:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
40011a0c:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40011a10:	60ee5fee 	rscvs	r5, lr, lr, ror #31
40011a14:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40011a18:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
40011a1c:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40011a20:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011a24:	6aee69ee 	bvs	3fbac1e4 <GPM4DAT+0x2ebabf00>
40011a28:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
40011a2c:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40011a30:	70ee6fee 	rscvc	r6, lr, lr, ror #31
40011a34:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40011a38:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
40011a3c:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40011a40:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011a44:	7aee79ee 	bvc	3fbb0204 <GPM4DAT+0x2ebaff20>
40011a48:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
40011a4c:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40011a50:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
40011a54:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40011a58:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
40011a5c:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011a60:	9aee99ee 	bls	3fbb8220 <GPM4DAT+0x2ebb7f3c>
40011a64:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40011a68:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
40011a6c:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40011a70:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
40011a74:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40011a78:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40011a7c:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011a80:	aaeea9ee 	bge	3fbbc240 <GPM4DAT+0x2ebbbf5c>
40011a84:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40011a88:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40011a8c:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40011a90:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
40011a94:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40011a98:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
40011a9c:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011aa0:	baeeb9ee 	blt	3fbc0260 <GPM4DAT+0x2ebbff7c>
40011aa4:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40011aa8:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
40011aac:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40011ab0:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
40011ab4:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
40011ab8:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
40011abc:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011ac0:	caeec9ee 	bgt	3fbc4280 <GPM4DAT+0x2ebc3f9c>
40011ac4:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
40011ac8:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
40011acc:	d0eecfee 	rscle	ip, lr, lr, ror #31
40011ad0:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
40011ad4:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
40011ad8:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
40011adc:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011ae0:	daeed9ee 	ble	3fbc82a0 <GPM4DAT+0x2ebc7fbc>
40011ae4:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
40011ae8:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
40011aec:	e0eedfee 	rsc	sp, lr, lr, ror #31
40011af0:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
40011af4:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
40011af8:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
40011afc:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011b00:	eaeee9ee 	b	3fbcc2c0 <GPM4DAT+0x2ebcbfdc>
40011b04:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40011b08:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40011b0c:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40011b10:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
40011b14:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40011b18:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40011b1c:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40011b20:	faeef9ee 	blx	3fbd02e0 <GPM4DAT+0x2ebcfffc>
40011b24:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40011b28:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40011b2c:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40011b30:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40011b38 <HanTable+0x3430>
40011b34:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40011b38:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40011b3c:	3aef39ef 	bcc	3fbe0300 <GPM4DAT+0x2ebe001c>
40011b40:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
40011b44:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40011b48:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40011b4c:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40011b50:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40011b58 <HanTable+0x3450>
40011b54:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40011b58:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40011b5c:	4aef49ef 	bmi	3fbe4320 <GPM4DAT+0x2ebe403c>
40011b60:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
40011b64:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40011b68:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40011b6c:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40011b70:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40011b78 <HanTable+0x3470>
40011b74:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40011b78:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40011b7c:	5aef59ef 	bpl	3fbe8340 <GPM4DAT+0x2ebe805c>
40011b80:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
40011b84:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40011b88:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40011b8c:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40011b90:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40011b98 <HanTable+0x3490>
40011b94:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40011b98:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40011b9c:	6aef69ef 	bvs	3fbec360 <GPM4DAT+0x2ebec07c>
40011ba0:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
40011ba4:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40011ba8:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40011bac:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40011bb0:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40011bb8 <HanTable+0x34b0>
40011bb4:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40011bb8:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40011bbc:	7aef79ef 	bvc	3fbf0380 <GPM4DAT+0x2ebf009c>
40011bc0:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
40011bc4:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40011bc8:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
40011bcc:	94ef93ef 	strbtls	r9, [pc], #1007	; 40011bd4 <HanTable+0x34cc>
40011bd0:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
40011bd4:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40011bd8:	9aef99ef 	bls	3fbf839c <GPM4DAT+0x2ebf80b8>
40011bdc:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40011be0:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
40011be4:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40011be8:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
40011bec:	a4efa3ef 	strbtge	sl, [pc], #1007	; 40011bf4 <HanTable+0x34ec>
40011bf0:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
40011bf4:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40011bf8:	aaefa9ef 	bge	3fbfc3bc <GPM4DAT+0x2ebfc0d8>
40011bfc:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40011c00:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
40011c04:	b0efafef 	rsclt	sl, pc, pc, ror #31
40011c08:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40011c0c:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 40011c14 <HanTable+0x350c>
40011c10:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
40011c14:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40011c18:	baefb9ef 	blt	3fc003dc <GPM4DAT+0x2ec000f8>
40011c1c:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40011c20:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
40011c24:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40011c28:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40011c2c:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 40011c34 <HanTable+0x352c>
40011c30:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
40011c34:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40011c38:	caefc9ef 	bgt	3fc043fc <GPM4DAT+0x2ec04118>
40011c3c:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40011c40:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
40011c44:	d0efcfef 	rscle	ip, pc, pc, ror #31
40011c48:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40011c4c:	d4efd3ef 	strbtle	sp, [pc], #1007	; 40011c54 <HanTable+0x354c>
40011c50:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
40011c54:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40011c58:	daefd9ef 	ble	3fc0841c <GPM4DAT+0x2ec08138>
40011c5c:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40011c60:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
40011c64:	e0efdfef 	rsc	sp, pc, pc, ror #31
40011c68:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40011c6c:	e4efe3ef 	strbt	lr, [pc], #1007	; 40011c74 <HanTable+0x356c>
40011c70:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
40011c74:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40011c78:	eaefe9ef 	b	3fc0c43c <GPM4DAT+0x2ec0c158>
40011c7c:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40011c80:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
40011c84:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40011c88:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40011c8c:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40011c90:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
40011c94:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40011c98:	faeff9ef 	blx	3fc1045c <GPM4DAT+0x2ec10178>
40011c9c:	fceffbef 	stc2l	11, cr15, [pc], #956	; 40012060 <HanTable+0x3958>
40011ca0:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
40011ca4:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40011ca8:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40011cac:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40011cb0:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011cb4:	3af039f0 	bcc	3fc2047c <GPM4DAT+0x2ec20198>
40011cb8:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
40011cbc:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40011cc0:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
40011cc4:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40011cc8:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
40011ccc:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40011cd0:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
40011cd4:	4af049f0 	bmi	3fc2449c <GPM4DAT+0x2ec241b8>
40011cd8:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
40011cdc:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40011ce0:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
40011ce4:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40011ce8:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
40011cec:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40011cf0:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011cf4:	5af059f0 	bpl	3fc284bc <GPM4DAT+0x2ec281d8>
40011cf8:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40011cfc:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40011d00:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
40011d04:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40011d08:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40011d0c:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40011d10:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011d14:	6af069f0 	bvs	3fc2c4dc <GPM4DAT+0x2ec2c1f8>
40011d18:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40011d1c:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40011d20:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40011d24:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40011d28:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40011d2c:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40011d30:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011d34:	7af079f0 	bvc	3fc304fc <GPM4DAT+0x2ec30218>
40011d38:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40011d3c:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40011d40:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
40011d44:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40011d48:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40011d4c:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011d50:	9af099f0 	bls	3fc38518 <GPM4DAT+0x2ec38234>
40011d54:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40011d58:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40011d5c:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40011d60:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
40011d64:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40011d68:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40011d6c:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011d70:	aaf0a9f0 	bge	3fc3c538 <GPM4DAT+0x2ec3c254>
40011d74:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40011d78:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40011d7c:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40011d80:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
40011d84:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40011d88:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40011d8c:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011d90:	baf0b9f0 	blt	3fc40558 <GPM4DAT+0x2ec40274>
40011d94:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40011d98:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
40011d9c:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40011da0:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40011da4:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40011da8:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
40011dac:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011db0:	caf0c9f0 	bgt	3fc44578 <GPM4DAT+0x2ec44294>
40011db4:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40011db8:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
40011dbc:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40011dc0:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40011dc4:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40011dc8:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
40011dcc:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011dd0:	daf0d9f0 	ble	3fc48598 <GPM4DAT+0x2ec482b4>
40011dd4:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40011dd8:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
40011ddc:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40011de0:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40011de4:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40011de8:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
40011dec:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011df0:	eaf0e9f0 	b	3fc4c5b8 <GPM4DAT+0x2ec4c2d4>
40011df4:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40011df8:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40011dfc:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40011e00:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40011e04:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40011e08:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40011e0c:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40011e10:	faf0f9f0 	blx	3fc505d8 <GPM4DAT+0x2ec502f4>
40011e14:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40011e18:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
40011e1c:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40011e20:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40011e24:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40011e28:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011e2c:	3af139f1 	bcc	3fc605f8 <GPM4DAT+0x2ec60314>
40011e30:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
40011e34:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
40011e38:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
40011e3c:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
40011e40:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
40011e44:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
40011e48:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
40011e4c:	4af149f1 	bmi	3fc64618 <GPM4DAT+0x2ec64334>
40011e50:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
40011e54:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
40011e58:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
40011e5c:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
40011e60:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
40011e64:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
40011e68:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011e6c:	5af159f1 	bpl	3fc68638 <GPM4DAT+0x2ec68354>
40011e70:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
40011e74:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40011e78:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40011e7c:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40011e80:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
40011e84:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40011e88:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011e8c:	6af169f1 	bvs	3fc6c658 <GPM4DAT+0x2ec6c374>
40011e90:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40011e94:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40011e98:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
40011e9c:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40011ea0:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40011ea4:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40011ea8:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011eac:	7af179f1 	bvc	3fc70678 <GPM4DAT+0x2ec70394>
40011eb0:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40011eb4:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40011eb8:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
40011ebc:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40011ec0:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40011ec4:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011ec8:	9af199f1 	bls	3fc78694 <GPM4DAT+0x2ec783b0>
40011ecc:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40011ed0:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40011ed4:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40011ed8:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
40011edc:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40011ee0:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40011ee4:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011ee8:	aaf1a9f1 	bge	3fc7c6b4 <GPM4DAT+0x2ec7c3d0>
40011eec:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40011ef0:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40011ef4:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40011ef8:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40011efc:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40011f00:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40011f04:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011f08:	baf1b9f1 	blt	3fc806d4 <GPM4DAT+0x2ec803f0>
40011f0c:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40011f10:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40011f14:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40011f18:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
40011f1c:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40011f20:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40011f24:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011f28:	caf1c9f1 	bgt	3fc846f4 <GPM4DAT+0x2ec84410>
40011f2c:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
40011f30:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
40011f34:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
40011f38:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
40011f3c:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
40011f40:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
40011f44:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011f48:	daf1d9f1 	ble	3fc88714 <GPM4DAT+0x2ec88430>
40011f4c:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
40011f50:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
40011f54:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
40011f58:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
40011f5c:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
40011f60:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
40011f64:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011f68:	eaf1e9f1 	b	3fc8c734 <GPM4DAT+0x2ec8c450>
40011f6c:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
40011f70:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
40011f74:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40011f78:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
40011f7c:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40011f80:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
40011f84:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40011f88:	faf1f9f1 	blx	3fc90754 <GPM4DAT+0x2ec90470>
40011f8c:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40011f90:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
40011f94:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40011f98:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
40011f9c:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40011fa0:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011fa4:	3af239f2 	bcc	3fca0774 <GPM4DAT+0x2eca0490>
40011fa8:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
40011fac:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40011fb0:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
40011fb4:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40011fb8:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
40011fbc:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40011fc0:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40011fc4:	4af249f2 	bmi	3fca4794 <GPM4DAT+0x2eca44b0>
40011fc8:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
40011fcc:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
40011fd0:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
40011fd4:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
40011fd8:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
40011fdc:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
40011fe0:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011fe4:	5af259f2 	bpl	3fca87b4 <GPM4DAT+0x2eca84d0>
40011fe8:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
40011fec:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
40011ff0:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
40011ff4:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40011ff8:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
40011ffc:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40012000:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012004:	6af269f2 	bvs	3fcac7d4 <GPM4DAT+0x2ecac4f0>
40012008:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
4001200c:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40012010:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
40012014:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40012018:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
4001201c:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40012020:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012024:	7af279f2 	bvc	3fcb07f4 <GPM4DAT+0x2ecb0510>
40012028:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
4001202c:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
40012030:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
40012034:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
40012038:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
4001203c:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012040:	9af299f2 	bls	3fcb8810 <GPM4DAT+0x2ecb852c>
40012044:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
40012048:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
4001204c:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
40012050:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
40012054:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
40012058:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
4001205c:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012060:	aaf2a9f2 	bge	3fcbc830 <GPM4DAT+0x2ecbc54c>
40012064:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
40012068:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
4001206c:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
40012070:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
40012074:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40012078:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
4001207c:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012080:	baf2b9f2 	blt	3fcc0850 <GPM4DAT+0x2ecc056c>
40012084:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40012088:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
4001208c:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40012090:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40012094:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40012098:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
4001209c:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400120a0:	caf2c9f2 	bgt	3fcc4870 <GPM4DAT+0x2ecc458c>
400120a4:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
400120a8:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
400120ac:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
400120b0:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
400120b4:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
400120b8:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
400120bc:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400120c0:	daf2d9f2 	ble	3fcc8890 <GPM4DAT+0x2ecc85ac>
400120c4:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
400120c8:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
400120cc:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
400120d0:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
400120d4:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
400120d8:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
400120dc:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400120e0:	eaf2e9f2 	b	3fccc8b0 <GPM4DAT+0x2eccc5cc>
400120e4:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
400120e8:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
400120ec:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
400120f0:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
400120f4:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
400120f8:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
400120fc:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40012100:	faf2f9f2 	blx	3fcd08d0 <GPM4DAT+0x2ecd05ec>
40012104:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40012108:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
4001210c:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40012110:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40012114:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40012118:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001211c:	3af339f3 	bcc	3fce08f0 <GPM4DAT+0x2ece060c>
40012120:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40012124:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40012128:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
4001212c:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40012130:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
40012134:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40012138:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
4001213c:	4af349f3 	bmi	3fce4910 <GPM4DAT+0x2ece462c>
40012140:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
40012144:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40012148:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
4001214c:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40012150:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
40012154:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40012158:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001215c:	5af359f3 	bpl	3fce8930 <GPM4DAT+0x2ece864c>
40012160:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
40012164:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40012168:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
4001216c:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40012170:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
40012174:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40012178:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001217c:	6af369f3 	bvs	3fcec950 <GPM4DAT+0x2ecec66c>
40012180:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
40012184:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40012188:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
4001218c:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40012190:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40012194:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40012198:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001219c:	7af379f3 	bvc	3fcf0970 <GPM4DAT+0x2ecf068c>
400121a0:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
400121a4:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
400121a8:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
400121ac:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
400121b0:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
400121b4:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400121b8:	9af399f3 	bls	3fcf898c <GPM4DAT+0x2ecf86a8>
400121bc:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
400121c0:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
400121c4:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
400121c8:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
400121cc:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
400121d0:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
400121d4:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400121d8:	aaf3a9f3 	bge	3fcfc9ac <GPM4DAT+0x2ecfc6c8>
400121dc:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
400121e0:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
400121e4:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
400121e8:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
400121ec:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
400121f0:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
400121f4:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400121f8:	baf3b9f3 	blt	3fd009cc <GPM4DAT+0x2ed006e8>
400121fc:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
40012200:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
40012204:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
40012208:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
4001220c:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40012210:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40012214:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012218:	caf3c9f3 	bgt	3fd049ec <GPM4DAT+0x2ed04708>
4001221c:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40012220:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40012224:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40012228:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
4001222c:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
40012230:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
40012234:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012238:	daf3d9f3 	ble	3fd08a0c <GPM4DAT+0x2ed08728>
4001223c:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40012240:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
40012244:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40012248:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
4001224c:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40012250:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
40012254:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012258:	eaf3e9f3 	b	3fd0ca2c <GPM4DAT+0x2ed0c748>
4001225c:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40012260:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
40012264:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40012268:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
4001226c:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40012270:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
40012274:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40012278:	faf3f9f3 	blx	3fd10a4c <GPM4DAT+0x2ed10768>
4001227c:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40012280:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
40012284:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40012288:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
4001228c:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40012290:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012294:	3af439f4 	bcc	3fd20a6c <GPM4DAT+0x2ed20788>
40012298:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
4001229c:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
400122a0:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
400122a4:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
400122a8:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
400122ac:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
400122b0:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400122b4:	4af449f4 	bmi	3fd24a8c <GPM4DAT+0x2ed247a8>
400122b8:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
400122bc:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
400122c0:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
400122c4:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
400122c8:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
400122cc:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
400122d0:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400122d4:	5af459f4 	bpl	3fd28aac <GPM4DAT+0x2ed287c8>
400122d8:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
400122dc:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
400122e0:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
400122e4:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
400122e8:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
400122ec:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
400122f0:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400122f4:	6af469f4 	bvs	3fd2cacc <GPM4DAT+0x2ed2c7e8>
400122f8:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
400122fc:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
40012300:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
40012304:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
40012308:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
4001230c:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40012310:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012314:	7af479f4 	bvc	3fd30aec <GPM4DAT+0x2ed30808>
40012318:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
4001231c:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40012320:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
40012324:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40012328:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
4001232c:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012330:	9af499f4 	bls	3fd38b08 <GPM4DAT+0x2ed38824>
40012334:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
40012338:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
4001233c:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40012340:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
40012344:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40012348:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
4001234c:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012350:	aaf4a9f4 	bge	3fd3cb28 <GPM4DAT+0x2ed3c844>
40012354:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40012358:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
4001235c:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40012360:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
40012364:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40012368:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
4001236c:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012370:	baf4b9f4 	blt	3fd40b48 <GPM4DAT+0x2ed40864>
40012374:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40012378:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
4001237c:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40012380:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
40012384:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40012388:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
4001238c:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012390:	caf4c9f4 	bgt	3fd44b68 <GPM4DAT+0x2ed44884>
40012394:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40012398:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
4001239c:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
400123a0:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
400123a4:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
400123a8:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
400123ac:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400123b0:	daf4d9f4 	ble	3fd48b88 <GPM4DAT+0x2ed488a4>
400123b4:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
400123b8:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
400123bc:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
400123c0:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
400123c4:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
400123c8:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
400123cc:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400123d0:	eaf4e9f4 	b	3fd4cba8 <GPM4DAT+0x2ed4c8c4>
400123d4:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
400123d8:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
400123dc:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
400123e0:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
400123e4:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
400123e8:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
400123ec:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
400123f0:	faf4f9f4 	blx	3fd50bc8 <GPM4DAT+0x2ed508e4>
400123f4:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
400123f8:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
400123fc:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
40012400:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
40012404:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
40012408:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001240c:	3af539f5 	bcc	3fd60be8 <GPM4DAT+0x2ed60904>
40012410:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
40012414:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40012418:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
4001241c:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40012420:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
40012424:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40012428:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001242c:	4af549f5 	bmi	3fd64c08 <GPM4DAT+0x2ed64924>
40012430:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
40012434:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
40012438:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
4001243c:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40012440:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
40012444:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40012448:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001244c:	5af559f5 	bpl	3fd68c28 <GPM4DAT+0x2ed68944>
40012450:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
40012454:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40012458:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
4001245c:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40012460:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
40012464:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40012468:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001246c:	6af569f5 	bvs	3fd6cc48 <GPM4DAT+0x2ed6c964>
40012470:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
40012474:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40012478:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
4001247c:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40012480:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
40012484:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40012488:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001248c:	7af579f5 	bvc	3fd70c68 <GPM4DAT+0x2ed70984>
40012490:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40012494:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40012498:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
4001249c:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
400124a0:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
400124a4:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400124a8:	9af599f5 	bls	3fd78c84 <GPM4DAT+0x2ed789a0>
400124ac:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
400124b0:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
400124b4:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
400124b8:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
400124bc:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
400124c0:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
400124c4:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400124c8:	aaf5a9f5 	bge	3fd7cca4 <GPM4DAT+0x2ed7c9c0>
400124cc:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
400124d0:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
400124d4:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
400124d8:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
400124dc:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
400124e0:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
400124e4:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400124e8:	baf5b9f5 	blt	3fd80cc4 <GPM4DAT+0x2ed809e0>
400124ec:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
400124f0:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
400124f4:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
400124f8:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
400124fc:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
40012500:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
40012504:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012508:	caf5c9f5 	bgt	3fd84ce4 <GPM4DAT+0x2ed84a00>
4001250c:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
40012510:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
40012514:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40012518:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
4001251c:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40012520:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
40012524:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012528:	daf5d9f5 	ble	3fd88d04 <GPM4DAT+0x2ed88a20>
4001252c:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
40012530:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
40012534:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
40012538:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
4001253c:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40012540:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
40012544:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012548:	eaf5e9f5 	b	3fd8cd24 <GPM4DAT+0x2ed8ca40>
4001254c:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40012550:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
40012554:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40012558:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
4001255c:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40012560:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
40012564:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40012568:	faf5f9f5 	blx	3fd90d44 <GPM4DAT+0x2ed90a60>
4001256c:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40012570:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
40012574:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40012578:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
4001257c:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40012580:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012584:	3af639f6 	bcc	3fda0d64 <GPM4DAT+0x2eda0a80>
40012588:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
4001258c:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40012590:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40012594:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40012598:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
4001259c:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
400125a0:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400125a4:	4af649f6 	bmi	3fda4d84 <GPM4DAT+0x2eda4aa0>
400125a8:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
400125ac:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
400125b0:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
400125b4:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
400125b8:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
400125bc:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
400125c0:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400125c4:	5af659f6 	bpl	3fda8da4 <GPM4DAT+0x2eda8ac0>
400125c8:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
400125cc:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
400125d0:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
400125d4:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
400125d8:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
400125dc:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
400125e0:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400125e4:	6af669f6 	bvs	3fdacdc4 <GPM4DAT+0x2edacae0>
400125e8:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
400125ec:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
400125f0:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
400125f4:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
400125f8:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
400125fc:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
40012600:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012604:	7af679f6 	bvc	3fdb0de4 <GPM4DAT+0x2edb0b00>
40012608:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
4001260c:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
40012610:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
40012614:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40012618:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
4001261c:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012620:	9af699f6 	bls	3fdb8e00 <GPM4DAT+0x2edb8b1c>
40012624:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40012628:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
4001262c:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40012630:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
40012634:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40012638:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
4001263c:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012640:	aaf6a9f6 	bge	3fdbce20 <GPM4DAT+0x2edbcb3c>
40012644:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40012648:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
4001264c:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40012650:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
40012654:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40012658:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
4001265c:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012660:	baf6b9f6 	blt	3fdc0e40 <GPM4DAT+0x2edc0b5c>
40012664:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40012668:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
4001266c:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40012670:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
40012674:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40012678:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
4001267c:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012680:	caf6c9f6 	bgt	3fdc4e60 <GPM4DAT+0x2edc4b7c>
40012684:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40012688:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
4001268c:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40012690:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
40012694:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40012698:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
4001269c:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400126a0:	daf6d9f6 	ble	3fdc8e80 <GPM4DAT+0x2edc8b9c>
400126a4:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
400126a8:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
400126ac:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
400126b0:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
400126b4:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
400126b8:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
400126bc:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400126c0:	eaf6e9f6 	b	3fdccea0 <GPM4DAT+0x2edccbbc>
400126c4:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
400126c8:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
400126cc:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
400126d0:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
400126d4:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
400126d8:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
400126dc:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
400126e0:	faf6f9f6 	blx	3fdd0ec0 <GPM4DAT+0x2edd0bdc>
400126e4:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
400126e8:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
400126ec:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

400126f0 <.LANCHOR1>:
400126f0:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
400126f4:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
400126f8:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400126fc:	3af739f7 	bcc	3fde0ee0 <GPM4DAT+0x2ede0bfc>
40012700:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
40012704:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
40012708:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
4001270c:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
40012710:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
40012714:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
40012718:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001271c:	4af749f7 	bmi	3fde4f00 <GPM4DAT+0x2ede4c1c>
40012720:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
40012724:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40012728:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
4001272c:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
40012730:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
40012734:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
40012738:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001273c:	5af759f7 	bpl	3fde8f20 <GPM4DAT+0x2ede8c3c>
40012740:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
40012744:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40012748:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
4001274c:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40012750:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
40012754:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40012758:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001275c:	6af769f7 	bvs	3fdecf40 <GPM4DAT+0x2edecc5c>
40012760:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
40012764:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40012768:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
4001276c:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40012770:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
40012774:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40012778:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001277c:	7af779f7 	bvc	3fdf0f60 <GPM4DAT+0x2edf0c7c>
40012780:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
40012784:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40012788:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
4001278c:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40012790:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
40012794:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012798:	9af799f7 	bls	3fdf8f7c <GPM4DAT+0x2edf8c98>
4001279c:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
400127a0:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
400127a4:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
400127a8:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
400127ac:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
400127b0:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
400127b4:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400127b8:	aaf7a9f7 	bge	3fdfcf9c <GPM4DAT+0x2edfccb8>
400127bc:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
400127c0:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
400127c4:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
400127c8:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
400127cc:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
400127d0:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
400127d4:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400127d8:	baf7b9f7 	blt	3fe00fbc <GPM4DAT+0x2ee00cd8>
400127dc:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
400127e0:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
400127e4:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
400127e8:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
400127ec:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
400127f0:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
400127f4:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400127f8:	caf7c9f7 	bgt	3fe04fdc <GPM4DAT+0x2ee04cf8>
400127fc:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
40012800:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
40012804:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
40012808:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
4001280c:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
40012810:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
40012814:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012818:	daf7d9f7 	ble	3fe08ffc <GPM4DAT+0x2ee08d18>
4001281c:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
40012820:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
40012824:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40012828:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
4001282c:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40012830:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
40012834:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012838:	eaf7e9f7 	b	3fe0d01c <GPM4DAT+0x2ee0cd38>
4001283c:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40012840:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
40012844:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40012848:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
4001284c:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40012850:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
40012854:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40012858:	faf7f9f7 	blx	3fe1103c <GPM4DAT+0x2ee10d58>
4001285c:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40012860:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
40012864:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40012868:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
4001286c:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40012870:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012874:	3af839f8 	bcc	3fe2105c <GPM4DAT+0x2ee20d78>
40012878:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
4001287c:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40012880:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
40012884:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40012888:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
4001288c:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40012890:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40012894:	4af849f8 	bmi	3fe2507c <GPM4DAT+0x2ee24d98>
40012898:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
4001289c:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
400128a0:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
400128a4:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
400128a8:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
400128ac:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
400128b0:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400128b4:	5af859f8 	bpl	3fe2909c <GPM4DAT+0x2ee28db8>
400128b8:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
400128bc:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
400128c0:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
400128c4:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
400128c8:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
400128cc:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
400128d0:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400128d4:	6af869f8 	bvs	3fe2d0bc <GPM4DAT+0x2ee2cdd8>
400128d8:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
400128dc:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
400128e0:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
400128e4:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
400128e8:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
400128ec:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
400128f0:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400128f4:	7af879f8 	bvc	3fe310dc <GPM4DAT+0x2ee30df8>
400128f8:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
400128fc:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
40012900:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
40012904:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
40012908:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
4001290c:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012910:	9af899f8 	bls	3fe390f8 <GPM4DAT+0x2ee38e14>
40012914:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
40012918:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
4001291c:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
40012920:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
40012924:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40012928:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
4001292c:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012930:	aaf8a9f8 	bge	3fe3d118 <GPM4DAT+0x2ee3ce34>
40012934:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40012938:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
4001293c:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40012940:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
40012944:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40012948:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
4001294c:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012950:	baf8b9f8 	blt	3fe41138 <GPM4DAT+0x2ee40e54>
40012954:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40012958:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
4001295c:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40012960:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
40012964:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40012968:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
4001296c:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012970:	caf8c9f8 	bgt	3fe45158 <GPM4DAT+0x2ee44e74>
40012974:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40012978:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
4001297c:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40012980:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
40012984:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40012988:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
4001298c:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012990:	daf8d9f8 	ble	3fe49178 <GPM4DAT+0x2ee48e94>
40012994:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40012998:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
4001299c:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
400129a0:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
400129a4:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
400129a8:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
400129ac:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400129b0:	eaf8e9f8 	b	3fe4d198 <GPM4DAT+0x2ee4ceb4>
400129b4:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
400129b8:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
400129bc:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
400129c0:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
400129c4:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
400129c8:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
400129cc:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
400129d0:	faf8f9f8 	blx	3fe511b8 <GPM4DAT+0x2ee50ed4>
400129d4:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
400129d8:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
400129dc:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
400129e0:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
400129e4:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
400129e8:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400129ec:	3af939f9 	bcc	3fe611d8 <GPM4DAT+0x2ee60ef4>
400129f0:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
400129f4:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
400129f8:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
400129fc:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40012a00:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
40012a04:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40012a08:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40012a0c:	4af949f9 	bmi	3fe651f8 <GPM4DAT+0x2ee64f14>
40012a10:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
40012a14:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40012a18:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
40012a1c:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40012a20:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
40012a24:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40012a28:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012a2c:	5af959f9 	bpl	3fe69218 <GPM4DAT+0x2ee68f34>
40012a30:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
40012a34:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40012a38:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
40012a3c:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40012a40:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
40012a44:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40012a48:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012a4c:	6af969f9 	bvs	3fe6d238 <GPM4DAT+0x2ee6cf54>
40012a50:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
40012a54:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40012a58:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
40012a5c:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40012a60:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
40012a64:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40012a68:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012a6c:	7af979f9 	bvc	3fe71258 <GPM4DAT+0x2ee70f74>
40012a70:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
40012a74:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40012a78:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40012a7c:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40012a80:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
40012a84:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012a88:	9af999f9 	bls	3fe79274 <GPM4DAT+0x2ee78f90>
40012a8c:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40012a90:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
40012a94:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40012a98:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
40012a9c:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40012aa0:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
40012aa4:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012aa8:	aaf9a9f9 	bge	3fe7d294 <GPM4DAT+0x2ee7cfb0>
40012aac:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40012ab0:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
40012ab4:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
40012ab8:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
40012abc:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
40012ac0:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
40012ac4:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012ac8:	baf9b9f9 	blt	3fe812b4 <GPM4DAT+0x2ee80fd0>
40012acc:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
40012ad0:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
40012ad4:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
40012ad8:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
40012adc:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
40012ae0:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
40012ae4:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012ae8:	caf9c9f9 	bgt	3fe852d4 <GPM4DAT+0x2ee84ff0>
40012aec:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
40012af0:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
40012af4:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
40012af8:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
40012afc:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40012b00:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
40012b04:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012b08:	daf9d9f9 	ble	3fe892f4 <GPM4DAT+0x2ee89010>
40012b0c:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40012b10:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
40012b14:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40012b18:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40012b1c:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40012b20:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
40012b24:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012b28:	eaf9e9f9 	b	3fe8d314 <GPM4DAT+0x2ee8d030>
40012b2c:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40012b30:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
40012b34:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40012b38:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40012b3c:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40012b40:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
40012b44:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40012b48:	faf9f9f9 	blx	3fe91334 <GPM4DAT+0x2ee91050>
40012b4c:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40012b50:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
40012b54:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40012b58:	daa0dafe 	ble	3e849758 <GPM4DAT+0x2d849474>
40012b5c:	dba0dbfe 	blle	3e849b5c <GPM4DAT+0x2d849878>
40012b60:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
40012b64:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40012b68:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40012b6c:	dfa0dffe 	svcle	0x00a0dffe
40012b70:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
40012b74:	8f918ccb 	svchi	0x00918ccb
40012b78:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40012b7c:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40012b80:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
40012b84:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40012b88:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40012b8c:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40012b90:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
40012b94:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40012b98:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40012b9c:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40012ba0:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
40012ba4:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40012ba8:	e1fee0a0 	mvns	lr, r0, lsr #1
40012bac:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40012bb0:	e3fee2a0 	mvns	lr, #160, 4
40012bb4:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40012bb8:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
40012bbc:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40012bc0:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
40012bc4:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40012bc8:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
40012bcc:	eafee9a0 	b	3ffcd254 <GPM4DAT+0x2efccf70>
40012bd0:	ebfeeaa0 	bl	3ffcd658 <GPM4DAT+0x2efcd374>
40012bd4:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40012bd8:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
40012bdc:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40012be0:	effeeea0 	svc	0x00feeea0
40012be4:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40012be8:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
40012bec:	f2fef1a0 	vext.8	d31, d30, d16, #1
40012bf0:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
40012bf4:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40012bf8:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40012bfc:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40012c00:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
40012c04:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40012c08:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40012c0c:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40012c10 <_first>:
40012c10:	02010000 	andeq	r0, r1, #0
40012c14:	06050403 	streq	r0, [r5], -r3, lsl #8
40012c18:	0a090807 	beq	40254c3c <__ZI_LIMIT__+0x23cfdc>
40012c1c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012c20:	1211100f 	andsne	r1, r1, #15
40012c24:	00000013 	andeq	r0, r0, r3, lsl r0

40012c28 <_middle>:
40012c28:	01000000 	mrseq	r0, (UNDEF: 0)
40012c2c:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40012c30:	07060000 	streq	r0, [r6, -r0]
40012c34:	0b0a0908 	bleq	4029505c <__ZI_LIMIT__+0x27d3fc>
40012c38:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40012c3c:	11100f0e 	tstne	r0, lr, lsl #30
40012c40:	13120000 	tstne	r2, #0
40012c44:	00001514 	andeq	r1, r0, r4, lsl r5

40012c48 <_last>:
40012c48:	02010000 	andeq	r0, r1, #0
40012c4c:	06050403 	streq	r0, [r5], -r3, lsl #8
40012c50:	0a090807 	beq	40254c74 <__ZI_LIMIT__+0x23d014>
40012c54:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012c58:	1100100f 	tstne	r0, pc
40012c5c:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40012c60:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
40012c64:	00001b1a 	andeq	r1, r0, sl, lsl fp

40012c68 <han16x16>:
	...
40012c8c:	803f0000 	eorshi	r0, pc, r0
40012c90:	80018001 	andhi	r8, r1, r1
40012c94:	00060003 	andeq	r0, r6, r3
40012c98:	0030000c 	eorseq	r0, r0, ip
	...
40012cac:	807f0000 	rsbshi	r0, pc, r0
40012cb0:	800d800d 	andhi	r8, sp, sp
40012cb4:	001b001b 	andseq	r0, fp, fp, lsl r0
40012cb8:	00480036 	subeq	r0, r8, r6, lsr r0
	...
40012ccc:	00700000 	rsbseq	r0, r0, r0
40012cd0:	00300030 	eorseq	r0, r0, r0, lsr r0
40012cd4:	00300030 	eorseq	r0, r0, r0, lsr r0
40012cd8:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012cec:	007f0000 	rsbseq	r0, pc, r0
40012cf0:	00300030 	eorseq	r0, r0, r0, lsr r0
40012cf4:	00300030 	eorseq	r0, r0, r0, lsr r0
40012cf8:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012d0c:	807f0000 	rsbshi	r0, pc, r0
40012d10:	00360036 	eorseq	r0, r6, r6, lsr r0
40012d14:	00360036 	eorseq	r0, r6, r6, lsr r0
40012d18:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40012d2c:	803f0000 	eorshi	r0, pc, r0
40012d30:	80018001 	andhi	r8, r1, r1
40012d34:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012d38:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012d4c:	807f0000 	rsbshi	r0, pc, r0
40012d50:	80318031 	eorshi	r8, r1, r1, lsr r0
40012d54:	80318031 	eorshi	r8, r1, r1, lsr r0
40012d58:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012d6c:	80030000 	andhi	r0, r3, r0
40012d70:	80318071 	eorshi	r8, r1, r1, ror r0
40012d74:	8031803f 	eorshi	r8, r1, pc, lsr r0
40012d78:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012d8c:	80030000 	andhi	r0, r3, r0
40012d90:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40012d94:	806d807f 	rsbhi	r8, sp, pc, ror r0
40012d98:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40012dac:	0006000e 	andeq	r0, r6, lr
40012db0:	00060006 	andeq	r0, r6, r6
40012db4:	000b000e 	andeq	r0, fp, lr
40012db8:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
40012dcc:	00330000 	eorseq	r0, r3, r0
40012dd0:	00330033 	eorseq	r0, r3, r3, lsr r0
40012dd4:	002d0033 	eoreq	r0, sp, r3, lsr r0
40012dd8:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
40012dec:	001e0000 	andseq	r0, lr, r0
40012df0:	80610033 	rsbhi	r0, r1, r3, lsr r0
40012df4:	80618061 	rsbhi	r8, r1, r1, rrx
40012df8:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40012e0c:	007f0000 	rsbseq	r0, pc, r0
40012e10:	00030003 	andeq	r0, r3, r3
40012e14:	000c0006 	andeq	r0, ip, r6
40012e18:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012e2c:	807f0000 	rsbshi	r0, pc, r0
40012e30:	800d800d 	andhi	r8, sp, sp
40012e34:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40012e38:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
40012e4c:	0000001e 	andeq	r0, r0, lr, lsl r0
40012e50:	0003007f 	andeq	r0, r3, pc, ror r0
40012e54:	000e0006 	andeq	r0, lr, r6
40012e58:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012e6c:	807f0000 	rsbshi	r0, pc, r0
40012e70:	807f8001 	rsbshi	r8, pc, r1
40012e74:	00060003 	andeq	r0, r6, r3
40012e78:	0070000c 	rsbseq	r0, r0, ip
	...
40012e8c:	807f0000 	rsbshi	r0, pc, r0
40012e90:	00300030 	eorseq	r0, r0, r0, lsr r0
40012e94:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012e98:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012eac:	c0ff0000 	rscsgt	r0, pc, r0
40012eb0:	00330033 	eorseq	r0, r3, r3, lsr r0
40012eb4:	00330033 	eorseq	r0, r3, r3, lsr r0
40012eb8:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40012ecc:	c07f000e 	rsbsgt	r0, pc, lr
40012ed0:	001f0000 	andseq	r0, pc, r0
40012ed4:	80318031 	eorshi	r8, r1, r1, lsr r0
40012ed8:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012f0c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012f10:	30003000 	andcc	r3, r0, r0
40012f14:	20003000 	andcs	r3, r0, r0
	...
40012f2c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012f30:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40012f34:	10021803 	andne	r1, r2, r3, lsl #16
	...
40012f4c:	00180038 	andseq	r0, r8, r8, lsr r0
40012f50:	00180018 	andseq	r0, r8, r8, lsl r0
40012f54:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012f6c:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012f70:	00180018 	andseq	r0, r8, r8, lsl r0
40012f74:	0000f00f 	andeq	pc, r0, pc
	...
40012f8c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40012f90:	c018c018 	andsgt	ip, r8, r8, lsl r0
40012f94:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40012fac:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012fb0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40012fb4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012fcc:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012fd0:	30183018 	andscc	r3, r8, r8, lsl r0
40012fd4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012fec:	30187038 	andscc	r7, r8, r8, lsr r0
40012ff0:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40012ff4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001300c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013010:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013014:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001302c:	80018003 	andhi	r8, r1, r3
40013030:	3006c003 	andcc	ip, r6, r3
40013034:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
4001304c:	600c600c 	andvs	r6, ip, ip
40013050:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
40013054:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
4001306c:	3018e00f 	andscc	lr, r8, pc
40013070:	30183018 	andscc	r3, r8, r8, lsl r0
40013074:	0000e00f 	andeq	lr, r0, pc
	...
4001308c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013090:	6003c000 	andvs	ip, r3, r0
40013094:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
400130ac:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400130b0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400130b4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400130c8:	c0030000 	andgt	r0, r3, r0
400130cc:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
400130d0:	6003c001 	andvs	ip, r3, r1
400130d4:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
400130ec:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400130f0:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
400130f4:	18001800 	stmdane	r0, {fp, ip}
400130f8:	00001000 	andeq	r1, r0, r0
	...
4001310c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013110:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013114:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001312c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013130:	60066006 	andvs	r6, r6, r6
40013134:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013148:	c0030000 	andgt	r0, r3, r0
4001314c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013150:	300c300c 	andcc	r3, ip, ip
40013154:	0000e007 	andeq	lr, r0, r7
	...
4001318c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013190:	30003000 	andcc	r3, r0, r0
40013194:	20003000 	andcs	r3, r0, r0
	...
400131ac:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400131b0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400131b4:	00001002 	andeq	r1, r0, r2
	...
400131cc:	00180038 	andseq	r0, r8, r8, lsr r0
400131d0:	00180018 	andseq	r0, r8, r8, lsl r0
400131d4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400131ec:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400131f0:	00180018 	andseq	r0, r8, r8, lsl r0
400131f4:	0000f00f 	andeq	pc, r0, pc
	...
4001320c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013210:	c018c018 	andsgt	ip, r8, r8, lsl r0
40013214:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001322c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013230:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013234:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001324c:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013250:	30183018 	andscc	r3, r8, r8, lsl r0
40013254:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001326c:	30187038 	andscc	r7, r8, r8, lsr r0
40013270:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40013274:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001328c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013290:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013294:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400132a8:	80030000 	andhi	r0, r3, r0
400132ac:	c0038001 	andgt	r8, r3, r1
400132b0:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
400132b4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400132c8:	600c0000 	andvs	r0, ip, r0
400132cc:	e00e600c 	and	r6, lr, ip
400132d0:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
400132d4:	00000c61 	andeq	r0, r0, r1, ror #24
	...
400132e8:	e0070000 	and	r0, r7, r0
400132ec:	300c300c 	andcc	r3, ip, ip
400132f0:	e007300c 	and	r3, r7, ip
	...
40013308:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
4001330c:	c0006000 	andgt	r6, r0, r0
40013310:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40013314:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001332c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013330:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013334:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013348:	c0030000 	andgt	r0, r3, r0
4001334c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013350:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
40013354:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001336c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013370:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013374:	10001800 	andne	r1, r0, r0, lsl #16
	...
4001338c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013390:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013394:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400133ac:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
400133b0:	60066006 	andvs	r6, r6, r6
400133b4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400133c8:	c0030000 	andgt	r0, r3, r0
400133cc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400133d0:	300c300c 	andcc	r3, ip, ip
400133d4:	0000e007 	andeq	lr, r0, r7
	...
4001340c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013410:	80018001 	andhi	r8, r1, r1
40013414:	00018001 	andeq	r8, r1, r1
	...
4001342c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013430:	c00cc00c 	andgt	ip, ip, ip
40013434:	8008c00c 	andhi	ip, r8, ip
	...
4001344c:	00300070 	eorseq	r0, r0, r0, ror r0
40013450:	00300030 	eorseq	r0, r0, r0, lsr r0
40013454:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
4001346c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013470:	00300030 	eorseq	r0, r0, r0, lsr r0
40013474:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001348c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013490:	00330033 	eorseq	r0, r3, r3, lsr r0
40013494:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
400134ac:	8001803f 	andhi	r8, r1, pc, lsr r0
400134b0:	0030803f 	eorseq	r8, r0, pc, lsr r0
400134b4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400134cc:	8031807f 	eorshi	r8, r1, pc, ror r0
400134d0:	80318031 	eorshi	r8, r1, r1, lsr r0
400134d4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400134ec:	80318073 	eorshi	r8, r1, r3, ror r0
400134f0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400134f4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001350c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013510:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013514:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
4001352c:	0006000e 	andeq	r0, r6, lr
40013530:	8019000e 	andshi	r0, r9, lr
40013534:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
4001354c:	80198019 	andshi	r8, r9, r9, lsl r0
40013550:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013554:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
4001356c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013570:	80318031 	eorshi	r8, r1, r1, lsr r0
40013574:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001358c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013590:	800d0006 	andhi	r0, sp, r6
40013594:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
400135ac:	800dc03f 	andhi	ip, sp, pc, lsr r0
400135b0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400135b4:	0000c064 	andeq	ip, r0, r4, rrx
	...
400135cc:	803f000e 	eorshi	r0, pc, lr
400135d0:	00060003 	andeq	r0, r6, r3
400135d4:	c030800d 	eorsgt	r8, r0, sp
	...
400135ec:	c000c03f 	andgt	ip, r0, pc, lsr r0
400135f0:	c000c03f 	andgt	ip, r0, pc, lsr r0
400135f4:	8000c000 	andhi	ip, r0, r0
	...
4001360c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013610:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013614:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001362c:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013630:	80198019 	andshi	r8, r9, r9, lsl r0
40013634:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013648:	000e0000 	andeq	r0, lr, r0
4001364c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013650:	80318031 	eorshi	r8, r1, r1, lsr r0
40013654:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001368c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013690:	80018001 	andhi	r8, r1, r1
40013694:	00018001 	andeq	r8, r1, r1
	...
400136ac:	c00cc03f 	andgt	ip, ip, pc, lsr r0
400136b0:	c00cc00c 	andgt	ip, ip, ip
400136b4:	8008c00c 	andhi	ip, r8, ip
	...
400136cc:	00300070 	eorseq	r0, r0, r0, ror r0
400136d0:	00300030 	eorseq	r0, r0, r0, lsr r0
400136d4:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400136ec:	0030807f 	eorseq	r8, r0, pc, ror r0
400136f0:	00300030 	eorseq	r0, r0, r0, lsr r0
400136f4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001370c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013710:	00330033 	eorseq	r0, r3, r3, lsr r0
40013714:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001372c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013730:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013734:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001374c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013750:	80318031 	eorshi	r8, r1, r1, lsr r0
40013754:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001376c:	80318073 	eorshi	r8, r1, r3, ror r0
40013770:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013774:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001378c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013790:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013794:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400137ac:	0006000e 	andeq	r0, r6, lr
400137b0:	8019000e 	andshi	r0, r9, lr
400137b4:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
400137cc:	80198019 	andshi	r8, r9, r9, lsl r0
400137d0:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
400137d4:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400137ec:	8031001f 	eorshi	r0, r1, pc, lsl r0
400137f0:	80318031 	eorshi	r8, r1, r1, lsr r0
400137f4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001380c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013810:	800d0006 	andhi	r0, sp, r6
40013814:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
4001382c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013830:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013834:	0000c064 	andeq	ip, r0, r4, rrx
	...
4001384c:	803f000e 	eorshi	r0, pc, lr
40013850:	00060003 	andeq	r0, r6, r3
40013854:	c030800d 	eorsgt	r8, r0, sp
	...
4001386c:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013870:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013874:	8000c000 	andhi	ip, r0, r0
	...
4001388c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013890:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013894:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400138ac:	8019c03f 	andshi	ip, r9, pc, lsr r0
400138b0:	80198019 	andshi	r8, r9, r9, lsl r0
400138b4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400138c8:	000e0000 	andeq	r0, lr, r0
400138cc:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400138d0:	80318031 	eorshi	r8, r1, r1, lsr r0
400138d4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001390c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013910:	00038001 	andeq	r8, r3, r1
40013914:	000c0006 	andeq	r0, ip, r6
40013918:	00000030 	andeq	r0, r0, r0, lsr r0
	...
4001392c:	800d807f 	andhi	r8, sp, pc, ror r0
40013930:	001b800d 	andseq	r8, fp, sp
40013934:	0036001b 	eorseq	r0, r6, fp, lsl r0
40013938:	00000048 	andeq	r0, r0, r8, asr #32
	...
4001394c:	00300070 	eorseq	r0, r0, r0, ror r0
40013950:	00300030 	eorseq	r0, r0, r0, lsr r0
40013954:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001396c:	0030007f 	eorseq	r0, r0, pc, ror r0
40013970:	00300030 	eorseq	r0, r0, r0, lsr r0
40013974:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001398c:	0036807f 	eorseq	r8, r6, pc, ror r0
40013990:	00360036 	eorseq	r0, r6, r6, lsr r0
40013994:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
400139ac:	8001803f 	andhi	r8, r1, pc, lsr r0
400139b0:	803f8001 	eorshi	r8, pc, r1
400139b4:	00300030 	eorseq	r0, r0, r0, lsr r0
400139b8:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400139cc:	8031807f 	eorshi	r8, r1, pc, ror r0
400139d0:	80318031 	eorshi	r8, r1, r1, lsr r0
400139d4:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400139ec:	80318073 	eorshi	r8, r1, r3, ror r0
400139f0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400139f4:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013a0c:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40013a10:	806d807f 	rsbhi	r8, sp, pc, ror r0
40013a14:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40013a2c:	0006000e 	andeq	r0, r6, lr
40013a30:	000e0006 	andeq	r0, lr, r6
40013a34:	8019000b 	andshi	r0, r9, fp
40013a38:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013a4c:	001b001b 	andseq	r0, fp, fp, lsl r0
40013a50:	0015001b 	andseq	r0, r5, fp, lsl r0
40013a54:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
40013a6c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013a70:	80318031 	eorshi	r8, r1, r1, lsr r0
40013a74:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013a8c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013a90:	00060003 	andeq	r0, r6, r3
40013a94:	c030800d 	eorsgt	r8, r0, sp
	...
40013aac:	800d807f 	andhi	r8, sp, pc, ror r0
40013ab0:	001b800d 	andseq	r8, fp, sp
40013ab4:	806d003f 	rsbhi	r0, sp, pc, lsr r0
40013ab8:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
40013acc:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
40013ad0:	00060003 	andeq	r0, r6, r3
40013ad4:	001b000e 	andseq	r0, fp, lr
40013ad8:	00008061 	andeq	r8, r0, r1, rrx
	...
40013aec:	8001803f 	andhi	r8, r1, pc, lsr r0
40013af0:	0003803f 	andeq	r8, r3, pc, lsr r0
40013af4:	000c0006 	andeq	r0, ip, r6
40013af8:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40013b0c:	0030007f 	eorseq	r0, r0, pc, ror r0
40013b10:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
40013b14:	00300030 	eorseq	r0, r0, r0, lsr r0
40013b18:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013b2c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013b30:	00330033 	eorseq	r0, r3, r3, lsr r0
40013b34:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013b48:	000c0000 	andeq	r0, ip, r0
40013b4c:	001e807f 	andseq	r8, lr, pc, ror r0
40013b50:	00330033 	eorseq	r0, r3, r3, lsr r0
40013b54:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013b8c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b90:	18001800 	stmdane	r0, {fp, ip}
40013b94:	00001000 	andeq	r1, r0, r0
	...
40013bac:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40013bb0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40013bb4:	00001004 	andeq	r1, r0, r4
	...
40013bcc:	00180038 	andseq	r0, r8, r8, lsr r0
40013bd0:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013bec:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013bf0:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013c0c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013c10:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40013c2c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c30:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013c34:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013c4c:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c50:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40013c6c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40013c70:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c74:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013c8c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013c90:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c94:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013ca8:	80030000 	andhi	r0, r3, r0
40013cac:	c0038001 	andgt	r8, r3, r1
40013cb0:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013cb4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013cc8:	600c0000 	andvs	r0, ip, r0
40013ccc:	600e600c 	andvs	r6, lr, ip
40013cd0:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
40013cd4:	00008c61 	andeq	r8, r0, r1, ror #24
	...
40013cec:	300ce007 	andcc	lr, ip, r7
40013cf0:	300c300c 	andcc	r3, ip, ip
40013cf4:	0000e007 	andeq	lr, r0, r7
	...
40013d0c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013d10:	6003c000 	andvs	ip, r3, r0
40013d14:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40013d2c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013d30:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013d34:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013d48:	c0010000 	andgt	r0, r1, r0
40013d4c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013d50:	30066003 	andcc	r6, r6, r3
40013d54:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40013d6c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013d70:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013d74:	00001000 	andeq	r1, r0, r0
	...
40013d8c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013d90:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013d94:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013dac:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013db0:	60066006 	andvs	r6, r6, r6
40013db4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013dc8:	c0030000 	andgt	r0, r3, r0
40013dcc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013dd0:	300c300c 	andcc	r3, ip, ip
40013dd4:	0000e007 	andeq	lr, r0, r7
	...
40013e0c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013e10:	80018001 	andhi	r8, r1, r1
40013e14:	00000001 	andeq	r0, r0, r1
	...
40013e2c:	8019807f 	andshi	r8, r9, pc, ror r0
40013e30:	80198019 	andshi	r8, r9, r9, lsl r0
40013e34:	00000011 	andeq	r0, r0, r1, lsl r0
	...
40013e4c:	00300070 	eorseq	r0, r0, r0, ror r0
40013e50:	00300030 	eorseq	r0, r0, r0, lsr r0
40013e54:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013e6c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013e70:	00300030 	eorseq	r0, r0, r0, lsr r0
40013e74:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013e8c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013e90:	00330033 	eorseq	r0, r3, r3, lsr r0
40013e94:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013eac:	8001803f 	andhi	r8, r1, pc, lsr r0
40013eb0:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013eb4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013ecc:	8031807f 	eorshi	r8, r1, pc, ror r0
40013ed0:	80318031 	eorshi	r8, r1, r1, lsr r0
40013ed4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013eec:	80318073 	eorshi	r8, r1, r3, ror r0
40013ef0:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013ef4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013f0c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013f10:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013f14:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013f28:	000e0000 	andeq	r0, lr, r0
40013f2c:	000e0006 	andeq	r0, lr, r6
40013f30:	c0308019 	eorsgt	r8, r0, r9, lsl r0
40013f34:	00004040 	andeq	r4, r0, r0, asr #32
	...
40013f4c:	80198019 	andshi	r8, r9, r9, lsl r0
40013f50:	c036801f 	eorsgt	r8, r6, pc, lsl r0
40013f54:	00006066 	andeq	r6, r0, r6, rrx
	...
40013f6c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013f70:	80318031 	eorshi	r8, r1, r1, lsr r0
40013f74:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013f8c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013f90:	80190006 	andshi	r0, r9, r6
40013f94:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013fac:	800dc07f 	andhi	ip, sp, pc, ror r0
40013fb0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013fb4:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013fc8:	000e0000 	andeq	r0, lr, r0
40013fcc:	0003807f 	andeq	r8, r3, pc, ror r0
40013fd0:	80190006 	andshi	r0, r9, r6
40013fd4:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013fec:	8001803f 	andhi	r8, r1, pc, lsr r0
40013ff0:	8001803f 	andhi	r8, r1, pc, lsr r0
40013ff4:	00018001 	andeq	r8, r1, r1
	...
4001400c:	0030807f 	eorseq	r8, r0, pc, ror r0
40014010:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014014:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001402c:	0033807f 	eorseq	r8, r3, pc, ror r0
40014030:	00330033 	eorseq	r0, r3, r3, lsr r0
40014034:	0000807f 	andeq	r8, r0, pc, ror r0
	...
40014048:	000e0000 	andeq	r0, lr, r0
4001404c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40014050:	80318031 	eorshi	r8, r1, r1, lsr r0
40014054:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014088:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001408c:	18001800 	stmdane	r0, {fp, ip}
40014090:	18001800 	stmdane	r0, {fp, ip}
40014094:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014098:	18001800 	stmdane	r0, {fp, ip}
4001409c:	18001800 	stmdane	r0, {fp, ip}
400140a0:	18001800 	stmdane	r0, {fp, ip}
400140a4:	00001000 	andeq	r1, r0, r0
400140a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400140ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400140b0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140b4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400140b8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140bc:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140c0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400140c4:	00000400 	andeq	r0, r0, r0, lsl #8
400140c8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400140cc:	18001800 	stmdane	r0, {fp, ip}
400140d0:	1f001800 	svcne	0x00001800
400140d4:	18001800 	stmdane	r0, {fp, ip}
400140d8:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400140dc:	18001800 	stmdane	r0, {fp, ip}
400140e0:	18001800 	stmdane	r0, {fp, ip}
400140e4:	00001000 	andeq	r1, r0, r0
400140e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400140ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400140f0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400140f4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140f8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400140fc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014100:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014104:	00000400 	andeq	r0, r0, r0, lsl #8
40014108:	1c000000 	stcne	0, cr0, [r0], {-0}
4001410c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014110:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014114:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014118:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001411c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014120:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014124:	00000800 	andeq	r0, r0, r0, lsl #16
40014128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001412c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014130:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014134:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014138:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001413c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014140:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014144:	00000400 	andeq	r0, r0, r0, lsl #8
40014148:	1c000000 	stcne	0, cr0, [r0], {-0}
4001414c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014150:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014154:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014158:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001415c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014160:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014164:	00000800 	andeq	r0, r0, r0, lsl #16
40014168:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001416c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014170:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014174:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014178:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001417c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014180:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014184:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014198:	80018001 	andhi	r8, r1, r1
4001419c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
400141a8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400141ac:	18001800 	stmdane	r0, {fp, ip}
400141b0:	18001800 	stmdane	r0, {fp, ip}
400141b4:	1f001800 	svcne	0x00001800
400141b8:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400141bc:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
400141c0:	18001800 	stmdane	r0, {fp, ip}
400141c4:	00001000 	andeq	r1, r0, r0
400141c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400141cc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400141d0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400141d4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400141d8:	36183618 			; <UNDEFINED> instruction: 0x36183618
400141dc:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400141e0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400141e4:	00000400 	andeq	r0, r0, r0, lsl #8
400141e8:	1c000000 	stcne	0, cr0, [r0], {-0}
400141ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141f8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400141fc:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014200:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014204:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014218:	600ce00c 	andvs	lr, ip, ip
4001421c:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
40014238:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
4001423c:	80018001 	andhi	r8, r1, r1
40014240:	80018001 	andhi	r8, r1, r1
40014244:	00000001 	andeq	r0, r0, r1
40014248:	1c000000 	stcne	0, cr0, [r0], {-0}
4001424c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014250:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014254:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014258:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001425c:	0c067c06 	stceq	12, cr7, [r6], {6}
40014260:	0c040c06 	stceq	12, cr0, [r4], {6}
40014264:	00000800 	andeq	r0, r0, r0, lsl #16
40014268:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001426c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014270:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014274:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014278:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
4001427c:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014280:	2608360c 	strcs	r3, [r8], -ip, lsl #12
40014284:	00000400 	andeq	r0, r0, r0, lsl #8
40014288:	1c000000 	stcne	0, cr0, [r0], {-0}
4001428c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014290:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014294:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014298:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001429c:	0c060c06 	stceq	12, cr0, [r6], {6}
400142a0:	0c040c06 	stceq	12, cr0, [r4], {6}
400142a4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400142b8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
400142bc:	60066006 	andvs	r6, r6, r6
400142c0:	60066006 	andvs	r6, r6, r6
400142c4:	00004004 	andeq	r4, r0, r4
	...
400142dc:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
400142e8:	1c000000 	stcne	0, cr0, [r0], {-0}
400142ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142f8:	ec000c00 	stc	12, cr0, [r0], {-0}
400142fc:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014300:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014304:	00000800 	andeq	r0, r0, r0, lsl #16
40014308:	1c000000 	stcne	0, cr0, [r0], {-0}
4001430c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014310:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014314:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014318:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001431c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014320:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014324:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014348:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001434c:	18001800 	stmdane	r0, {fp, ip}
40014350:	18001800 	stmdane	r0, {fp, ip}
40014354:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014358:	18001800 	stmdane	r0, {fp, ip}
4001435c:	18001800 	stmdane	r0, {fp, ip}
40014360:	18001800 	stmdane	r0, {fp, ip}
40014364:	00001000 	andeq	r1, r0, r0
40014368:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001436c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014370:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014374:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014378:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001437c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014380:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014384:	00000400 	andeq	r0, r0, r0, lsl #8
40014388:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001438c:	18001800 	stmdane	r0, {fp, ip}
40014390:	1f001800 	svcne	0x00001800
40014394:	18001800 	stmdane	r0, {fp, ip}
40014398:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001439c:	18001800 	stmdane	r0, {fp, ip}
400143a0:	18001800 	stmdane	r0, {fp, ip}
400143a4:	00001000 	andeq	r1, r0, r0
400143a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400143ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400143b0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400143b4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143b8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400143bc:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143c0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400143c4:	00000400 	andeq	r0, r0, r0, lsl #8
400143c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400143cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143d4:	0c007c00 	stceq	12, cr7, [r0], {-0}
400143d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143e4:	00000800 	andeq	r0, r0, r0, lsl #16
400143e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400143ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400143f0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143f4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400143f8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143fc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014400:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014404:	00000400 	andeq	r0, r0, r0, lsl #8
40014408:	1c000000 	stcne	0, cr0, [r0], {-0}
4001440c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014410:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014414:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014418:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001441c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014420:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014424:	00000800 	andeq	r0, r0, r0, lsl #16
40014428:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001442c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014430:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014434:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014438:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001443c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014440:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014444:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014458:	80018001 	andhi	r8, r1, r1
4001445c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014468:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001446c:	18001800 	stmdane	r0, {fp, ip}
40014470:	18001800 	stmdane	r0, {fp, ip}
40014474:	1f001800 	svcne	0x00001800
40014478:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001447c:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014480:	18001800 	stmdane	r0, {fp, ip}
40014484:	00001000 	andeq	r1, r0, r0
40014488:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001448c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014490:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014494:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014498:	360c360c 	strcc	r3, [ip], -ip, lsl #12
4001449c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400144a0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400144a4:	00000400 	andeq	r0, r0, r0, lsl #8
400144a8:	1c000000 	stcne	0, cr0, [r0], {-0}
400144ac:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144b8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400144bc:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
400144c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144c4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400144d8:	60066006 	andvs	r6, r6, r6
400144dc:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
400144f8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400144fc:	80018001 	andhi	r8, r1, r1
40014500:	80018001 	andhi	r8, r1, r1
40014504:	00000001 	andeq	r0, r0, r1
40014508:	1c000000 	stcne	0, cr0, [r0], {-0}
4001450c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014510:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014514:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014518:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001451c:	0c067c06 	stceq	12, cr7, [r6], {6}
40014520:	0c040c06 	stceq	12, cr0, [r4], {6}
40014524:	00000800 	andeq	r0, r0, r0, lsl #16
40014528:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001452c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014530:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014534:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014538:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
4001453c:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014540:	26003618 			; <UNDEFINED> instruction: 0x26003618
40014544:	00000400 	andeq	r0, r0, r0, lsl #8
40014548:	1c000000 	stcne	0, cr0, [r0], {-0}
4001454c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014550:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014554:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014558:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001455c:	0c060c06 	stceq	12, cr0, [r6], {6}
40014560:	0c040c06 	stceq	12, cr0, [r4], {6}
40014564:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014578:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
4001457c:	60066006 	andvs	r6, r6, r6
40014580:	60066006 	andvs	r6, r6, r6
40014584:	00004004 	andeq	r4, r0, r4
	...
4001459c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
400145a8:	1c000000 	stcne	0, cr0, [r0], {-0}
400145ac:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145b8:	ec000c00 	stc	12, cr0, [r0], {-0}
400145bc:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
400145c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145c4:	00000800 	andeq	r0, r0, r0, lsl #16
400145c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400145cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145d4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145e4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014608:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001460c:	18001800 	stmdane	r0, {fp, ip}
40014610:	1f001800 	svcne	0x00001800
40014614:	18001800 	stmdane	r0, {fp, ip}
40014618:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014628:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001462c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014630:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014634:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014638:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014648:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001464c:	18001800 	stmdane	r0, {fp, ip}
40014650:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014654:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014658:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014668:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001466c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014670:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014674:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014678:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014688:	1c000000 	stcne	0, cr0, [r0], {-0}
4001468c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014690:	fc000c00 	stc2	12, cr0, [r0], {-0}
40014694:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014698:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400146a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400146ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400146b0:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
400146b4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400146b8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400146c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400146cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400146d0:	0c007c00 	stceq	12, cr7, [r0], {-0}
400146d4:	0c007c00 	stceq	12, cr7, [r0], {-0}
400146d8:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400146e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400146ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400146f0:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400146f4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400146f8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014714:	80018001 	andhi	r8, r1, r1
40014718:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014728:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001472c:	18001800 	stmdane	r0, {fp, ip}
40014730:	1f001800 	svcne	0x00001800
40014734:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014738:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014748:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001474c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014750:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014754:	36183618 			; <UNDEFINED> instruction: 0x36183618
40014758:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014768:	1c000000 	stcne	0, cr0, [r0], {-0}
4001476c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014770:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014774:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014778:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014794:	600c600c 	andvs	r6, ip, ip
40014798:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400147b4:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
400147b8:	00018001 	andeq	r8, r1, r1
	...
400147cc:	0c001c00 	stceq	12, cr1, [r0], {-0}
400147d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400147d4:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400147d8:	0c067c06 	stceq	12, cr7, [r6], {6}
400147dc:	00000804 	andeq	r0, r0, r4, lsl #16
	...
400147e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400147ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400147f0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400147f4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400147f8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400147fc:	00002408 	andeq	r2, r0, r8, lsl #8
	...
40014808:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001480c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014810:	06000600 	streq	r0, [r0], -r0, lsl #12
40014814:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014818:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40014838:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014858:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014868:	1c000000 	stcne	0, cr0, [r0], {-0}
4001486c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014870:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014874:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014878:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014888:	1c000000 	stcne	0, cr0, [r0], {-0}
4001488c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014890:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014894:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014898:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400148c8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400148cc:	18001800 	stmdane	r0, {fp, ip}
400148d0:	1f001800 	svcne	0x00001800
400148d4:	18001800 	stmdane	r0, {fp, ip}
400148d8:	10001800 	andne	r1, r0, r0, lsl #16
	...
400148e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400148ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148f0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400148f4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400148f8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014908:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001490c:	18001800 	stmdane	r0, {fp, ip}
40014910:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014914:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014918:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014928:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001492c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014930:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014934:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014938:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014948:	1c000000 	stcne	0, cr0, [r0], {-0}
4001494c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014950:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014954:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014958:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014968:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001496c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014970:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014974:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014978:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014988:	1c000000 	stcne	0, cr0, [r0], {-0}
4001498c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014990:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014994:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014998:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400149a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400149ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400149b0:	36007600 	strcc	r7, [r0], -r0, lsl #12
400149b4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400149b8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400149d4:	80018001 	andhi	r8, r1, r1
400149d8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400149e8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400149ec:	18001800 	stmdane	r0, {fp, ip}
400149f0:	1f001800 	svcne	0x00001800
400149f4:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400149f8:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014a08:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014a0c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014a10:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014a14:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40014a18:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014a28:	1c000000 	stcne	0, cr0, [r0], {-0}
40014a2c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a30:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a34:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014a38:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014a54:	60066006 	andvs	r6, r6, r6
40014a58:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014a78:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40014a88:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014a8c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014a90:	06000600 	streq	r0, [r0], -r0, lsl #12
40014a94:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014a98:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40014aa8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014aac:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014ab0:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40014ab4:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
40014ab8:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
40014ac8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014acc:	06000600 	streq	r0, [r0], -r0, lsl #12
40014ad0:	06000600 	streq	r0, [r0], -r0, lsl #12
40014ad4:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014ad8:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40014af8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014b18:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014b28:	1c000000 	stcne	0, cr0, [r0], {-0}
40014b2c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b30:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b34:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b38:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014b48:	1c000000 	stcne	0, cr0, [r0], {-0}
40014b4c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b50:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b54:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b58:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014b9c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014ba0:	18001800 	stmdane	r0, {fp, ip}
40014ba4:	00001000 	andeq	r1, r0, r0
	...
40014bbc:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014bc0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40014bc4:	00001002 	andeq	r1, r0, r2
	...
40014bdc:	3003301f 	andcc	r3, r3, pc, lsl r0
40014be0:	6c033803 	stcvs	8, cr3, [r3], {3}
40014be4:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014bfc:	00030007 	andeq	r0, r3, r7
40014c00:	00030003 	andeq	r0, r3, r3
40014c04:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014c1c:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40014c20:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
40014c24:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40014c3c:	fc0c301c 	stc2	0, cr3, [ip], {28}
40014c40:	cc0c780c 	stcgt	8, cr7, [ip], {12}
40014c44:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40014c5c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014c60:	00060006 	andeq	r0, r6, r6
40014c64:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014c7c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014c80:	000cf80f 	andeq	pc, ip, pc, lsl #16
40014c84:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014c9c:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40014ca0:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40014ca4:	0000100f 	andeq	r1, r0, pc
	...
40014cbc:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40014cc0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014cc4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014cdc:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40014ce0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40014ce4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014cfc:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014d00:	3c0c980f 	stccc	8, cr9, [ip], {15}
40014d04:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014d1c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014d20:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014d24:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014d3c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014d40:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014d44:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014d5c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014d60:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014d64:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014d7c:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014d80:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014d84:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014d9c:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40014da0:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40014da4:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014dbc:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40014dc0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40014dc4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40014ddc:	c000c000 	andgt	ip, r0, r0
40014de0:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40014de4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014dfc:	30033003 	andcc	r3, r3, r3
40014e00:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40014e04:	00008619 	andeq	r8, r0, r9, lsl r6
	...
40014e1c:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014e20:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014e24:	0000f003 	andeq	pc, r0, r3
	...
40014e3c:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40014e40:	3003e001 	andcc	lr, r3, r1
40014e44:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014e5c:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40014e60:	3003e001 	andcc	lr, r3, r1
40014e64:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014e7c:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014e80:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014e84:	00001000 	andeq	r1, r0, r0
	...
40014e9c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014ea0:	0006f807 	andeq	pc, r6, r7, lsl #16
40014ea4:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014ebc:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40014ec0:	30033003 	andcc	r3, r3, r3
40014ec4:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40014edc:	fc0fe001 	stc2	0, cr14, [pc], {1}
40014ee0:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014ee4:	0000f003 	andeq	pc, r0, r3
	...
40014f1c:	0c00fc07 	stceq	12, cr15, [r0], {7}
40014f20:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f24:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014f3c:	8c01fc0f 	stchi	12, cr15, [r1], {15}
40014f40:	8c018c01 	stchi	12, cr8, [r1], {1}
40014f44:	00000801 	andeq	r0, r0, r1, lsl #16
	...
40014f5c:	3003301f 	andcc	r3, r3, pc, lsl r0
40014f60:	6c033803 	stcvs	8, cr3, [r3], {3}
40014f64:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014f7c:	00030007 	andeq	r0, r3, r7
40014f80:	00030003 	andeq	r0, r3, r3
40014f84:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014f9c:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40014fa0:	3c061806 	stccc	8, cr1, [r6], {6}
40014fa4:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
40014fbc:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40014fc0:	66063c06 	strvs	r3, [r6], -r6, lsl #24
40014fc4:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
40014fdc:	0003fc07 	andeq	pc, r3, r7, lsl #24
40014fe0:	00030003 	andeq	r0, r3, r3
40014fe4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014ffc:	0c00fc07 	stceq	12, cr15, [r0], {7}
40015000:	0006fc07 	andeq	pc, r6, r7, lsl #24
40015004:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001501c:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40015020:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
40015024:	00008807 	andeq	r8, r0, r7, lsl #16
	...
4001503c:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40015040:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015044:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001505c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015060:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40015064:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001507c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015080:	3c0c980f 	stccc	8, cr9, [ip], {15}
40015084:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
4001509c:	60037c1f 	andvs	r7, r3, pc, lsl ip
400150a0:	60187c1f 	andsvs	r7, r8, pc, lsl ip
400150a4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400150bc:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400150c0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400150c4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400150dc:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400150e0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400150e4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
400150fc:	0c03fc07 	stceq	12, cr15, [r3], {7}
40015100:	0c030c03 	stceq	12, cr0, [r3], {3}
40015104:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001511c:	0c031c07 	stceq	12, cr1, [r3], {7}
40015120:	0c03fc03 	stceq	12, cr15, [r3], {3}
40015124:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001513c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015140:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015144:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001515c:	c000c000 	andgt	ip, r0, r0
40015160:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40015164:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001517c:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015180:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015184:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001519c:	0c03f801 	stceq	8, cr15, [r3], {1}
400151a0:	0c030c03 	stceq	12, cr0, [r3], {3}
400151a4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
400151bc:	c000fc0f 	andgt	pc, r0, pc, lsl #24
400151c0:	3003e001 	andcc	lr, r3, r1
400151c4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400151dc:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400151e0:	3003e001 	andcc	lr, r3, r1
400151e4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400151fc:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015200:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015204:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001521c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015220:	0003fc03 	andeq	pc, r3, r3, lsl #24
40015224:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001523c:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015240:	30033003 	andcc	r3, r3, r3
40015244:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
4001525c:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015260:	0c03f801 	stceq	8, cr15, [r3], {1}
40015264:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001529c:	0600fe07 	streq	pc, [r0], -r7, lsl #28
400152a0:	06000600 	streq	r0, [r0], -r0, lsl #12
400152a4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400152bc:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
400152c0:	c600c600 	strgt	ip, [r0], -r0, lsl #12
400152c4:	00008400 	andeq	r8, r0, r0, lsl #8
	...
400152dc:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400152e0:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
400152e4:	00006601 	andeq	r6, r0, r1, lsl #12
	...
400152fc:	00030007 	andeq	r0, r3, r7
40015300:	00030003 	andeq	r0, r3, r3
40015304:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001531c:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40015320:	3c0c180c 	stccc	8, cr1, [ip], {12}
40015324:	00006607 	andeq	r6, r0, r7, lsl #12
	...
4001533c:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40015340:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
40015344:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
4001535c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015360:	00030003 	andeq	r0, r3, r3
40015364:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001537c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015380:	0003fe03 	andeq	pc, r3, r3, lsl #28
40015384:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001539c:	c600de07 	strgt	sp, [r0], -r7, lsl #28
400153a0:	0606c607 	streq	ip, [r6], -r7, lsl #12
400153a4:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
400153bc:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
400153c0:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
400153c4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400153dc:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
400153e0:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
400153e4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400153fc:	cc00cc07 	stcgt	12, cr12, [r0], {7}
40015400:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
40015404:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
4001541c:	b001be0f 	andlt	fp, r1, pc, lsl #28
40015420:	300cbe0f 	andcc	fp, ip, pc, lsl #28
40015424:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001543c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015440:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015444:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
4001545c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015460:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015464:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
4001547c:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40015480:	06030603 	streq	r0, [r3], -r3, lsl #12
40015484:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001549c:	06030e07 	streq	r0, [r3], -r7, lsl #28
400154a0:	0603fe03 	streq	pc, [r3], -r3, lsl #28
400154a4:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
400154bc:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
400154c0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
400154c4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400154dc:	60006000 	andvs	r6, r0, r0
400154e0:	8c01d800 	stchi	8, cr13, [r1], {-0}
400154e4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400154fc:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015500:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015504:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001551c:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40015520:	86018601 	strhi	r8, [r1], -r1, lsl #12
40015524:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
4001553c:	6000fe07 	andvs	pc, r0, r7, lsl #28
40015540:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015544:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001555c:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40015560:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015564:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001557c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015580:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015584:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001559c:	8001fe03 	andhi	pc, r1, r3, lsl #28
400155a0:	8001fe01 	andhi	pc, r1, r1, lsl #28
400155a4:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
400155bc:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
400155c0:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400155c4:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
400155dc:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400155e0:	0c03f801 	stceq	8, cr15, [r3], {1}
400155e4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001561c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015620:	18001800 	stmdane	r0, {fp, ip}
40015624:	00001000 	andeq	r1, r0, r0
	...
4001563c:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40015640:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015644:	00001004 	andeq	r1, r0, r4
	...
4001565c:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40015660:	db00ce00 	blle	40048e68 <__ZI_LIMIT__+0x31208>
40015664:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
4001567c:	00180038 	andseq	r0, r8, r8, lsr r0
40015680:	00180018 	andseq	r0, r8, r8, lsl r0
40015684:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001569c:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
400156a0:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
400156a4:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
400156bc:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
400156c0:	cc187818 	ldcgt	8, cr7, [r8], {24}
400156c4:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
400156dc:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
400156e0:	00180018 	andseq	r0, r8, r8, lsl r0
400156e4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400156fc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015700:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40015704:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001571c:	0c037c1f 	stceq	12, cr7, [r3], {31}
40015720:	0c180c1f 	ldceq	12, cr0, [r8], {31}
40015724:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
4001573c:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40015740:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
40015744:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
4001575c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015760:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40015764:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001577c:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40015780:	3c18181f 	ldccc	8, cr1, [r8], {31}
40015784:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
4001579c:	60037c1f 	andvs	r7, r3, pc, lsl ip
400157a0:	60187c1f 	andsvs	r7, r8, pc, lsl ip
400157a4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400157bc:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400157c0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400157c4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400157dc:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
400157e0:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
400157e4:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
400157fc:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015800:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015804:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001581c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40015820:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015824:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001583c:	301b301b 	andscc	r3, fp, fp, lsl r0
40015840:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
40015844:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
4001585c:	80018001 	andhi	r8, r1, r1
40015860:	30066003 	andcc	r6, r6, r3
40015864:	00001818 	andeq	r1, r0, r8, lsl r8
	...
4001587c:	300c300c 	andcc	r3, ip, ip
40015880:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
40015884:	00008661 	andeq	r8, r0, r1, ror #12
	...
4001589c:	300ce007 	andcc	lr, ip, r7
400158a0:	300c300c 	andcc	r3, ip, ip
400158a4:	0000e007 	andeq	lr, r0, r7
	...
400158bc:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400158c0:	6006c003 	andvs	ip, r6, r3
400158c4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400158dc:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
400158e0:	6006c003 	andvs	ip, r6, r3
400158e4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400158fc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015900:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015904:	00001000 	andeq	r1, r0, r0
	...
4001591c:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
40015920:	000cf80f 	andeq	pc, ip, pc, lsl #16
40015924:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
4001593c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40015940:	60066006 	andvs	r6, r6, r6
40015944:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001595c:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40015960:	300ce007 	andcc	lr, ip, r7
40015964:	0000e007 	andeq	lr, r0, r7
40015968:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001596c:	00000000 	andeq	r0, r0, r0

40015970 <cho>:
	...
40015978:	03030100 	movweq	r0, #12544	; 0x3100
4001597c:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40015980:	01020404 	tsteq	r2, r4, lsl #8
40015984:	00000003 	andeq	r0, r0, r3

40015988 <cho2>:
40015988:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
4001598c:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40015990:	07070605 	streq	r0, [r7, -r5, lsl #12]
40015994:	07060607 	streq	r0, [r6, -r7, lsl #12]
40015998:	06060707 	streq	r0, [r6], -r7, lsl #14
4001599c:	00000507 	andeq	r0, r0, r7, lsl #10

400159a0 <jong>:
400159a0:	00020000 	andeq	r0, r2, r0
400159a4:	01020102 	tsteq	r2, r2, lsl #2
400159a8:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
400159ac:	01030301 	tsteq	r3, r1, lsl #6
400159b0:	03030102 	movweq	r0, #12546	; 0x3102
400159b4:	00000101 	andeq	r0, r0, r1, lsl #2

400159b8 <eng8x16>:
	...
400159c8:	423c0000 	eorsmi	r0, ip, #0
400159cc:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
400159d0:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
400159d4:	0000003c 	andeq	r0, r0, ip, lsr r0
400159d8:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
400159dc:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
400159e0:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
400159e4:	0000003c 	andeq	r0, r0, ip, lsr r0
400159e8:	7f360000 	svcvc	0x00360000
400159ec:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
400159f0:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
400159f4:	00000008 	andeq	r0, r0, r8
400159f8:	1c080000 	stcne	0, cr0, [r8], {-0}
400159fc:	7f3e3e1c 	svcvc	0x003e3e1c
40015a00:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40015a04:	00000008 	andeq	r0, r0, r8
40015a08:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
40015a0c:	7f7f1c1c 	svcvc	0x007f1c1c
40015a10:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
40015a14:	0000003e 	andeq	r0, r0, lr, lsr r0
40015a18:	1c080000 	stcne	0, cr0, [r8], {-0}
40015a1c:	7f7f3e3e 	svcvc	0x007f3e3e
40015a20:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
40015a24:	0000003e 	andeq	r0, r0, lr, lsr r0
40015a28:	00000000 	andeq	r0, r0, r0
40015a2c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40015a30:	0000183c 	andeq	r1, r0, ip, lsr r8
40015a34:	00000000 	andeq	r0, r0, r0
40015a38:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40015a3c:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40015a40:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
40015a44:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015a48:	00000000 	andeq	r0, r0, r0
40015a4c:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40015a50:	003c6666 	eorseq	r6, ip, r6, ror #12
40015a54:	00000000 	andeq	r0, r0, r0
40015a58:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40015a5c:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40015a60:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
40015a64:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015a68:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015a6c:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40015a70:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40015a74:	0000003c 	andeq	r0, r0, ip, lsr r0
40015a78:	663c0000 	ldrtvs	r0, [ip], -r0
40015a7c:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40015a80:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
40015a84:	00000018 	andeq	r0, r0, r8, lsl r0
40015a88:	1b1e0000 	blne	40795a90 <__ZI_LIMIT__+0x77de30>
40015a8c:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40015a90:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
40015a94:	00000030 	andeq	r0, r0, r0, lsr r0
40015a98:	333f0000 	teqcc	pc, #0
40015a9c:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40015aa0:	6ff77333 	svcvs	0x00f77333
40015aa4:	00000006 	andeq	r0, r0, r6
40015aa8:	db180000 	blle	40615ab0 <__ZI_LIMIT__+0x5fde50>
40015aac:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40015ab0:	db7e3c66 	blle	41fa4c50 <__ZI_LIMIT__+0x1f8cff0>
40015ab4:	00000018 	andeq	r0, r0, r8, lsl r0
40015ab8:	60400000 	subvs	r0, r0, r0
40015abc:	7f7c7870 	svcvc	0x007c7870
40015ac0:	6070787c 	rsbsvs	r7, r0, ip, ror r8
40015ac4:	00000040 	andeq	r0, r0, r0, asr #32
40015ac8:	03010000 	movweq	r0, #4096	; 0x1000
40015acc:	7f1f0f07 	svcvc	0x001f0f07
40015ad0:	03070f1f 	movweq	r0, #32543	; 0x7f1f
40015ad4:	00000001 	andeq	r0, r0, r1
40015ad8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015adc:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015ae0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015ae4:	00000018 	andeq	r0, r0, r8, lsl r0
40015ae8:	66660000 	strbtvs	r0, [r6], -r0
40015aec:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40015af0:	66006666 	strvs	r6, [r0], -r6, ror #12
40015af4:	00000066 	andeq	r0, r0, r6, rrx
40015af8:	db7f0000 	blle	41fd5b00 <__ZI_LIMIT__+0x1fbdea0>
40015afc:	7bdbdbdb 	blvc	3f70ca70 <GPM4DAT+0x2e70c78c>
40015b00:	1b1b1b1b 	blne	406dc774 <__ZI_LIMIT__+0x6c4b14>
40015b04:	0000001b 	andeq	r0, r0, fp, lsl r0
40015b08:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40015b0c:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40015b10:	03033e63 	movweq	r3, #15971	; 0x3e63
40015b14:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40015b20:	7f7f7f7f 	svcvc	0x007f7f7f
40015b24:	0000007f 	andeq	r0, r0, pc, ror r0
40015b28:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015b2c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015b30:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015b34:	00007e18 	andeq	r7, r0, r8, lsl lr
40015b38:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015b3c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015b40:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015b44:	00000018 	andeq	r0, r0, r8, lsl r0
40015b48:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015b4c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015b50:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015b54:	00000018 	andeq	r0, r0, r8, lsl r0
40015b58:	00000000 	andeq	r0, r0, r0
40015b5c:	7f0e0c08 	svcvc	0x000e0c08
40015b60:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40015b6c:	7f381808 	svcvc	0x00381808
40015b70:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40015b80:	60606060 	rsbvs	r6, r0, r0, rrx
40015b84:	0000007f 	andeq	r0, r0, pc, ror r0
40015b88:	00000000 	andeq	r0, r0, r0
40015b8c:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40015b90:	00082c6e 	andeq	r2, r8, lr, ror #24
40015b94:	00000000 	andeq	r0, r0, r0
40015b98:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40015b9c:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40015ba0:	7f3e3e3e 	svcvc	0x003e3e3e
40015ba4:	0000007f 	andeq	r0, r0, pc, ror r0
40015ba8:	7f7f0000 	svcvc	0x007f0000
40015bac:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40015bb0:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
40015bb4:	00000008 	andeq	r0, r0, r8
	...
40015bc8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015bcc:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40015bd0:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015bd4:	00000018 	andeq	r0, r0, r8, lsl r0
40015bd8:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40015bdc:	00000066 	andeq	r0, r0, r6, rrx
	...
40015be8:	36360000 	ldrtcc	r0, [r6], -r0
40015bec:	36367f36 	shasxcc	r7, r6, r6
40015bf0:	36367f36 	shasxcc	r7, r6, r6
40015bf4:	00000036 	andeq	r0, r0, r6, lsr r0
40015bf8:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40015bfc:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015c00:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
40015c04:	00001c1c 	andeq	r1, r0, ip, lsl ip
40015c08:	63630000 	cmnvs	r3, #0
40015c0c:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40015c10:	63333318 	teqvs	r3, #24, 6	; 0x60000000
40015c14:	00000063 	andeq	r0, r0, r3, rrx
40015c18:	6c380000 	ldcvs	0, cr0, [r8], #-0
40015c1c:	3b386c6c 	blcc	40e30dd4 <__ZI_LIMIT__+0xe19174>
40015c20:	6f66666f 	svcvs	0x0066666f
40015c24:	0000003b 	andeq	r0, r0, fp, lsr r0
40015c28:	18181800 	ldmdane	r8, {fp, ip}
40015c2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40015c38:	180c0600 	stmdane	ip, {r9, sl}
40015c3c:	30303018 	eorscc	r3, r0, r8, lsl r0
40015c40:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015c44:	0000060c 	andeq	r0, r0, ip, lsl #12
40015c48:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015c4c:	0606060c 	streq	r0, [r6], -ip, lsl #12
40015c50:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015c54:	00003018 	andeq	r3, r0, r8, lsl r0
40015c58:	00000000 	andeq	r0, r0, r0
40015c5c:	7f1c3663 	svcvc	0x001c3663
40015c60:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40015c6c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40015c70:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40015c80:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015c84:	00301818 	eorseq	r1, r0, r8, lsl r8
40015c88:	00000000 	andeq	r0, r0, r0
40015c8c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40015ca0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015ca4:	00000018 	andeq	r0, r0, r8, lsl r0
40015ca8:	03030000 	movweq	r0, #12288	; 0x3000
40015cac:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015cb0:	30301818 	eorscc	r1, r0, r8, lsl r8
40015cb4:	00000060 	andeq	r0, r0, r0, rrx
40015cb8:	633e0000 	teqvs	lr, #0
40015cbc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015cc0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015cc4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015cc8:	1c0c0000 	stcne	0, cr0, [ip], {-0}
40015ccc:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015cd0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015cd4:	0000001e 	andeq	r0, r0, lr, lsl r0
40015cd8:	633e0000 	teqvs	lr, #0
40015cdc:	0c060303 	stceq	3, cr0, [r6], {3}
40015ce0:	60603018 	rsbvs	r3, r0, r8, lsl r0
40015ce4:	0000007f 	andeq	r0, r0, pc, ror r0
40015ce8:	633e0000 	teqvs	lr, #0
40015cec:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40015cf0:	63030303 	movwvs	r0, #13059	; 0x3303
40015cf4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015cf8:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40015cfc:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40015d00:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
40015d04:	00000006 	andeq	r0, r0, r6
40015d08:	607f0000 	rsbsvs	r0, pc, r0
40015d0c:	037e6060 	cmneq	lr, #96	; 0x60
40015d10:	63030303 	movwvs	r0, #13059	; 0x3303
40015d14:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d18:	603e0000 	eorsvs	r0, lr, r0
40015d1c:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40015d20:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d24:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d28:	637f0000 	cmnvs	pc, #0
40015d2c:	0c060303 	stceq	3, cr0, [r6], {3}
40015d30:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d34:	00000018 	andeq	r0, r0, r8, lsl r0
40015d38:	633e0000 	teqvs	lr, #0
40015d3c:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40015d40:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d44:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d48:	633e0000 	teqvs	lr, #0
40015d4c:	3f636363 	svccc	0x00636363
40015d50:	63030303 	movwvs	r0, #13059	; 0x3303
40015d54:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d58:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015d5c:	00001818 	andeq	r1, r0, r8, lsl r8
40015d60:	18181800 	ldmdane	r8, {fp, ip}
40015d64:	00000000 	andeq	r0, r0, r0
40015d68:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015d6c:	00001818 	andeq	r1, r0, r8, lsl r8
40015d70:	18181800 	ldmdane	r8, {fp, ip}
40015d74:	00003018 	andeq	r3, r0, r8, lsl r0
40015d78:	06030000 	streq	r0, [r3], -r0
40015d7c:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40015d80:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
40015d84:	00000003 	andeq	r0, r0, r3
40015d88:	00000000 	andeq	r0, r0, r0
40015d8c:	007f0000 	rsbseq	r0, pc, r0
40015d90:	00007f00 	andeq	r7, r0, r0, lsl #30
40015d94:	00000000 	andeq	r0, r0, r0
40015d98:	30600000 	rsbcc	r0, r0, r0
40015d9c:	03060c18 	movweq	r0, #27672	; 0x6c18
40015da0:	30180c06 	andscc	r0, r8, r6, lsl #24
40015da4:	00000060 	andeq	r0, r0, r0, rrx
40015da8:	633e0000 	teqvs	lr, #0
40015dac:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40015db0:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015db4:	00000018 	andeq	r0, r0, r8, lsl r0
40015db8:	633e0000 	teqvs	lr, #0
40015dbc:	6f6f6f63 	svcvs	0x006f6f63
40015dc0:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40015dc4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015dc8:	1c080000 	stcne	0, cr0, [r8], {-0}
40015dcc:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015dd0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40015dd4:	00000063 	andeq	r0, r0, r3, rrx
40015dd8:	637e0000 	cmnvs	lr, #0
40015ddc:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40015de0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015de4:	0000007e 	andeq	r0, r0, lr, ror r0
40015de8:	633e0000 	teqvs	lr, #0
40015dec:	60606063 	rsbvs	r6, r0, r3, rrx
40015df0:	63636060 	cmnvs	r3, #96	; 0x60
40015df4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015df8:	667c0000 	ldrbtvs	r0, [ip], -r0
40015dfc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015e00:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40015e04:	0000007c 	andeq	r0, r0, ip, ror r0
40015e08:	607f0000 	rsbsvs	r0, pc, r0
40015e0c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015e10:	60606060 	rsbvs	r6, r0, r0, rrx
40015e14:	0000007f 	andeq	r0, r0, pc, ror r0
40015e18:	607f0000 	rsbsvs	r0, pc, r0
40015e1c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015e20:	60606060 	rsbvs	r6, r0, r0, rrx
40015e24:	00000060 	andeq	r0, r0, r0, rrx
40015e28:	633e0000 	teqvs	lr, #0
40015e2c:	60606063 	rsbvs	r6, r0, r3, rrx
40015e30:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
40015e34:	0000003b 	andeq	r0, r0, fp, lsr r0
40015e38:	63630000 	cmnvs	r3, #0
40015e3c:	7f636363 	svcvc	0x00636363
40015e40:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015e44:	00000063 	andeq	r0, r0, r3, rrx
40015e48:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015e4c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e54:	00000018 	andeq	r0, r0, r8, lsl r0
40015e58:	03030000 	movweq	r0, #12288	; 0x3000
40015e5c:	03030303 	movweq	r0, #13059	; 0x3303
40015e60:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015e64:	0000003e 	andeq	r0, r0, lr, lsr r0
40015e68:	63630000 	cmnvs	r3, #0
40015e6c:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
40015e70:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015e74:	00000063 	andeq	r0, r0, r3, rrx
40015e78:	60600000 	rsbvs	r0, r0, r0
40015e7c:	60606060 	rsbvs	r6, r0, r0, rrx
40015e80:	60606060 	rsbvs	r6, r0, r0, rrx
40015e84:	0000007f 	andeq	r0, r0, pc, ror r0
40015e88:	63630000 	cmnvs	r3, #0
40015e8c:	6b7f7f77 	blvs	41ff5c70 <__ZI_LIMIT__+0x1fde010>
40015e90:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015e94:	00000063 	andeq	r0, r0, r3, rrx
40015e98:	63630000 	cmnvs	r3, #0
40015e9c:	6b7b7373 	blvs	41ef2c70 <__ZI_LIMIT__+0x1edb010>
40015ea0:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40015ea4:	00000063 	andeq	r0, r0, r3, rrx
40015ea8:	633e0000 	teqvs	lr, #0
40015eac:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015eb0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015eb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015eb8:	337e0000 	cmncc	lr, #0
40015ebc:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40015ec0:	30303030 	eorscc	r3, r0, r0, lsr r0
40015ec4:	00000078 	andeq	r0, r0, r8, ror r0
40015ec8:	633e0000 	teqvs	lr, #0
40015ecc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ed0:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40015ed4:	0007063e 	andeq	r0, r7, lr, lsr r6
40015ed8:	637e0000 	cmnvs	lr, #0
40015edc:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40015ee0:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015ee4:	00000063 	andeq	r0, r0, r3, rrx
40015ee8:	633e0000 	teqvs	lr, #0
40015eec:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015ef0:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015ef4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ef8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40015efc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f00:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f04:	00000018 	andeq	r0, r0, r8, lsl r0
40015f08:	63630000 	cmnvs	r3, #0
40015f0c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f10:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f14:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f18:	63630000 	cmnvs	r3, #0
40015f1c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f20:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015f24:	00000008 	andeq	r0, r0, r8
40015f28:	63630000 	cmnvs	r3, #0
40015f2c:	6b636363 	blvs	418eecc0 <__ZI_LIMIT__+0x18d7060>
40015f30:	63777f7f 	cmnvs	r7, #508	; 0x1fc
40015f34:	00000063 	andeq	r0, r0, r3, rrx
40015f38:	63630000 	cmnvs	r3, #0
40015f3c:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015f40:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015f44:	00000063 	andeq	r0, r0, r3, rrx
40015f48:	c3c30000 	bicgt	r0, r3, #0
40015f4c:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
40015f50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f54:	0000003c 	andeq	r0, r0, ip, lsr r0
40015f58:	437f0000 	cmnmi	pc, #0
40015f5c:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
40015f60:	7f606030 	svcvc	0x00606030
40015f64:	0000007f 	andeq	r0, r0, pc, ror r0
40015f68:	303e0000 	eorscc	r0, lr, r0
40015f6c:	30303030 	eorscc	r3, r0, r0, lsr r0
40015f70:	30303030 	eorscc	r3, r0, r0, lsr r0
40015f74:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f78:	60600000 	rsbvs	r0, r0, r0
40015f7c:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015f80:	06060c0c 	streq	r0, [r6], -ip, lsl #24
40015f84:	00000003 	andeq	r0, r0, r3
40015f88:	063e0000 	ldrteq	r0, [lr], -r0
40015f8c:	06060606 	streq	r0, [r6], -r6, lsl #12
40015f90:	06060606 	streq	r0, [r6], -r6, lsl #12
40015f94:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f98:	1c080000 	stcne	0, cr0, [r8], {-0}
40015f9c:	00006336 	andeq	r6, r0, r6, lsr r3
	...
40015fb4:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015fb8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015fbc:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40015fcc:	03633e00 	cmneq	r3, #0, 28
40015fd0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015fd4:	0000003f 	andeq	r0, r0, pc, lsr r0
40015fd8:	60600000 	rsbvs	r0, r0, r0
40015fdc:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40015fe0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015fe4:	0000007e 	andeq	r0, r0, lr, ror r0
40015fe8:	00000000 	andeq	r0, r0, r0
40015fec:	63633e00 	cmnvs	r3, #0, 28
40015ff0:	63636060 	cmnvs	r3, #96	; 0x60
40015ff4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ff8:	03030000 	movweq	r0, #12288	; 0x3000
40015ffc:	63633f03 	cmnvs	r3, #3, 30
40016000:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016004:	0000003f 	andeq	r0, r0, pc, lsr r0
40016008:	00000000 	andeq	r0, r0, r0
4001600c:	63633e00 	cmnvs	r3, #0, 28
40016010:	6363607f 	cmnvs	r3, #127	; 0x7f
40016014:	0000003e 	andeq	r0, r0, lr, lsr r0
40016018:	331e0000 	tstcc	lr, #0
4001601c:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40016020:	30303030 	eorscc	r3, r0, r0, lsr r0
40016024:	00000030 	andeq	r0, r0, r0, lsr r0
40016028:	00000000 	andeq	r0, r0, r0
4001602c:	63633e00 	cmnvs	r3, #0, 28
40016030:	3f636363 	svccc	0x00636363
40016034:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016038:	60600000 	rsbvs	r0, r0, r0
4001603c:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40016040:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016044:	00000063 	andeq	r0, r0, r3, rrx
40016048:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001604c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016050:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016054:	00000018 	andeq	r0, r0, r8, lsl r0
40016058:	06060000 	streq	r0, [r6], -r0
4001605c:	06060000 	streq	r0, [r6], -r0
40016060:	06060606 	streq	r0, [r6], -r6, lsl #12
40016064:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
40016068:	60600000 	rsbvs	r0, r0, r0
4001606c:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
40016070:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
40016074:	00000063 	andeq	r0, r0, r3, rrx
40016078:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001607c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016080:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016084:	00000018 	andeq	r0, r0, r8, lsl r0
40016088:	00000000 	andeq	r0, r0, r0
4001608c:	6b7f7600 	blvs	41ff3894 <__ZI_LIMIT__+0x1fdbc34>
40016090:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40016094:	00000063 	andeq	r0, r0, r3, rrx
40016098:	00000000 	andeq	r0, r0, r0
4001609c:	63637e00 	cmnvs	r3, #0, 28
400160a0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160a4:	00000063 	andeq	r0, r0, r3, rrx
400160a8:	00000000 	andeq	r0, r0, r0
400160ac:	63633e00 	cmnvs	r3, #0, 28
400160b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160b4:	0000003e 	andeq	r0, r0, lr, lsr r0
400160b8:	00000000 	andeq	r0, r0, r0
400160bc:	63637e00 	cmnvs	r3, #0, 28
400160c0:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
400160c4:	60606060 	rsbvs	r6, r0, r0, rrx
400160c8:	00000000 	andeq	r0, r0, r0
400160cc:	63633f00 	cmnvs	r3, #0, 30
400160d0:	3f636363 	svccc	0x00636363
400160d4:	03030303 	movweq	r0, #13059	; 0x3303
400160d8:	00000000 	andeq	r0, r0, r0
400160dc:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
400160e0:	60606060 	rsbvs	r6, r0, r0, rrx
400160e4:	00000060 	andeq	r0, r0, r0, rrx
400160e8:	00000000 	andeq	r0, r0, r0
400160ec:	63633e00 	cmnvs	r3, #0, 28
400160f0:	63630e38 	cmnvs	r3, #56, 28	; 0x380
400160f4:	0000003e 	andeq	r0, r0, lr, lsr r0
400160f8:	30300000 	eorscc	r0, r0, r0
400160fc:	30307e30 	eorscc	r7, r0, r0, lsr lr
40016100:	33333030 	teqcc	r3, #48	; 0x30
40016104:	0000001e 	andeq	r0, r0, lr, lsl r0
40016108:	00000000 	andeq	r0, r0, r0
4001610c:	63636300 	cmnvs	r3, #0, 6
40016110:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016114:	0000003f 	andeq	r0, r0, pc, lsr r0
40016118:	00000000 	andeq	r0, r0, r0
4001611c:	63636300 	cmnvs	r3, #0, 6
40016120:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40016124:	00000008 	andeq	r0, r0, r8
40016128:	00000000 	andeq	r0, r0, r0
4001612c:	63636300 	cmnvs	r3, #0, 6
40016130:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
40016134:	00000063 	andeq	r0, r0, r3, rrx
40016138:	00000000 	andeq	r0, r0, r0
4001613c:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40016140:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
40016144:	00000063 	andeq	r0, r0, r3, rrx
40016148:	00000000 	andeq	r0, r0, r0
4001614c:	63636300 	cmnvs	r3, #0, 6
40016150:	3f636363 	svccc	0x00636363
40016154:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016158:	00000000 	andeq	r0, r0, r0
4001615c:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40016160:	6130180c 	teqvs	r0, ip, lsl #16
40016164:	0000007f 	andeq	r0, r0, pc, ror r0
40016168:	18180e00 	ldmdane	r8, {r9, sl, fp}
4001616c:	70181818 	andsvc	r1, r8, r8, lsl r8
40016170:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016174:	00000e18 	andeq	r0, r0, r8, lsl lr
40016178:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001617c:	00181818 	andseq	r1, r8, r8, lsl r8
40016180:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016184:	00000018 	andeq	r0, r0, r8, lsl r0
40016188:	18187000 	ldmdane	r8, {ip, sp, lr}
4001618c:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40016190:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016194:	00007018 	andeq	r7, r0, r8, lsl r0
40016198:	00000000 	andeq	r0, r0, r0
4001619c:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
400161a8:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
400161ac:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
400161b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161b4:	0000007f 	andeq	r0, r0, pc, ror r0
400161b8:	633e0000 	teqvs	lr, #0
400161bc:	60606063 	rsbvs	r6, r0, r3, rrx
400161c0:	63636060 	cmnvs	r3, #96	; 0x60
400161c4:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400161c8:	63630000 	cmnvs	r3, #0
400161cc:	63636300 	cmnvs	r3, #0, 6
400161d0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161d4:	0000003f 	andeq	r0, r0, pc, lsr r0
400161d8:	180c0600 	stmdane	ip, {r9, sl}
400161dc:	63633e00 	cmnvs	r3, #0, 28
400161e0:	6360607f 	cmnvs	r0, #127	; 0x7f
400161e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400161e8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400161ec:	03633e00 	cmneq	r3, #0, 28
400161f0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400161f4:	0000003f 	andeq	r0, r0, pc, lsr r0
400161f8:	36360000 	ldrtcc	r0, [r6], -r0
400161fc:	03633e00 	cmneq	r3, #0, 28
40016200:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016204:	0000003f 	andeq	r0, r0, pc, lsr r0
40016208:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001620c:	03633e00 	cmneq	r3, #0, 28
40016210:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016214:	0000003f 	andeq	r0, r0, pc, lsr r0
40016218:	1c361c00 	ldcne	12, cr1, [r6], #-0
4001621c:	03633e00 	cmneq	r3, #0, 28
40016220:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016224:	0000003f 	andeq	r0, r0, pc, lsr r0
40016228:	00000000 	andeq	r0, r0, r0
4001622c:	63633e00 	cmnvs	r3, #0, 28
40016230:	63606060 	cmnvs	r0, #96	; 0x60
40016234:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40016238:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
4001623c:	63633e00 	cmnvs	r3, #0, 28
40016240:	6360607f 	cmnvs	r0, #127	; 0x7f
40016244:	0000003e 	andeq	r0, r0, lr, lsr r0
40016248:	36360000 	ldrtcc	r0, [r6], -r0
4001624c:	63633e00 	cmnvs	r3, #0, 28
40016250:	6360607f 	cmnvs	r0, #127	; 0x7f
40016254:	0000003e 	andeq	r0, r0, lr, lsr r0
40016258:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001625c:	63633e00 	cmnvs	r3, #0, 28
40016260:	6360607f 	cmnvs	r0, #127	; 0x7f
40016264:	0000003e 	andeq	r0, r0, lr, lsr r0
40016268:	66660000 	strbtvs	r0, [r6], -r0
4001626c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016270:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016274:	00000018 	andeq	r0, r0, r8, lsl r0
40016278:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001627c:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40016280:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016284:	00000018 	andeq	r0, r0, r8, lsl r0
40016288:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
4001628c:	1818000c 	ldmdane	r8, {r2, r3}
40016290:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016294:	00000018 	andeq	r0, r0, r8, lsl r0
40016298:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
4001629c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162a0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
400162a4:	00000063 	andeq	r0, r0, r3, rrx
400162a8:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
400162ac:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162b0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
400162b4:	00000063 	andeq	r0, r0, r3, rrx
400162b8:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
400162bc:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
400162c0:	63636060 	cmnvs	r3, #96	; 0x60
400162c4:	0000007f 	andeq	r0, r0, pc, ror r0
400162c8:	00000000 	andeq	r0, r0, r0
400162cc:	1b3b6e00 	blne	40ef1ad4 <__ZI_LIMIT__+0xed9e74>
400162d0:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
400162d4:	00000077 	andeq	r0, r0, r7, ror r0
400162d8:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 400162e0 <eng8x16+0x928>
400162dc:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
400162e0:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
400162e4:	0000006f 	andeq	r0, r0, pc, rrx
400162e8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400162ec:	63633e00 	cmnvs	r3, #0, 28
400162f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162f4:	0000003e 	andeq	r0, r0, lr, lsr r0
400162f8:	36360000 	ldrtcc	r0, [r6], -r0
400162fc:	63633e00 	cmnvs	r3, #0, 28
40016300:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016304:	0000003e 	andeq	r0, r0, lr, lsr r0
40016308:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001630c:	63633e00 	cmnvs	r3, #0, 28
40016310:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016314:	0000003e 	andeq	r0, r0, lr, lsr r0
40016318:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
4001631c:	63636300 	cmnvs	r3, #0, 6
40016320:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016324:	0000003f 	andeq	r0, r0, pc, lsr r0
40016328:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001632c:	63636300 	cmnvs	r3, #0, 6
40016330:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016334:	0000003f 	andeq	r0, r0, pc, lsr r0
40016338:	36360000 	ldrtcc	r0, [r6], -r0
4001633c:	63636300 	cmnvs	r3, #0, 6
40016340:	3f636363 	svccc	0x00636363
40016344:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016348:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
4001634c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016350:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016354:	0000003e 	andeq	r0, r0, lr, lsr r0
40016358:	63006363 	movwvs	r6, #867	; 0x363
4001635c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016360:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016364:	0000003f 	andeq	r0, r0, pc, lsr r0
40016368:	0c0c0000 	stceq	0, cr0, [ip], {-0}
4001636c:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40016370:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
40016374:	0000000c 	andeq	r0, r0, ip
40016378:	361c0000 	ldrcc	r0, [ip], -r0
4001637c:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40016380:	73303030 	teqvc	r0, #48	; 0x30
40016384:	0000007e 	andeq	r0, r0, lr, ror r0
40016388:	c3c30000 	bicgt	r0, r3, #0
4001638c:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40016390:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40016394:	0000003c 	andeq	r0, r0, ip, lsr r0
40016398:	66fc0000 	ldrbtvs	r0, [ip], r0
4001639c:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
400163a0:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
400163a4:	000000f3 	strdeq	r0, [r0], -r3
400163a8:	1b0e0000 	blne	403963b0 <__ZI_LIMIT__+0x37e750>
400163ac:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
400163b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163b4:	00000070 	andeq	r0, r0, r0, ror r0
400163b8:	30180c00 	andscc	r0, r8, r0, lsl #24
400163bc:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
400163c0:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
400163c4:	0000003b 	andeq	r0, r0, fp, lsr r0
400163c8:	30180c00 	andscc	r0, r8, r0, lsl #24
400163cc:	18183800 	ldmdane	r8, {fp, ip, sp}
400163d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163d4:	0000003c 	andeq	r0, r0, ip, lsr r0
400163d8:	180c0600 	stmdane	ip, {r9, sl}
400163dc:	63633e00 	cmnvs	r3, #0, 28
400163e0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400163e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400163e8:	30180c00 	andscc	r0, r8, r0, lsl #24
400163ec:	63636300 	cmnvs	r3, #0, 6
400163f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400163f4:	0000003f 	andeq	r0, r0, pc, lsr r0
400163f8:	3b6e0000 	blcc	41b96400 <__ZI_LIMIT__+0x1b7e7a0>
400163fc:	63637e00 	cmnvs	r3, #0, 28
40016400:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016404:	00000063 	andeq	r0, r0, r3, rrx
40016408:	63006e3b 	movwvs	r6, #3643	; 0xe3b
4001640c:	6b7b7373 	blvs	41ef31e0 <__ZI_LIMIT__+0x1edb580>
40016410:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016414:	00000063 	andeq	r0, r0, r3, rrx
40016418:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
4001641c:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40016428:	6c6c3800 	stclvs	8, cr3, [ip], #-0
4001642c:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
40016438:	0c0c0000 	stceq	0, cr0, [ip], {-0}
4001643c:	180c0c00 	stmdane	ip, {sl, fp}
40016440:	63636030 	cmnvs	r3, #48	; 0x30
40016444:	0000003e 	andeq	r0, r0, lr, lsr r0
40016448:	00000000 	andeq	r0, r0, r0
4001644c:	7f000000 	svcvc	0x00000000
40016450:	60606060 	rsbvs	r6, r0, r0, rrx
40016454:	00000060 	andeq	r0, r0, r0, rrx
40016458:	00000000 	andeq	r0, r0, r0
4001645c:	7f000000 	svcvc	0x00000000
40016460:	03030303 	movweq	r0, #13059	; 0x3303
40016464:	00000003 	andeq	r0, r0, r3
40016468:	63e06000 	mvnvs	r6, #0
4001646c:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40016470:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
40016474:	0000001f 	andeq	r0, r0, pc, lsl r0
40016478:	63e06000 	mvnvs	r6, #0
4001647c:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40016480:	3f36de6e 	svccc	0x0036de6e
40016484:	00000006 	andeq	r0, r0, r6
40016488:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001648c:	18181800 	ldmdane	r8, {fp, ip}
40016490:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40016494:	00000018 	andeq	r0, r0, r8, lsl r0
40016498:	1b090000 	blne	402564a0 <__ZI_LIMIT__+0x23e840>
4001649c:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
400164a0:	1b1b3636 	blne	406e3d80 <__ZI_LIMIT__+0x6cc120>
400164a4:	00000009 	andeq	r0, r0, r9
400164a8:	6c480000 	marvs	acc0, r0, r8
400164ac:	1b36366c 	blne	40da3e64 <__ZI_LIMIT__+0xd8c204>
400164b0:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
400164b4:	00000048 	andeq	r0, r0, r8, asr #32
400164b8:	11441144 	cmpne	r4, r4, asr #2
400164bc:	11441144 	cmpne	r4, r4, asr #2
400164c0:	11441144 	cmpne	r4, r4, asr #2
400164c4:	11441144 	cmpne	r4, r4, asr #2
400164c8:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400164cc:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400164d0:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400164d4:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400164d8:	bbeebbee 	bllt	3fbc5498 <GPM4DAT+0x2ebc51b4>
400164dc:	bbeebbee 	bllt	3fbc549c <GPM4DAT+0x2ebc51b8>
400164e0:	bbeebbee 	bllt	3fbc54a0 <GPM4DAT+0x2ebc51bc>
400164e4:	bbeebbee 	bllt	3fbc54a4 <GPM4DAT+0x2ebc51c0>
400164e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164f4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164fc:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
40016500:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016504:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016508:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001650c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016510:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016514:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016518:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001651c:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40016520:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016524:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016528:	00000000 	andeq	r0, r0, r0
4001652c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
40016530:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016534:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016538:	00000000 	andeq	r0, r0, r0
4001653c:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40016540:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016544:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016548:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001654c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016550:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016554:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016558:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001655c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016560:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016564:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016568:	00000000 	andeq	r0, r0, r0
4001656c:	06fe0000 	ldrbteq	r0, [lr], r0
40016570:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016574:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016578:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001657c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016580:	000000fe 	strdeq	r0, [r0], -lr
40016584:	00000000 	andeq	r0, r0, r0
40016588:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001658c:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40016598:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001659c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
400165a0:	000000f8 	strdeq	r0, [r0], -r8
	...
400165ac:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
400165b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165bc:	1f181818 	svcne	0x00181818
	...
400165c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165cc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
400165dc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
400165e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165e4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165ec:	1f181818 	svcne	0x00181818
400165f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165f4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165f8:	00000000 	andeq	r0, r0, r0
400165fc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016608:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001660c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016610:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016614:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016618:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001661c:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016620:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016624:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016628:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001662c:	37363636 			; <UNDEFINED> instruction: 0x37363636
40016630:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016634:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016638:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001663c:	30373636 	eorscc	r3, r7, r6, lsr r6
40016640:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
4001664c:	303f0000 	eorscc	r0, pc, r0
40016650:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016654:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016658:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001665c:	00f73636 	rscseq	r3, r7, r6, lsr r6
40016660:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
4001666c:	00ff0000 	rscseq	r0, pc, r0
40016670:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
40016674:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016678:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001667c:	36373636 			; <UNDEFINED> instruction: 0x36373636
40016680:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016684:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016688:	00000000 	andeq	r0, r0, r0
4001668c:	00ff0000 	rscseq	r0, pc, r0
40016690:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016694:	00000000 	andeq	r0, r0, r0
40016698:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001669c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
400166a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166a4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400166ac:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
400166b0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400166b4:	00000000 	andeq	r0, r0, r0
400166b8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166bc:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
400166cc:	00ff0000 	rscseq	r0, pc, r0
400166d0:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
400166d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400166d8:	00000000 	andeq	r0, r0, r0
400166dc:	ff000000 			; <UNDEFINED> instruction: 0xff000000

400166e0 <.LANCHOR2>:
400166e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166e4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166ec:	3f363636 	svccc	0x00363636
	...
400166f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400166fc:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016700:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001670c:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
40016710:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016714:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016718:	00000000 	andeq	r0, r0, r0
4001671c:	3f000000 	svccc	0x00000000
40016720:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016724:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016728:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001672c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016730:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016734:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016738:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001673c:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016740:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40016744:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016748:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001674c:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
4001675c:	1f000000 	svcne	0x00000000
40016760:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016764:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001676c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016774:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016788:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
4001678c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016790:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016794:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016798:	0f0f0f0f 	svceq	0x000f0f0f
4001679c:	0f0f0f0f 	svceq	0x000f0f0f
400167a0:	0f0f0f0f 	svceq	0x000f0f0f
400167a4:	0f0f0f0f 	svceq	0x000f0f0f
400167a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400167bc:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
400167c0:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
400167c4:	0000003b 	andeq	r0, r0, fp, lsr r0
400167c8:	663c0000 	ldrtvs	r0, [ip], -r0
400167cc:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
400167d0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400167d4:	6060607c 	rsbvs	r6, r0, ip, ror r0
400167d8:	637f0000 	cmnvs	pc, #0
400167dc:	60606063 	rsbvs	r6, r0, r3, rrx
400167e0:	60606060 	rsbvs	r6, r0, r0, rrx
400167e4:	00000060 	andeq	r0, r0, r0, rrx
400167e8:	00000000 	andeq	r0, r0, r0
400167ec:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
400167f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167f4:	00000036 	andeq	r0, r0, r6, lsr r0
400167f8:	637f0000 	cmnvs	pc, #0
400167fc:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
40016800:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
40016804:	0000007f 	andeq	r0, r0, pc, ror r0
40016808:	00000000 	andeq	r0, r0, r0
4001680c:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
40016810:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016814:	0000003c 	andeq	r0, r0, ip, lsr r0
40016818:	00000000 	andeq	r0, r0, r0
4001681c:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40016820:	76666666 	strbtvc	r6, [r6], -r6, ror #12
40016824:	6060607f 	rsbvs	r6, r0, pc, ror r0
40016828:	00000000 	andeq	r0, r0, r0
4001682c:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40016830:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016834:	0000000c 	andeq	r0, r0, ip
40016838:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
4001683c:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016840:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
40016844:	0000007e 	andeq	r0, r0, lr, ror r0
40016848:	663c0000 	ldrtvs	r0, [ip], -r0
4001684c:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40016850:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016854:	0000003c 	andeq	r0, r0, ip, lsr r0
40016858:	633e0000 	teqvs	lr, #0
4001685c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016860:	36363677 			; <UNDEFINED> instruction: 0x36363677
40016864:	00000077 	andeq	r0, r0, r7, ror r0
40016868:	1b0e0000 	blne	40396870 <__ZI_LIMIT__+0x37ec10>
4001686c:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40016870:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016874:	0000003c 	andeq	r0, r0, ip, lsr r0
40016878:	00000000 	andeq	r0, r0, r0
4001687c:	6b7f3600 	blvs	41fe4084 <__ZI_LIMIT__+0x1fcc424>
40016880:	0000367f 	andeq	r3, r0, pc, ror r6
40016884:	00000000 	andeq	r0, r0, r0
40016888:	06060000 	streq	r0, [r6], -r0
4001688c:	6f673e1e 	svcvs	0x00673e1e
40016890:	3e737b7f 	vmovcc.s8	r7, d3[7]
40016894:	0030303c 	eorseq	r3, r0, ip, lsr r0
40016898:	1f000000 	svcne	0x00000000
4001689c:	7f606030 	svcvc	0x00606030
400168a0:	1f306060 	svcne	0x00306060
400168a4:	00000000 	andeq	r0, r0, r0
400168a8:	633e0000 	teqvs	lr, #0
400168ac:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400168b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400168b4:	00000063 	andeq	r0, r0, r3, rrx
400168b8:	00000000 	andeq	r0, r0, r0
400168bc:	7f00007f 	svcvc	0x0000007f
400168c0:	007f0000 	rsbseq	r0, pc, r0
	...
400168cc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400168d0:	00181818 	andseq	r1, r8, r8, lsl r8
400168d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400168d8:	30600000 	rsbcc	r0, r0, r0
400168dc:	0c060c18 	stceq	12, cr0, [r6], {24}
400168e0:	00603018 	rsbeq	r3, r0, r8, lsl r0
400168e4:	0000007e 	andeq	r0, r0, lr, ror r0
400168e8:	0c060000 	stceq	0, cr0, [r6], {-0}
400168ec:	30603018 	rsbcc	r3, r0, r8, lsl r0
400168f0:	00060c18 	andeq	r0, r6, r8, lsl ip
400168f4:	0000007e 	andeq	r0, r0, lr, ror r0
400168f8:	1b0e0000 	blne	40396900 <__ZI_LIMIT__+0x37eca0>
400168fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016900:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016904:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016908:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001690c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016910:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
40016914:	00000070 	andeq	r0, r0, r0, ror r0
40016918:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
4001691c:	ff000018 			; <UNDEFINED> instruction: 0xff000018
40016920:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
4001692c:	700edb70 	andvc	sp, lr, r0, ror fp
40016930:	00000edb 	ldrdeq	r0, [r0], -fp
40016934:	00000000 	andeq	r0, r0, r0
40016938:	361c0000 	ldrcc	r0, [ip], -r0
4001693c:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
4001694c:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40016950:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
4001695c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016960:	00000018 	andeq	r0, r0, r8, lsl r0
40016964:	00000000 	andeq	r0, r0, r0
40016968:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
4001696c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016970:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
40016974:	0000000c 	andeq	r0, r0, ip
40016978:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
4001697c:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40016988:	0c6c3800 	stcleq	8, cr3, [ip], #-0
4001698c:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
4001699c:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
400169a0:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

400169b8 <_ctype_>:
400169b8:	20202000 	eorcs	r2, r0, r0
400169bc:	20202020 	eorcs	r2, r0, r0, lsr #32
400169c0:	28282020 	stmdacs	r8!, {r5, sp}
400169c4:	20282828 	eorcs	r2, r8, r8, lsr #16
400169c8:	20202020 	eorcs	r2, r0, r0, lsr #32
400169cc:	20202020 	eorcs	r2, r0, r0, lsr #32
400169d0:	20202020 	eorcs	r2, r0, r0, lsr #32
400169d4:	20202020 	eorcs	r2, r0, r0, lsr #32
400169d8:	10108820 	andsne	r8, r0, r0, lsr #16
400169dc:	10101010 	andsne	r1, r0, r0, lsl r0
400169e0:	10101010 	andsne	r1, r0, r0, lsl r0
400169e4:	10101010 	andsne	r1, r0, r0, lsl r0
400169e8:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
400169ec:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
400169f0:	10040404 	andne	r0, r4, r4, lsl #8
400169f4:	10101010 	andsne	r1, r0, r0, lsl r0
400169f8:	41411010 	cmpmi	r1, r0, lsl r0
400169fc:	41414141 	cmpmi	r1, r1, asr #2
40016a00:	01010101 	tsteq	r1, r1, lsl #2
40016a04:	01010101 	tsteq	r1, r1, lsl #2
40016a08:	01010101 	tsteq	r1, r1, lsl #2
40016a0c:	01010101 	tsteq	r1, r1, lsl #2
40016a10:	01010101 	tsteq	r1, r1, lsl #2
40016a14:	10101010 	andsne	r1, r0, r0, lsl r0
40016a18:	42421010 	submi	r1, r2, #16
40016a1c:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40016a20:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016a24:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016a28:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016a2c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016a30:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016a34:	10101010 	andsne	r1, r0, r0, lsl r0
40016a38:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40016abc <_global_impure_ptr>:
40016abc:	40017290 	mulmi	r1, r0, r2

40016ac0 <blanks.6744>:
40016ac0:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ac4:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ac8:	20202020 	eorcs	r2, r0, r0, lsr #32
40016acc:	20202020 	eorcs	r2, r0, r0, lsr #32

40016ad0 <zeroes.6745>:
40016ad0:	30303030 	eorscc	r3, r0, r0, lsr r0
40016ad4:	30303030 	eorscc	r3, r0, r0, lsr r0
40016ad8:	30303030 	eorscc	r3, r0, r0, lsr r0
40016adc:	30303030 	eorscc	r3, r0, r0, lsr r0

40016ae0 <p05.5289>:
40016ae0:	00000005 	andeq	r0, r0, r5
40016ae4:	00000019 	andeq	r0, r0, r9, lsl r0
40016ae8:	0000007d 	andeq	r0, r0, sp, ror r0
40016aec:	00000000 	andeq	r0, r0, r0

40016af0 <__mprec_tens>:
40016af0:	00000000 	andeq	r0, r0, r0
40016af4:	3ff00000 	svccc	0x00f00000	; IMB
40016af8:	00000000 	andeq	r0, r0, r0
40016afc:	40240000 	eormi	r0, r4, r0
40016b00:	00000000 	andeq	r0, r0, r0
40016b04:	40590000 	subsmi	r0, r9, r0
40016b08:	00000000 	andeq	r0, r0, r0
40016b0c:	408f4000 	addmi	r4, pc, r0
40016b10:	00000000 	andeq	r0, r0, r0
40016b14:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40016b18:	00000000 	andeq	r0, r0, r0
40016b1c:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40016b20:	00000000 	andeq	r0, r0, r0
40016b24:	412e8480 	smlawbmi	lr, r0, r4, r8
40016b28:	00000000 	andeq	r0, r0, r0
40016b2c:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40016b30:	00000000 	andeq	r0, r0, r0
40016b34:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40016b38:	00000000 	andeq	r0, r0, r0
40016b3c:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40016b40:	20000000 	andcs	r0, r0, r0
40016b44:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40016b48:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40016b4c:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40016b50:	a2000000 	andge	r0, r0, #0
40016b54:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40016b58:	e5400000 	strb	r0, [r0, #-0]
40016b5c:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40016b60:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
40016b64:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40016b68:	26340000 	ldrtcs	r0, [r4], -r0
40016b6c:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40016b70:	37e08000 	strbcc	r8, [r0, r0]!
40016b74:	4341c379 	movtmi	ip, #4985	; 0x1379
40016b78:	85d8a000 	ldrbhi	sl, [r8]
40016b7c:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40016b80:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
40016b84:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40016b88:	60913d00 	addsvs	r3, r1, r0, lsl #26
40016b8c:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40016b90:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
40016b94:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40016b98:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40016b9c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40016ba0:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
40016ba4:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40016ba8:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40016bac:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40016bb0:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
40016bb4:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40016bb8 <__mprec_tinytens>:
40016bb8:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
40016bbc:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40016bc0:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
40016bc4:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40016bc8:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
40016bcc:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40016bd0:	cf8c979d 	svcgt	0x008c979d
40016bd4:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40016bd8:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
40016bdc:	0ac80628 	beq	3f218484 <GPM4DAT+0x2e2181a0>

40016be0 <__mprec_bigtens>:
40016be0:	37e08000 	strbcc	r8, [r0, r0]!
40016be4:	4341c379 	movtmi	ip, #4985	; 0x1379
40016be8:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
40016bec:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40016bf0:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
40016bf4:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40016bf8:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40016bfc:	5a827748 	bpl	3e0b4924 <GPM4DAT+0x2d0b4640>
40016c00:	7f73bf3c 	svcvc	0x0073bf3c
40016c04:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40016c08 <blanks.6688>:
40016c08:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c0c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c10:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c14:	20202020 	eorcs	r2, r0, r0, lsr #32

40016c18 <zeroes.6689>:
40016c18:	30303030 	eorscc	r3, r0, r0, lsr r0
40016c1c:	30303030 	eorscc	r3, r0, r0, lsr r0
40016c20:	30303030 	eorscc	r3, r0, r0, lsr r0
40016c24:	30303030 	eorscc	r3, r0, r0, lsr r0
40016c28:	61766e49 	cmnvs	r6, r9, asr #28
40016c2c:	5f64696c 	svcpl	0x0064696c
40016c30:	0a525349 	beq	414ab95c <__ZI_LIMIT__+0x1493cfc>
40016c34:	00000000 	andeq	r0, r0, r0
40016c38:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40016c3c:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
40016c40:	0a632520 	beq	418e00c8 <__ZI_LIMIT__+0x18c8468>
40016c44:	00000000 	andeq	r0, r0, r0
40016c48:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
40016c4c:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40016c50:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016c54:	0000000a 	andeq	r0, r0, sl
40016c58:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40016c5c:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40016c60:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016c64:	0000000a 	andeq	r0, r0, sl
40016c68:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016c6c:	61552043 	cmpvs	r5, r3, asr #32
40016c70:	47207472 			; <UNDEFINED> instruction: 0x47207472
40016c74:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
40016c78:	6d754e74 	ldclvs	14, cr4, [r5, #-464]!	; 0xfffffe30
40016c7c:	0000005d 	andeq	r0, r0, sp, asr r0
40016c80:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016c84:	61552043 	cmpvs	r5, r3, asr #32
40016c88:	47207472 			; <UNDEFINED> instruction: 0x47207472
40016c8c:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
40016c90:	5d726168 	ldfple	f6, [r2, #-416]!	; 0xfffffe60
40016c94:	00000000 	andeq	r0, r0, r0
40016c98:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016c9c:	634c2043 	movtvs	r2, #49219	; 0xc043
40016ca0:	6c435f64 	mcrrvs	15, 6, r5, r3, cr4
40016ca4:	63535f72 	cmpvs	r3, #456	; 0x1c8
40016ca8:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
40016cac:	0000005d 	andeq	r0, r0, sp, asr r0
40016cb0:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016cb4:	654b2043 	strbvs	r2, [fp, #-67]	; 0xffffffbd
40016cb8:	61575f79 	cmpvs	r7, r9, ror pc
40016cbc:	4b5f7469 	blmi	417f3e68 <__ZI_LIMIT__+0x17dc208>
40016cc0:	525f7965 	subspl	r7, pc, #1654784	; 0x194000
40016cc4:	61656c65 	cmnvs	r5, r5, ror #24
40016cc8:	5d646573 	cfstr64pl	mvdx6, [r4, #-460]!	; 0xfffffe34
40016ccc:	00000000 	andeq	r0, r0, r0
40016cd0:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016cd4:	654b2043 	strbvs	r2, [fp, #-67]	; 0xffffffbd
40016cd8:	61575f79 	cmpvs	r7, r9, ror pc
40016cdc:	4b5f7469 	blmi	417f3e88 <__ZI_LIMIT__+0x17dc228>
40016ce0:	505f7965 	subspl	r7, pc, r5, ror #18
40016ce4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
40016ce8:	005d6465 	subseq	r6, sp, r5, ror #8
40016cec:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016cf0:	634c2043 	movtvs	r2, #49219	; 0xc043
40016cf4:	6e492064 	cdpvs	0, 4, cr2, cr9, cr4, {3}
40016cf8:	005d7469 	subseq	r7, sp, r9, ror #8
40016cfc:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016d00:	69572043 	ldmdbvs	r7, {r0, r1, r6, sp}^
40016d04:	634c206e 	movtvs	r2, #49262	; 0xc06e
40016d08:	6e492064 	cdpvs	0, 4, cr2, cr9, cr4, {3}
40016d0c:	005d7469 	subseq	r7, sp, r9, ror #8
40016d10:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016d14:	634c2043 	movtvs	r2, #49219	; 0xc043
40016d18:	72422064 	subvc	r2, r2, #100	; 0x64
40016d1c:	74686769 	strbtvc	r6, [r8], #-1897	; 0xfffff897
40016d20:	7373656e 	cmnvc	r3, #461373440	; 0x1b800000
40016d24:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
40016d28:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 40016b60 <__mprec_tens+0x70>
40016d2c:	0000005d 	andeq	r0, r0, sp, asr r0
40016d30:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016d34:	654b2043 	strbvs	r2, [fp, #-67]	; 0xffffffbd
40016d38:	6f502079 	svcvs	0x00502079
40016d3c:	49206c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp, lr}
40016d40:	5d74696e 	ldclpl	9, cr6, [r4, #-440]!	; 0xfffffe48
40016d44:	00000000 	andeq	r0, r0, r0
40016d48:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016d4c:	634c2043 	movtvs	r2, #49219	; 0xc043
40016d50:	65532064 	ldrbvs	r2, [r3, #-100]	; 0xffffff9c
40016d54:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
40016d58:	61724420 	cmnvs	r2, r0, lsr #8
40016d5c:	72462077 	subvc	r2, r6, #119	; 0x77
40016d60:	20656d61 	rsbcs	r6, r5, r1, ror #26
40016d64:	66667542 	strbtvs	r7, [r6], -r2, asr #10
40016d68:	005d7265 	subseq	r7, sp, r5, ror #4
40016d6c:	56535b0a 	ldrbpl	r5, [r3], -sl, lsl #22
40016d70:	634c2043 	movtvs	r2, #49219	; 0xc043
40016d74:	65532064 	ldrbvs	r2, [r3, #-100]	; 0xffffff9c
40016d78:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
40016d7c:	73694420 	cmnvc	r9, #32, 8	; 0x20000000
40016d80:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
40016d84:	61724620 	cmnvs	r2, r0, lsr #12
40016d88:	4220656d 	eormi	r6, r0, #457179136	; 0x1b400000
40016d8c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
40016d90:	00005d72 	andeq	r5, r0, r2, ror sp
40016d94:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40016d98:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40016d9c:	6f697470 	svcvs	0x00697470
40016da0:	5b40206e 	blpl	4101ef60 <__ZI_LIMIT__+0x1007300>
40016da4:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016da8:	6f4d0a5d 	svcvs	0x004d0a5d
40016dac:	305b6564 	subscc	r6, fp, r4, ror #10
40016db0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016db4:	0000000a 	andeq	r0, r0, sl
40016db8:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40016dbc:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
40016dc0:	6f432064 	svcvs	0x00432064
40016dc4:	56206564 	strtpl	r6, [r0], -r4, ror #10
40016dc8:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
40016dcc:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016dd0:	000a5d58 	andeq	r5, sl, r8, asr sp
40016dd4:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016dd8:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016ddc:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016de0:	40206e6f 	eormi	r6, r0, pc, ror #28
40016de4:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016de8:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016dec:	5b65646f 	blpl	4196ffb0 <__ZI_LIMIT__+0x1958350>
40016df0:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016df4:	00000a5d 	andeq	r0, r0, sp, asr sl
40016df8:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016dfc:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016e00:	4120746c 	teqmi	r0, ip, ror #8
40016e04:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016e08:	305b7373 	subscc	r7, fp, r3, ror r3
40016e0c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016e10:	0000000a 	andeq	r0, r0, sl
40016e14:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016e18:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016e1c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016e20:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 40016e00 <zeroes.6689+0x1e8>
40016e24:	5b6e6961 	blpl	41bb13b0 <__ZI_LIMIT__+0x1b99750>
40016e28:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016e2c:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
40016e30:	30286461 	eorcc	r6, r8, r1, ror #8
40016e34:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40016e38:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40016e3c:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
40016e40:	410a5d64 	tstmi	sl, r4, ror #26
40016e44:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40016e48:	646f6365 	strbtvs	r6, [pc], #-869	; 40016e50 <zeroes.6689+0x238>
40016e4c:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
40016e50:	616c532f 	cmnvs	ip, pc, lsr #6
40016e54:	31286576 	teqcc	r8, r6, ror r5
40016e58:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40016e5c:	00000a5d 	andeq	r0, r0, sp, asr sl
40016e60:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016e64:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016e68:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016e6c:	40206e6f 	eormi	r6, r0, pc, ror #28
40016e70:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016e74:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016e78:	5b65646f 	blpl	4197003c <__ZI_LIMIT__+0x19583dc>
40016e7c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016e80:	00000a5d 	andeq	r0, r0, sp, asr sl
40016e84:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016e88:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016e8c:	4120746c 	teqmi	r0, ip, ror #8
40016e90:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016e94:	305b7373 	subscc	r7, fp, r3, ror r3
40016e98:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016e9c:	0000000a 	andeq	r0, r0, sl
40016ea0:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016ea4:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016ea8:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016eac:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40016eb0:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40016eb4:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40016eb8:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40016ebc:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40016ec0:	5b293128 	blpl	40a63368 <__ZI_LIMIT__+0xa4b708>
40016ec4:	0a5d6425 	beq	4176ff60 <__ZI_LIMIT__+0x1758300>
40016ec8:	00000000 	andeq	r0, r0, r0
40016ecc:	30505041 	subscc	r5, r0, r1, asr #32
40016ed0:	41545320 	cmpmi	r4, r0, lsr #6
40016ed4:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40016ed8:	00747365 	rsbseq	r7, r4, r5, ror #6
40016edc:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40016ee0:	202c7823 	eorcs	r7, ip, r3, lsr #16
40016ee4:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40016ee8:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
40016eec:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40016ef0:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40016ef4:	0a64253d 	beq	419203f0 <__ZI_LIMIT__+0x1908790>
40016ef8:	00000000 	andeq	r0, r0, r0
40016efc:	616f4c0a 	cmnvs	pc, sl, lsl #24
40016f00:	20726564 	rsbscs	r6, r2, r4, ror #10
40016f04:	78452026 	stmdavc	r5, {r1, r2, r5, sp}^
40016f08:	74756365 	ldrbtvc	r6, [r5], #-869	; 0xfffffc9b
40016f0c:	000a726f 	andeq	r7, sl, pc, ror #4
40016f10:	5050410a 	subspl	r4, r0, sl, lsl #2
40016f14:	55522030 	ldrbpl	r2, [r2, #-48]	; 0xffffffd0
40016f18:	00000a4e 	andeq	r0, r0, lr, asr #20
40016f1c:	00082008 	andeq	r2, r8, r8
40016f20:	00000043 	andeq	r0, r0, r3, asr #32
40016f24:	00464e49 	subeq	r4, r6, r9, asr #28
40016f28:	00666e69 	rsbeq	r6, r6, r9, ror #28
40016f2c:	004e414e 	subeq	r4, lr, lr, asr #2
40016f30:	006e616e 	rsbeq	r6, lr, lr, ror #2
40016f34:	33323130 	teqcc	r2, #48, 2
40016f38:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016f3c:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
40016f40:	46454443 	strbmi	r4, [r5], -r3, asr #8
40016f44:	00000000 	andeq	r0, r0, r0
40016f48:	33323130 	teqcc	r2, #48, 2
40016f4c:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016f50:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
40016f54:	66656463 	strbtvs	r6, [r5], -r3, ror #8
40016f58:	00000000 	andeq	r0, r0, r0
40016f5c:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
40016f60:	0000296c 	andeq	r2, r0, ip, ror #18
40016f64:	00000030 	andeq	r0, r0, r0, lsr r0
40016f68:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
40016f6c:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40016f70:	00000000 	andeq	r0, r0, r0
40016f74:	004e614e 	subeq	r6, lr, lr, asr #2
40016f78:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40016f7c:	00000058 	andeq	r0, r0, r8, asr r0
40016f80:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40016f84 <.ARM.exidx>:
40016f84:	7fff6df4 	svcvc	0x00ff6df4
40016f88:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40016f90 <SVC_Handler>:
40016f90:	400001c8 	andmi	r0, r0, r8, asr #3
40016f94:	40000458 	andmi	r0, r0, r8, asr r4
40016f98:	4000047c 	andmi	r0, r0, ip, ror r4
40016f9c:	400004a0 	andmi	r0, r0, r0, lsr #9
40016fa0:	400004c4 	andmi	r0, r0, r4, asr #9
40016fa4:	400004c8 	andmi	r0, r0, r8, asr #9
40016fa8:	400004ec 	andmi	r0, r0, ip, ror #9
40016fac:	40000510 	andmi	r0, r0, r0, lsl r5
40016fb0:	40000534 	andmi	r0, r0, r4, lsr r5
40016fb4:	40000570 	andmi	r0, r0, r0, ror r5
40016fb8:	4000059c 	mulmi	r0, ip, r5
40016fbc:	40000628 	andmi	r0, r0, r8, lsr #12
40016fc0:	400005c0 	andmi	r0, r0, r0, asr #11
40016fc4:	400005f4 	strdmi	r0, [r0], -r4

40016fc8 <ISR_Vector>:
40016fc8:	4000019c 	mulmi	r0, ip, r1
40016fcc:	4000019c 	mulmi	r0, ip, r1
40016fd0:	4000019c 	mulmi	r0, ip, r1
40016fd4:	4000019c 	mulmi	r0, ip, r1
40016fd8:	4000019c 	mulmi	r0, ip, r1
40016fdc:	4000019c 	mulmi	r0, ip, r1
40016fe0:	4000019c 	mulmi	r0, ip, r1
40016fe4:	4000019c 	mulmi	r0, ip, r1
40016fe8:	4000019c 	mulmi	r0, ip, r1
40016fec:	4000019c 	mulmi	r0, ip, r1
40016ff0:	4000019c 	mulmi	r0, ip, r1
40016ff4:	4000019c 	mulmi	r0, ip, r1
40016ff8:	4000019c 	mulmi	r0, ip, r1
40016ffc:	4000019c 	mulmi	r0, ip, r1
40017000:	4000019c 	mulmi	r0, ip, r1
40017004:	4000019c 	mulmi	r0, ip, r1
40017008:	4000019c 	mulmi	r0, ip, r1
4001700c:	4000019c 	mulmi	r0, ip, r1
40017010:	4000019c 	mulmi	r0, ip, r1
40017014:	4000019c 	mulmi	r0, ip, r1
40017018:	4000019c 	mulmi	r0, ip, r1
4001701c:	4000019c 	mulmi	r0, ip, r1
40017020:	4000019c 	mulmi	r0, ip, r1
40017024:	4000019c 	mulmi	r0, ip, r1
40017028:	4000019c 	mulmi	r0, ip, r1
4001702c:	4000019c 	mulmi	r0, ip, r1
40017030:	4000019c 	mulmi	r0, ip, r1
40017034:	4000019c 	mulmi	r0, ip, r1
40017038:	4000019c 	mulmi	r0, ip, r1
4001703c:	4000019c 	mulmi	r0, ip, r1
40017040:	4000019c 	mulmi	r0, ip, r1
40017044:	4000019c 	mulmi	r0, ip, r1
40017048:	4000019c 	mulmi	r0, ip, r1
4001704c:	4000019c 	mulmi	r0, ip, r1
40017050:	4000019c 	mulmi	r0, ip, r1
40017054:	4000019c 	mulmi	r0, ip, r1
40017058:	4000019c 	mulmi	r0, ip, r1
4001705c:	4000019c 	mulmi	r0, ip, r1
40017060:	4000019c 	mulmi	r0, ip, r1
40017064:	4000019c 	mulmi	r0, ip, r1
40017068:	4000019c 	mulmi	r0, ip, r1
4001706c:	4000019c 	mulmi	r0, ip, r1
40017070:	4000019c 	mulmi	r0, ip, r1
40017074:	4000019c 	mulmi	r0, ip, r1
40017078:	4000019c 	mulmi	r0, ip, r1
4001707c:	4000019c 	mulmi	r0, ip, r1
40017080:	4000019c 	mulmi	r0, ip, r1
40017084:	4000019c 	mulmi	r0, ip, r1
40017088:	4000019c 	mulmi	r0, ip, r1
4001708c:	4000019c 	mulmi	r0, ip, r1
40017090:	4000019c 	mulmi	r0, ip, r1
40017094:	4000033c 	andmi	r0, r0, ip, lsr r3
40017098:	4000038c 	andmi	r0, r0, ip, lsl #7
4001709c:	4000019c 	mulmi	r0, ip, r1
400170a0:	4000019c 	mulmi	r0, ip, r1
400170a4:	4000019c 	mulmi	r0, ip, r1
400170a8:	4000019c 	mulmi	r0, ip, r1
400170ac:	4000019c 	mulmi	r0, ip, r1
400170b0:	4000019c 	mulmi	r0, ip, r1
400170b4:	4000019c 	mulmi	r0, ip, r1
400170b8:	4000019c 	mulmi	r0, ip, r1
400170bc:	4000019c 	mulmi	r0, ip, r1
400170c0:	4000019c 	mulmi	r0, ip, r1
400170c4:	4000019c 	mulmi	r0, ip, r1
400170c8:	4000019c 	mulmi	r0, ip, r1
400170cc:	4000019c 	mulmi	r0, ip, r1
400170d0:	4000019c 	mulmi	r0, ip, r1
400170d4:	4000019c 	mulmi	r0, ip, r1
400170d8:	4000019c 	mulmi	r0, ip, r1
400170dc:	400003dc 	ldrdmi	r0, [r0], -ip
400170e0:	4000019c 	mulmi	r0, ip, r1
400170e4:	4000019c 	mulmi	r0, ip, r1
400170e8:	4000019c 	mulmi	r0, ip, r1
400170ec:	4000019c 	mulmi	r0, ip, r1
400170f0:	4000019c 	mulmi	r0, ip, r1
400170f4:	4000019c 	mulmi	r0, ip, r1
400170f8:	4000019c 	mulmi	r0, ip, r1
400170fc:	4000019c 	mulmi	r0, ip, r1
40017100:	4000019c 	mulmi	r0, ip, r1
40017104:	4000019c 	mulmi	r0, ip, r1
40017108:	4000019c 	mulmi	r0, ip, r1
4001710c:	4000019c 	mulmi	r0, ip, r1
40017110:	4000019c 	mulmi	r0, ip, r1
40017114:	4000019c 	mulmi	r0, ip, r1
40017118:	4000019c 	mulmi	r0, ip, r1
4001711c:	400002e0 	andmi	r0, r0, r0, ror #5
40017120:	4000019c 	mulmi	r0, ip, r1
40017124:	4000019c 	mulmi	r0, ip, r1
40017128:	4000019c 	mulmi	r0, ip, r1
4001712c:	4000019c 	mulmi	r0, ip, r1
40017130:	4000019c 	mulmi	r0, ip, r1
40017134:	4000019c 	mulmi	r0, ip, r1
40017138:	4000019c 	mulmi	r0, ip, r1
4001713c:	4000019c 	mulmi	r0, ip, r1
40017140:	4000019c 	mulmi	r0, ip, r1
40017144:	4000019c 	mulmi	r0, ip, r1
40017148:	4000019c 	mulmi	r0, ip, r1
4001714c:	4000019c 	mulmi	r0, ip, r1
40017150:	4000019c 	mulmi	r0, ip, r1
40017154:	4000019c 	mulmi	r0, ip, r1
40017158:	4000019c 	mulmi	r0, ip, r1
4001715c:	4000019c 	mulmi	r0, ip, r1
40017160:	4000019c 	mulmi	r0, ip, r1
40017164:	4000019c 	mulmi	r0, ip, r1
40017168:	4000019c 	mulmi	r0, ip, r1
4001716c:	4000019c 	mulmi	r0, ip, r1
40017170:	4000019c 	mulmi	r0, ip, r1
40017174:	400001e8 	andmi	r0, r0, r8, ror #3
40017178:	4000019c 	mulmi	r0, ip, r1
4001717c:	4000019c 	mulmi	r0, ip, r1
40017180:	4000019c 	mulmi	r0, ip, r1
40017184:	4000019c 	mulmi	r0, ip, r1
40017188:	4000019c 	mulmi	r0, ip, r1
4001718c:	4000019c 	mulmi	r0, ip, r1
40017190:	4000019c 	mulmi	r0, ip, r1
40017194:	4000019c 	mulmi	r0, ip, r1
40017198:	4000019c 	mulmi	r0, ip, r1
4001719c:	4000019c 	mulmi	r0, ip, r1
400171a0:	4000019c 	mulmi	r0, ip, r1
400171a4:	4000019c 	mulmi	r0, ip, r1

400171a8 <ICCICR>:
400171a8:	10480000 	subne	r0, r8, r0
400171ac:	10484000 	subne	r4, r8, r0
400171b0:	10488000 	subne	r8, r8, r0
400171b4:	1048c000 	subne	ip, r8, r0

400171b8 <ICCPMR>:
400171b8:	10480004 	subne	r0, r8, r4
400171bc:	10484004 	subne	r4, r8, r4
400171c0:	10488004 	subne	r8, r8, r4
400171c4:	1048c004 	subne	ip, r8, r4

400171c8 <ICDISER0>:
400171c8:	10490100 	subne	r0, r9, r0, lsl #2
400171cc:	10494100 	subne	r4, r9, r0, lsl #2
400171d0:	10498100 	subne	r8, r9, r0, lsl #2
400171d4:	1049c100 	subne	ip, r9, r0, lsl #2

400171d8 <ICDISERn>:
400171d8:	00000000 	andeq	r0, r0, r0
400171dc:	10490104 	subne	r0, r9, r4, lsl #2
400171e0:	10490108 	subne	r0, r9, r8, lsl #2
400171e4:	1049010c 	subne	r0, r9, ip, lsl #2

400171e8 <ICDICER0>:
400171e8:	10490180 	subne	r0, r9, r0, lsl #3
400171ec:	10494180 	subne	r4, r9, r0, lsl #3
400171f0:	10498180 	subne	r8, r9, r0, lsl #3
400171f4:	1049c180 	subne	ip, r9, r0, lsl #3

400171f8 <ICDICERn>:
400171f8:	00000000 	andeq	r0, r0, r0
400171fc:	10490184 	subne	r0, r9, r4, lsl #3
40017200:	10490188 	subne	r0, r9, r8, lsl #3
40017204:	1049018c 	subne	r0, r9, ip, lsl #3

40017208 <ICDIPR0>:
40017208:	10490400 	subne	r0, r9, r0, lsl #8
4001720c:	10494400 	subne	r4, r9, r0, lsl #8
40017210:	10498400 	subne	r8, r9, r0, lsl #8
40017214:	1049c400 	subne	ip, r9, r0, lsl #8

40017218 <ICDIPTR0>:
40017218:	10490800 	subne	r0, r9, r0, lsl #16
4001721c:	10494800 	subne	r4, r9, r0, lsl #16
40017220:	10498800 	subne	r8, r9, r0, lsl #16
40017224:	1049c800 	subne	ip, r9, r0, lsl #16

40017228 <ICDICPR0>:
40017228:	10490280 	subne	r0, r9, r0, lsl #5
4001722c:	10494280 	subne	r4, r9, r0, lsl #5
40017230:	10498280 	subne	r8, r9, r0, lsl #5
40017234:	1049c280 	subne	ip, r9, r0, lsl #5

40017238 <ICCIAR>:
40017238:	1048000c 	subne	r0, r8, ip
4001723c:	1048400c 	subne	r4, r8, ip
40017240:	1048800c 	subne	r8, r8, ip
40017244:	1048c00c 	subne	ip, r8, ip

40017248 <ICCEOIR>:
40017248:	10480010 	subne	r0, r8, r0, lsl r0
4001724c:	10484010 	subne	r4, r8, r0, lsl r0
40017250:	10488010 	subne	r8, r8, r0, lsl r0
40017254:	1048c010 	subne	ip, r8, r0, lsl r0

40017258 <ArrFbSel>:
40017258:	4b000000 	blmi	40017260 <ArrFbSel+0x8>
4001725c:	4b400000 	blmi	41017264 <__ZI_LIMIT__+0xfff604>
40017260:	4b800000 	blmi	3e017268 <GPM4DAT+0x2d016f84>
40017264:	4bc00000 	blmi	3f01726c <GPM4DAT+0x2e016f88>
40017268:	4c000000 	stcmi	0, cr0, [r0], {-0}
4001726c:	4c400000 	marmi	acc0, r0, r0
40017270:	4c800000 	stcmi	0, cr0, [r0], {0}
40017274:	4cc00000 	stclmi	0, cr0, [r0], {0}
40017278:	4d000000 	stcmi	0, cr0, [r0, #-0]
4001727c:	4d400000 	stclmi	0, cr0, [r0, #-0]

40017280 <__ctype_ptr__>:
40017280:	400169b8 			; <UNDEFINED> instruction: 0x400169b8
40017284:	00000000 	andeq	r0, r0, r0

40017288 <_impure_ptr>:
40017288:	40017290 	mulmi	r1, r0, r2
4001728c:	00000000 	andeq	r0, r0, r0

40017290 <impure_data>:
40017290:	00000000 	andeq	r0, r0, r0
40017294:	4001757c 	andmi	r7, r1, ip, ror r5
40017298:	400175e4 	andmi	r7, r1, r4, ror #11
4001729c:	4001764c 	andmi	r7, r1, ip, asr #12
	...
400172c4:	40016f20 	andmi	r6, r1, r0, lsr #30
	...
40017338:	00000001 	andeq	r0, r0, r1
4001733c:	00000000 	andeq	r0, r0, r0
40017340:	abcd330e 	blge	3f363f80 <GPM4DAT+0x2e363c9c>
40017344:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40017348:	0005deec 	andeq	sp, r5, ip, ror #29
4001734c:	0000000b 	andeq	r0, r0, fp
	...

400176b8 <lc_ctype_charset>:
400176b8:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
400176bc:	00000049 	andeq	r0, r0, r9, asr #32
	...

400176d8 <__mb_cur_max>:
400176d8:	00000001 	andeq	r0, r0, r1

400176dc <lc_message_charset>:
400176dc:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
400176e0:	00000049 	andeq	r0, r0, r9, asr #32
	...

400176fc <lconv>:
400176fc:	40016f80 	andmi	r6, r1, r0, lsl #31
40017700:	40016c34 	andmi	r6, r1, r4, lsr ip
40017704:	40016c34 	andmi	r6, r1, r4, lsr ip
40017708:	40016c34 	andmi	r6, r1, r4, lsr ip
4001770c:	40016c34 	andmi	r6, r1, r4, lsr ip
40017710:	40016c34 	andmi	r6, r1, r4, lsr ip
40017714:	40016c34 	andmi	r6, r1, r4, lsr ip
40017718:	40016c34 	andmi	r6, r1, r4, lsr ip
4001771c:	40016c34 	andmi	r6, r1, r4, lsr ip
40017720:	40016c34 	andmi	r6, r1, r4, lsr ip
40017724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001772c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017730:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

40017734 <__malloc_av_>:
	...
4001773c:	40017734 	andmi	r7, r1, r4, lsr r7
40017740:	40017734 	andmi	r7, r1, r4, lsr r7
40017744:	4001773c 	andmi	r7, r1, ip, lsr r7
40017748:	4001773c 	andmi	r7, r1, ip, lsr r7
4001774c:	40017744 	andmi	r7, r1, r4, asr #14
40017750:	40017744 	andmi	r7, r1, r4, asr #14
40017754:	4001774c 	andmi	r7, r1, ip, asr #14
40017758:	4001774c 	andmi	r7, r1, ip, asr #14
4001775c:	40017754 	andmi	r7, r1, r4, asr r7
40017760:	40017754 	andmi	r7, r1, r4, asr r7
40017764:	4001775c 	andmi	r7, r1, ip, asr r7
40017768:	4001775c 	andmi	r7, r1, ip, asr r7
4001776c:	40017764 	andmi	r7, r1, r4, ror #14
40017770:	40017764 	andmi	r7, r1, r4, ror #14
40017774:	4001776c 	andmi	r7, r1, ip, ror #14
40017778:	4001776c 	andmi	r7, r1, ip, ror #14
4001777c:	40017774 	andmi	r7, r1, r4, ror r7
40017780:	40017774 	andmi	r7, r1, r4, ror r7
40017784:	4001777c 	andmi	r7, r1, ip, ror r7
40017788:	4001777c 	andmi	r7, r1, ip, ror r7
4001778c:	40017784 	andmi	r7, r1, r4, lsl #15
40017790:	40017784 	andmi	r7, r1, r4, lsl #15
40017794:	4001778c 	andmi	r7, r1, ip, lsl #15
40017798:	4001778c 	andmi	r7, r1, ip, lsl #15
4001779c:	40017794 	mulmi	r1, r4, r7
400177a0:	40017794 	mulmi	r1, r4, r7
400177a4:	4001779c 	mulmi	r1, ip, r7
400177a8:	4001779c 	mulmi	r1, ip, r7
400177ac:	400177a4 	andmi	r7, r1, r4, lsr #15
400177b0:	400177a4 	andmi	r7, r1, r4, lsr #15
400177b4:	400177ac 	andmi	r7, r1, ip, lsr #15
400177b8:	400177ac 	andmi	r7, r1, ip, lsr #15
400177bc:	400177b4 			; <UNDEFINED> instruction: 0x400177b4
400177c0:	400177b4 			; <UNDEFINED> instruction: 0x400177b4
400177c4:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
400177c8:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
400177cc:	400177c4 	andmi	r7, r1, r4, asr #15
400177d0:	400177c4 	andmi	r7, r1, r4, asr #15
400177d4:	400177cc 	andmi	r7, r1, ip, asr #15
400177d8:	400177cc 	andmi	r7, r1, ip, asr #15
400177dc:	400177d4 	ldrdmi	r7, [r1], -r4
400177e0:	400177d4 	ldrdmi	r7, [r1], -r4
400177e4:	400177dc 	ldrdmi	r7, [r1], -ip
400177e8:	400177dc 	ldrdmi	r7, [r1], -ip
400177ec:	400177e4 	andmi	r7, r1, r4, ror #15
400177f0:	400177e4 	andmi	r7, r1, r4, ror #15
400177f4:	400177ec 	andmi	r7, r1, ip, ror #15
400177f8:	400177ec 	andmi	r7, r1, ip, ror #15
400177fc:	400177f4 	strdmi	r7, [r1], -r4
40017800:	400177f4 	strdmi	r7, [r1], -r4
40017804:	400177fc 	strdmi	r7, [r1], -ip
40017808:	400177fc 	strdmi	r7, [r1], -ip
4001780c:	40017804 	andmi	r7, r1, r4, lsl #16
40017810:	40017804 	andmi	r7, r1, r4, lsl #16
40017814:	4001780c 	andmi	r7, r1, ip, lsl #16
40017818:	4001780c 	andmi	r7, r1, ip, lsl #16
4001781c:	40017814 	andmi	r7, r1, r4, lsl r8
40017820:	40017814 	andmi	r7, r1, r4, lsl r8
40017824:	4001781c 	andmi	r7, r1, ip, lsl r8
40017828:	4001781c 	andmi	r7, r1, ip, lsl r8
4001782c:	40017824 	andmi	r7, r1, r4, lsr #16
40017830:	40017824 	andmi	r7, r1, r4, lsr #16
40017834:	4001782c 	andmi	r7, r1, ip, lsr #16
40017838:	4001782c 	andmi	r7, r1, ip, lsr #16
4001783c:	40017834 	andmi	r7, r1, r4, lsr r8
40017840:	40017834 	andmi	r7, r1, r4, lsr r8
40017844:	4001783c 	andmi	r7, r1, ip, lsr r8
40017848:	4001783c 	andmi	r7, r1, ip, lsr r8
4001784c:	40017844 	andmi	r7, r1, r4, asr #16
40017850:	40017844 	andmi	r7, r1, r4, asr #16
40017854:	4001784c 	andmi	r7, r1, ip, asr #16
40017858:	4001784c 	andmi	r7, r1, ip, asr #16
4001785c:	40017854 	andmi	r7, r1, r4, asr r8
40017860:	40017854 	andmi	r7, r1, r4, asr r8
40017864:	4001785c 	andmi	r7, r1, ip, asr r8
40017868:	4001785c 	andmi	r7, r1, ip, asr r8
4001786c:	40017864 	andmi	r7, r1, r4, ror #16
40017870:	40017864 	andmi	r7, r1, r4, ror #16
40017874:	4001786c 	andmi	r7, r1, ip, ror #16
40017878:	4001786c 	andmi	r7, r1, ip, ror #16
4001787c:	40017874 	andmi	r7, r1, r4, ror r8
40017880:	40017874 	andmi	r7, r1, r4, ror r8
40017884:	4001787c 	andmi	r7, r1, ip, ror r8
40017888:	4001787c 	andmi	r7, r1, ip, ror r8
4001788c:	40017884 	andmi	r7, r1, r4, lsl #17
40017890:	40017884 	andmi	r7, r1, r4, lsl #17
40017894:	4001788c 	andmi	r7, r1, ip, lsl #17
40017898:	4001788c 	andmi	r7, r1, ip, lsl #17
4001789c:	40017894 	mulmi	r1, r4, r8
400178a0:	40017894 	mulmi	r1, r4, r8
400178a4:	4001789c 	mulmi	r1, ip, r8
400178a8:	4001789c 	mulmi	r1, ip, r8
400178ac:	400178a4 	andmi	r7, r1, r4, lsr #17
400178b0:	400178a4 	andmi	r7, r1, r4, lsr #17
400178b4:	400178ac 	andmi	r7, r1, ip, lsr #17
400178b8:	400178ac 	andmi	r7, r1, ip, lsr #17
400178bc:	400178b4 			; <UNDEFINED> instruction: 0x400178b4
400178c0:	400178b4 			; <UNDEFINED> instruction: 0x400178b4
400178c4:	400178bc 			; <UNDEFINED> instruction: 0x400178bc
400178c8:	400178bc 			; <UNDEFINED> instruction: 0x400178bc
400178cc:	400178c4 	andmi	r7, r1, r4, asr #17
400178d0:	400178c4 	andmi	r7, r1, r4, asr #17
400178d4:	400178cc 	andmi	r7, r1, ip, asr #17
400178d8:	400178cc 	andmi	r7, r1, ip, asr #17
400178dc:	400178d4 	ldrdmi	r7, [r1], -r4
400178e0:	400178d4 	ldrdmi	r7, [r1], -r4
400178e4:	400178dc 	ldrdmi	r7, [r1], -ip
400178e8:	400178dc 	ldrdmi	r7, [r1], -ip
400178ec:	400178e4 	andmi	r7, r1, r4, ror #17
400178f0:	400178e4 	andmi	r7, r1, r4, ror #17
400178f4:	400178ec 	andmi	r7, r1, ip, ror #17
400178f8:	400178ec 	andmi	r7, r1, ip, ror #17
400178fc:	400178f4 	strdmi	r7, [r1], -r4
40017900:	400178f4 	strdmi	r7, [r1], -r4
40017904:	400178fc 	strdmi	r7, [r1], -ip
40017908:	400178fc 	strdmi	r7, [r1], -ip
4001790c:	40017904 	andmi	r7, r1, r4, lsl #18
40017910:	40017904 	andmi	r7, r1, r4, lsl #18
40017914:	4001790c 	andmi	r7, r1, ip, lsl #18
40017918:	4001790c 	andmi	r7, r1, ip, lsl #18
4001791c:	40017914 	andmi	r7, r1, r4, lsl r9
40017920:	40017914 	andmi	r7, r1, r4, lsl r9
40017924:	4001791c 	andmi	r7, r1, ip, lsl r9
40017928:	4001791c 	andmi	r7, r1, ip, lsl r9
4001792c:	40017924 	andmi	r7, r1, r4, lsr #18
40017930:	40017924 	andmi	r7, r1, r4, lsr #18
40017934:	4001792c 	andmi	r7, r1, ip, lsr #18
40017938:	4001792c 	andmi	r7, r1, ip, lsr #18
4001793c:	40017934 	andmi	r7, r1, r4, lsr r9
40017940:	40017934 	andmi	r7, r1, r4, lsr r9
40017944:	4001793c 	andmi	r7, r1, ip, lsr r9
40017948:	4001793c 	andmi	r7, r1, ip, lsr r9
4001794c:	40017944 	andmi	r7, r1, r4, asr #18
40017950:	40017944 	andmi	r7, r1, r4, asr #18
40017954:	4001794c 	andmi	r7, r1, ip, asr #18
40017958:	4001794c 	andmi	r7, r1, ip, asr #18
4001795c:	40017954 	andmi	r7, r1, r4, asr r9
40017960:	40017954 	andmi	r7, r1, r4, asr r9
40017964:	4001795c 	andmi	r7, r1, ip, asr r9
40017968:	4001795c 	andmi	r7, r1, ip, asr r9
4001796c:	40017964 	andmi	r7, r1, r4, ror #18
40017970:	40017964 	andmi	r7, r1, r4, ror #18
40017974:	4001796c 	andmi	r7, r1, ip, ror #18
40017978:	4001796c 	andmi	r7, r1, ip, ror #18
4001797c:	40017974 	andmi	r7, r1, r4, ror r9
40017980:	40017974 	andmi	r7, r1, r4, ror r9
40017984:	4001797c 	andmi	r7, r1, ip, ror r9
40017988:	4001797c 	andmi	r7, r1, ip, ror r9
4001798c:	40017984 	andmi	r7, r1, r4, lsl #19
40017990:	40017984 	andmi	r7, r1, r4, lsl #19
40017994:	4001798c 	andmi	r7, r1, ip, lsl #19
40017998:	4001798c 	andmi	r7, r1, ip, lsl #19
4001799c:	40017994 	mulmi	r1, r4, r9
400179a0:	40017994 	mulmi	r1, r4, r9
400179a4:	4001799c 	mulmi	r1, ip, r9
400179a8:	4001799c 	mulmi	r1, ip, r9
400179ac:	400179a4 	andmi	r7, r1, r4, lsr #19
400179b0:	400179a4 	andmi	r7, r1, r4, lsr #19
400179b4:	400179ac 	andmi	r7, r1, ip, lsr #19
400179b8:	400179ac 	andmi	r7, r1, ip, lsr #19
400179bc:	400179b4 			; <UNDEFINED> instruction: 0x400179b4
400179c0:	400179b4 			; <UNDEFINED> instruction: 0x400179b4
400179c4:	400179bc 			; <UNDEFINED> instruction: 0x400179bc
400179c8:	400179bc 			; <UNDEFINED> instruction: 0x400179bc
400179cc:	400179c4 	andmi	r7, r1, r4, asr #19
400179d0:	400179c4 	andmi	r7, r1, r4, asr #19
400179d4:	400179cc 	andmi	r7, r1, ip, asr #19
400179d8:	400179cc 	andmi	r7, r1, ip, asr #19
400179dc:	400179d4 	ldrdmi	r7, [r1], -r4
400179e0:	400179d4 	ldrdmi	r7, [r1], -r4
400179e4:	400179dc 	ldrdmi	r7, [r1], -ip
400179e8:	400179dc 	ldrdmi	r7, [r1], -ip
400179ec:	400179e4 	andmi	r7, r1, r4, ror #19
400179f0:	400179e4 	andmi	r7, r1, r4, ror #19
400179f4:	400179ec 	andmi	r7, r1, ip, ror #19
400179f8:	400179ec 	andmi	r7, r1, ip, ror #19
400179fc:	400179f4 	strdmi	r7, [r1], -r4
40017a00:	400179f4 	strdmi	r7, [r1], -r4
40017a04:	400179fc 	strdmi	r7, [r1], -ip
40017a08:	400179fc 	strdmi	r7, [r1], -ip
40017a0c:	40017a04 	andmi	r7, r1, r4, lsl #20
40017a10:	40017a04 	andmi	r7, r1, r4, lsl #20
40017a14:	40017a0c 	andmi	r7, r1, ip, lsl #20
40017a18:	40017a0c 	andmi	r7, r1, ip, lsl #20
40017a1c:	40017a14 	andmi	r7, r1, r4, lsl sl
40017a20:	40017a14 	andmi	r7, r1, r4, lsl sl
40017a24:	40017a1c 	andmi	r7, r1, ip, lsl sl
40017a28:	40017a1c 	andmi	r7, r1, ip, lsl sl
40017a2c:	40017a24 	andmi	r7, r1, r4, lsr #20
40017a30:	40017a24 	andmi	r7, r1, r4, lsr #20
40017a34:	40017a2c 	andmi	r7, r1, ip, lsr #20
40017a38:	40017a2c 	andmi	r7, r1, ip, lsr #20
40017a3c:	40017a34 	andmi	r7, r1, r4, lsr sl
40017a40:	40017a34 	andmi	r7, r1, r4, lsr sl
40017a44:	40017a3c 	andmi	r7, r1, ip, lsr sl
40017a48:	40017a3c 	andmi	r7, r1, ip, lsr sl
40017a4c:	40017a44 	andmi	r7, r1, r4, asr #20
40017a50:	40017a44 	andmi	r7, r1, r4, asr #20
40017a54:	40017a4c 	andmi	r7, r1, ip, asr #20
40017a58:	40017a4c 	andmi	r7, r1, ip, asr #20
40017a5c:	40017a54 	andmi	r7, r1, r4, asr sl
40017a60:	40017a54 	andmi	r7, r1, r4, asr sl
40017a64:	40017a5c 	andmi	r7, r1, ip, asr sl
40017a68:	40017a5c 	andmi	r7, r1, ip, asr sl
40017a6c:	40017a64 	andmi	r7, r1, r4, ror #20
40017a70:	40017a64 	andmi	r7, r1, r4, ror #20
40017a74:	40017a6c 	andmi	r7, r1, ip, ror #20
40017a78:	40017a6c 	andmi	r7, r1, ip, ror #20
40017a7c:	40017a74 	andmi	r7, r1, r4, ror sl
40017a80:	40017a74 	andmi	r7, r1, r4, ror sl
40017a84:	40017a7c 	andmi	r7, r1, ip, ror sl
40017a88:	40017a7c 	andmi	r7, r1, ip, ror sl
40017a8c:	40017a84 	andmi	r7, r1, r4, lsl #21
40017a90:	40017a84 	andmi	r7, r1, r4, lsl #21
40017a94:	40017a8c 	andmi	r7, r1, ip, lsl #21
40017a98:	40017a8c 	andmi	r7, r1, ip, lsl #21
40017a9c:	40017a94 	mulmi	r1, r4, sl
40017aa0:	40017a94 	mulmi	r1, r4, sl
40017aa4:	40017a9c 	mulmi	r1, ip, sl
40017aa8:	40017a9c 	mulmi	r1, ip, sl
40017aac:	40017aa4 	andmi	r7, r1, r4, lsr #21
40017ab0:	40017aa4 	andmi	r7, r1, r4, lsr #21
40017ab4:	40017aac 	andmi	r7, r1, ip, lsr #21
40017ab8:	40017aac 	andmi	r7, r1, ip, lsr #21
40017abc:	40017ab4 			; <UNDEFINED> instruction: 0x40017ab4
40017ac0:	40017ab4 			; <UNDEFINED> instruction: 0x40017ab4
40017ac4:	40017abc 			; <UNDEFINED> instruction: 0x40017abc
40017ac8:	40017abc 			; <UNDEFINED> instruction: 0x40017abc
40017acc:	40017ac4 	andmi	r7, r1, r4, asr #21
40017ad0:	40017ac4 	andmi	r7, r1, r4, asr #21
40017ad4:	40017acc 	andmi	r7, r1, ip, asr #21
40017ad8:	40017acc 	andmi	r7, r1, ip, asr #21
40017adc:	40017ad4 	ldrdmi	r7, [r1], -r4
40017ae0:	40017ad4 	ldrdmi	r7, [r1], -r4
40017ae4:	40017adc 	ldrdmi	r7, [r1], -ip
40017ae8:	40017adc 	ldrdmi	r7, [r1], -ip
40017aec:	40017ae4 	andmi	r7, r1, r4, ror #21
40017af0:	40017ae4 	andmi	r7, r1, r4, ror #21
40017af4:	40017aec 	andmi	r7, r1, ip, ror #21
40017af8:	40017aec 	andmi	r7, r1, ip, ror #21
40017afc:	40017af4 	strdmi	r7, [r1], -r4
40017b00:	40017af4 	strdmi	r7, [r1], -r4
40017b04:	40017afc 	strdmi	r7, [r1], -ip
40017b08:	40017afc 	strdmi	r7, [r1], -ip
40017b0c:	40017b04 	andmi	r7, r1, r4, lsl #22
40017b10:	40017b04 	andmi	r7, r1, r4, lsl #22
40017b14:	40017b0c 	andmi	r7, r1, ip, lsl #22
40017b18:	40017b0c 	andmi	r7, r1, ip, lsl #22
40017b1c:	40017b14 	andmi	r7, r1, r4, lsl fp
40017b20:	40017b14 	andmi	r7, r1, r4, lsl fp
40017b24:	40017b1c 	andmi	r7, r1, ip, lsl fp
40017b28:	40017b1c 	andmi	r7, r1, ip, lsl fp
40017b2c:	40017b24 	andmi	r7, r1, r4, lsr #22
40017b30:	40017b24 	andmi	r7, r1, r4, lsr #22
40017b34:	40017b2c 	andmi	r7, r1, ip, lsr #22
40017b38:	40017b2c 	andmi	r7, r1, ip, lsr #22

40017b3c <__malloc_sbrk_base>:
40017b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

40017b40 <__malloc_trim_threshold>:
40017b40:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

40017b48 <__ZI_BASE__>:
40017b48:	00000000 	andeq	r0, r0, r0

40017b4c <sd_rd_buffer_flag>:
40017b4c:	00000000 	andeq	r0, r0, r0

40017b50 <sd_wr_buffer_flag>:
40017b50:	00000000 	andeq	r0, r0, r0

40017b54 <sd_tr_flag>:
40017b54:	00000000 	andeq	r0, r0, r0

40017b58 <sd_command_complete_flag>:
40017b58:	00000000 	andeq	r0, r0, r0

40017b5c <value.6721>:
40017b5c:	00000000 	andeq	r0, r0, r0

40017b60 <pLcdFb>:
40017b60:	00000000 	andeq	r0, r0, r0

40017b64 <ArrWinInfo>:
	...

40017c04 <Selected_win>:
40017c04:	00000000 	andeq	r0, r0, r0

40017c08 <Selected_frame>:
	...

40017c10 <Display_frame>:
	...

40017c18 <heap>:
40017c18:	00000000 	andeq	r0, r0, r0

40017c1c <sd_rca>:
40017c1c:	00000000 	andeq	r0, r0, r0

40017c20 <_PathLocale>:
40017c20:	00000000 	andeq	r0, r0, r0

40017c24 <__mlocale_changed>:
40017c24:	00000000 	andeq	r0, r0, r0

40017c28 <__nlocale_changed>:
40017c28:	00000000 	andeq	r0, r0, r0

40017c2c <__malloc_top_pad>:
40017c2c:	00000000 	andeq	r0, r0, r0

40017c30 <__malloc_current_mallinfo>:
	...

40017c58 <__malloc_max_sbrked_mem>:
40017c58:	00000000 	andeq	r0, r0, r0

40017c5c <__malloc_max_total_mem>:
40017c5c:	00000000 	andeq	r0, r0, r0

40017c60 <__ZI_LIMIT__>:
40017c60:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000acc 	andeq	r0, r0, ip, asr #21
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	0000033f 	andeq	r0, r0, pc, lsr r3
      10:	00043001 	andeq	r3, r4, r1
      14:	00031000 	andeq	r1, r3, r0
      18:	00019c00 	andeq	r9, r1, r0, lsl #24
      1c:	00059c40 	andeq	r9, r5, r0, asr #24
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
      2c:	b2080102 	andlt	r0, r8, #-2147483648	; 0x80000000
      30:	02000001 	andeq	r0, r0, #1
      34:	006a0502 	rsbeq	r0, sl, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	0002be07 	andeq	fp, r2, r7, lsl #28
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00746e69 	rsbseq	r6, r4, r9, ror #28
      48:	0d070402 	cfstrseq	mvf0, [r7, #-8]
      4c:	02000002 	andeq	r0, r0, #2
      50:	01050508 	tsteq	r5, r8, lsl #10
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	00020307 	andeq	r0, r2, r7, lsl #6
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	0000010a 	andeq	r0, r0, sl, lsl #2
      64:	74070402 	strvc	r0, [r7], #-1026	; 0xfffffbfe
      68:	04000000 	streq	r0, [r0], #-0
      6c:	07040204 	streq	r0, [r4, -r4, lsl #4]
      70:	00000208 	andeq	r0, r0, r8, lsl #4
      74:	007a0405 	rsbseq	r0, sl, r5, lsl #8
      78:	02060000 	andeq	r0, r6, #0
      7c:	01bb0801 			; <UNDEFINED> instruction: 0x01bb0801
      80:	04050000 	streq	r0, [r5], #-0
      84:	00000088 	andeq	r0, r0, r8, lsl #1
      88:	00007b07 	andeq	r7, r0, r7, lsl #22
      8c:	02200800 	eoreq	r0, r0, #0, 16
      90:	0000f656 	andeq	pc, r0, r6, asr r6	; <UNPREDICTABLE>
      94:	00ed0900 	rsceq	r0, sp, r0, lsl #18
      98:	57020000 	strpl	r0, [r2, -r0]
      9c:	00000048 	andeq	r0, r0, r8, asr #32
      a0:	02380900 	eorseq	r0, r8, #0, 18
      a4:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
      a8:	00000048 	andeq	r0, r0, r8, asr #32
      ac:	04600904 	strbteq	r0, [r0], #-2308	; 0xfffff6fc
      b0:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
      b4:	00000048 	andeq	r0, r0, r8, asr #32
      b8:	04680908 	strbteq	r0, [r8], #-2312	; 0xfffff6f8
      bc:	5a020000 	bpl	800c4 <IRQ_STACK_SIZE+0x780c4>
      c0:	00000048 	andeq	r0, r0, r8, asr #32
      c4:	00d5090c 	sbcseq	r0, r5, ip, lsl #18
      c8:	5b020000 	blpl	800d0 <IRQ_STACK_SIZE+0x780d0>
      cc:	00000048 	andeq	r0, r0, r8, asr #32
      d0:	00dd0910 	sbcseq	r0, sp, r0, lsl r9
      d4:	5c020000 	stcpl	0, cr0, [r2], {-0}
      d8:	00000048 	andeq	r0, r0, r8, asr #32
      dc:	00c50914 	sbceq	r0, r5, r4, lsl r9
      e0:	5d020000 	stcpl	0, cr0, [r2, #-0]
      e4:	00000048 	andeq	r0, r0, r8, asr #32
      e8:	02880918 	addeq	r0, r8, #24, 18	; 0x60000
      ec:	5e020000 	cdppl	0, 0, cr0, cr2, cr0, {0}
      f0:	00000048 	andeq	r0, r0, r8, asr #32
      f4:	7c0a001c 	stcvc	0, cr0, [sl], {28}
      f8:	02000002 	andeq	r0, r0, #2
      fc:	00008d5f 	andeq	r8, r0, pc, asr sp
     100:	00a60b00 	adceq	r0, r6, r0, lsl #22
     104:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
     108:	4000019c 	mulmi	r0, ip, r1
     10c:	0000002c 	andeq	r0, r0, ip, lsr #32
     110:	012a9c01 	teqeq	sl, r1, lsl #24
     114:	b80c0000 	stmdalt	ip, {}	; <UNPREDICTABLE>
     118:	a2400001 	subge	r0, r0, #1
     11c:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
     120:	03055001 	movweq	r5, #20481	; 0x5001
     124:	40016c28 	andmi	r6, r1, r8, lsr #24
     128:	130e0000 	movwne	r0, #57344	; 0xe000
     12c:	01000000 	mrseq	r0, (UNDEF: 0)
     130:	01c80106 	biceq	r0, r8, r6, lsl #2
     134:	00204000 	eoreq	r4, r0, r0
     138:	9c010000 	stcls	0, cr0, [r1], {-0}
     13c:	00000162 	andeq	r0, r0, r2, ror #2
     140:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
     144:	01060100 	mrseq	r0, (UNDEF: 22)
     148:	00000082 	andeq	r0, r0, r2, lsl #1
     14c:	10709102 	rsbsne	r9, r0, r2, lsl #2
     150:	0001e00c 	andeq	lr, r1, ip
     154:	0009a240 	andeq	sl, r9, r0, asr #4
     158:	50010d00 	andpl	r0, r1, r0, lsl #26
     15c:	06709103 	ldrbteq	r9, [r0], -r3, lsl #2
     160:	d10b0000 	mrsle	r0, (UNDEF: 11)
     164:	01000002 	tsteq	r0, r2
     168:	0001e8c3 	andeq	lr, r1, r3, asr #17
     16c:	0000f840 	andeq	pc, r0, r0, asr #16
     170:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
     174:	11000001 	tstne	r0, r1
     178:	00706d74 	rsbseq	r6, r0, r4, ror sp
     17c:	01b4c501 			; <UNDEFINED> instruction: 0x01b4c501
     180:	91020000 	mrsls	r0, (UNDEF: 2)
     184:	02c4125c 	sbceq	r1, r4, #92, 4	; 0xc0000005
     188:	09b44000 	ldmibeq	r4!, {lr}
     18c:	019e0000 	orrseq	r0, lr, r0
     190:	010d0000 	mrseq	r0, (UNDEF: 13)
     194:	6b080251 	blvs	200ae0 <IRQ_STACK_SIZE+0x1f8ae0>
     198:	0150010d 	cmpeq	r0, sp, lsl #2
     19c:	d00c0030 	andle	r0, ip, r0, lsr r0
     1a0:	ca400002 	bgt	10001b0 <STACK_SIZE+0x8001b0>
     1a4:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
     1a8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     1ac:	50010d6b 	andpl	r0, r1, fp, ror #26
     1b0:	00003001 	andeq	r3, r0, r1
     1b4:	00004813 	andeq	r4, r0, r3, lsl r8
     1b8:	04260b00 	strteq	r0, [r6], #-2816	; 0xfffff500
     1bc:	da010000 	ble	401c4 <IRQ_STACK_SIZE+0x381c4>
     1c0:	400002e0 	andmi	r0, r0, r0, ror #5
     1c4:	0000005c 	andeq	r0, r0, ip, asr r0
     1c8:	02149c01 	andseq	r9, r4, #256	; 0x100
     1cc:	10120000 	andsne	r0, r2, r0
     1d0:	b4400003 	strblt	r0, [r0], #-3
     1d4:	e7000009 	str	r0, [r0, -r9]
     1d8:	0d000001 	stceq	0, cr0, [r0, #-4]
     1dc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     1e0:	50010d55 	andpl	r0, r1, r5, asr sp
     1e4:	12003001 	andne	r3, r0, #1
     1e8:	4000031c 	andmi	r0, r0, ip, lsl r3
     1ec:	000009ca 	andeq	r0, r0, sl, asr #19
     1f0:	00000200 	andeq	r0, r0, r0, lsl #4
     1f4:	0251010d 	subseq	r0, r1, #1073741827	; 0x40000003
     1f8:	010d5508 	tsteq	sp, r8, lsl #10
     1fc:	00300150 	eorseq	r0, r0, r0, asr r1
     200:	00032c0c 	andeq	r2, r3, ip, lsl #24
     204:	0009a240 	andeq	sl, r9, r0, asr #4
     208:	50010d00 	andpl	r0, r1, r0, lsl #26
     20c:	6c380305 	ldcvs	3, cr0, [r8], #-20	; 0xffffffec
     210:	00004001 	andeq	r4, r0, r1
     214:	00018e0b 	andeq	r8, r1, fp, lsl #28
     218:	3ce50100 	stfcce	f0, [r5]
     21c:	50400003 	subpl	r0, r0, r3
     220:	01000000 	mrseq	r0, (UNDEF: 0)
     224:	00026f9c 	muleq	r2, ip, pc	; <UNPREDICTABLE>
     228:	03641200 	cmneq	r4, #0, 4
     22c:	09a24000 	stmibeq	r2!, {lr}
     230:	02400000 	subeq	r0, r0, #0
     234:	010d0000 	mrseq	r0, (UNDEF: 13)
     238:	48030550 	stmdami	r3, {r4, r6, r8, sl}
     23c:	0040016c 	subeq	r0, r0, ip, ror #2
     240:	00037012 	andeq	r7, r3, r2, lsl r0
     244:	0009b440 	andeq	fp, r9, r0, asr #8
     248:	00025900 	andeq	r5, r2, r0, lsl #18
     24c:	51010d00 	tstpl	r1, r0, lsl #26
     250:	0d330802 	ldceq	8, cr0, [r3, #-8]!
     254:	30015001 	andcc	r5, r1, r1
     258:	037c0c00 	cmneq	ip, #0, 24
     25c:	09ca4000 	stmibeq	sl, {lr}^
     260:	010d0000 	mrseq	r0, (UNDEF: 13)
     264:	33080251 	movwcc	r0, #33361	; 0x8251
     268:	0150010d 	cmpeq	r0, sp, lsl #2
     26c:	0b000030 	bleq	334 <NOINT+0x274>
     270:	00000307 	andeq	r0, r0, r7, lsl #6
     274:	038cef01 	orreq	lr, ip, #1, 30
     278:	00504000 	subseq	r4, r0, r0
     27c:	9c010000 	stcls	0, cr0, [r1], {-0}
     280:	000002ca 	andeq	r0, r0, sl, asr #5
     284:	0003b412 	andeq	fp, r3, r2, lsl r4
     288:	0009a240 	andeq	sl, r9, r0, asr #4
     28c:	00029b00 	andeq	r9, r2, r0, lsl #22
     290:	50010d00 	andpl	r0, r1, r0, lsl #26
     294:	6c580305 	mrrcvs	3, 0, r0, r8, cr5
     298:	12004001 	andne	r4, r0, #1
     29c:	400003c0 	andmi	r0, r0, r0, asr #7
     2a0:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     2a4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     2a8:	0251010d 	subseq	r0, r1, #1073741827	; 0x40000003
     2ac:	010d3408 	tsteq	sp, r8, lsl #8
     2b0:	00300150 	eorseq	r0, r0, r0, asr r1
     2b4:	0003cc0c 	andeq	ip, r3, ip, lsl #24
     2b8:	0009ca40 	andeq	ip, r9, r0, asr #20
     2bc:	51010d00 	tstpl	r1, r0, lsl #26
     2c0:	0d340802 	ldceq	8, cr0, [r4, #-8]!
     2c4:	30015001 	andcc	r5, r1, r1
     2c8:	1b0b0000 	blne	2c02d0 <IRQ_STACK_SIZE+0x2b82d0>
     2cc:	01000004 	tsteq	r0, r4
     2d0:	0003dcf9 	strdeq	sp, [r3], -r9
     2d4:	00007c40 	andeq	r7, r0, r0, asr #24
     2d8:	2c9c0100 	ldfcss	f0, [ip], {0}
     2dc:	14000003 	strne	r0, [r0], #-3
     2e0:	000000a0 	andeq	r0, r0, r0, lsr #1
     2e4:	0041fb01 	subeq	pc, r1, r1, lsl #22
     2e8:	03050000 	movweq	r0, #20480	; 0x5000
     2ec:	40017b5c 	andmi	r7, r1, ip, asr fp
     2f0:	00041412 	andeq	r1, r4, r2, lsl r4
     2f4:	0009b440 	andeq	fp, r9, r0, asr #8
     2f8:	00030900 	andeq	r0, r3, r0, lsl #18
     2fc:	51010d00 	tstpl	r1, r0, lsl #26
     300:	0d450802 	stcleq	8, cr0, [r5, #-8]
     304:	30015001 	andcc	r5, r1, r1
     308:	04201200 	strteq	r1, [r0], #-512	; 0xfffffe00
     30c:	09ca4000 	stmibeq	sl, {lr}^
     310:	03220000 	teqeq	r2, #0
     314:	010d0000 	mrseq	r0, (UNDEF: 13)
     318:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
     31c:	0150010d 	cmpeq	r0, sp, lsl #2
     320:	28150030 	ldmdacs	r5, {r4, r5}
     324:	e0400004 	sub	r0, r0, r4
     328:	00000009 	andeq	r0, r0, r9
     32c:	00011316 	andeq	r1, r1, r6, lsl r3
     330:	010c0100 	mrseq	r0, (UNDEF: 28)
     334:	00000041 	andeq	r0, r0, r1, asr #32
     338:	40000458 	andmi	r0, r0, r8, asr r4
     33c:	00000024 	andeq	r0, r0, r4, lsr #32
     340:	03739c01 	cmneq	r3, #256	; 0x100
     344:	72170000 	andsvc	r0, r7, #0
     348:	01007365 	tsteq	r0, r5, ror #6
     34c:	0041010f 	subeq	r0, r1, pc, lsl #2
     350:	70120000 	andsvc	r0, r2, r0
     354:	a2400004 	subge	r0, r0, #4
     358:	69000009 	stmdbvs	r0, {r0, r3}
     35c:	0d000003 	stceq	0, cr0, [r0, #-12]
     360:	03055001 	movweq	r5, #20481	; 0x5001
     364:	40016c68 	andmi	r6, r1, r8, ror #24
     368:	047c1800 	ldrbteq	r1, [ip], #-2048	; 0xfffff800
     36c:	09f14000 	ldmibeq	r1!, {lr}^
     370:	16000000 	strne	r0, [r0], -r0
     374:	00000407 	andeq	r0, r0, r7, lsl #8
     378:	7b011301 	blvc	44f84 <IRQ_STACK_SIZE+0x3cf84>
     37c:	7c000000 	stcvc	0, cr0, [r0], {-0}
     380:	24400004 	strbcs	r0, [r0], #-4
     384:	01000000 	mrseq	r0, (UNDEF: 0)
     388:	0003ba9c 	muleq	r3, ip, sl
     38c:	65721700 	ldrbvs	r1, [r2, #-1792]!	; 0xfffff900
     390:	16010073 			; <UNDEFINED> instruction: 0x16010073
     394:	00007b01 	andeq	r7, r0, r1, lsl #22
     398:	04941200 	ldreq	r1, [r4], #512	; 0x200
     39c:	09a24000 	stmibeq	r2!, {lr}
     3a0:	03b00000 	movseq	r0, #0
     3a4:	010d0000 	mrseq	r0, (UNDEF: 13)
     3a8:	80030550 	andhi	r0, r3, r0, asr r5
     3ac:	0040016c 	subeq	r0, r0, ip, ror #2
     3b0:	0004a018 	andeq	sl, r4, r8, lsl r0
     3b4:	0009fc40 	andeq	pc, r9, r0, asr #24
     3b8:	8c0e0000 	stchi	0, cr0, [lr], {-0}
     3bc:	01000000 	mrseq	r0, (UNDEF: 0)
     3c0:	04a0011a 	strteq	r0, [r0], #282	; 0x11a
     3c4:	00244000 	eoreq	r4, r4, r0
     3c8:	9c010000 	stcls	0, cr0, [r1], {-0}
     3cc:	000003f1 	strdeq	r0, [r0], -r1
     3d0:	0004b812 	andeq	fp, r4, r2, lsl r8
     3d4:	0009a240 	andeq	sl, r9, r0, asr #4
     3d8:	0003e700 	andeq	lr, r3, r0, lsl #14
     3dc:	50010d00 	andpl	r0, r1, r0, lsl #26
     3e0:	6c980305 	ldcvs	3, cr0, [r8], {5}
     3e4:	18004001 	stmdane	r0, {r0, lr}
     3e8:	400004c4 	andmi	r0, r0, r4, asr #9
     3ec:	00000a07 	andeq	r0, r0, r7, lsl #20
     3f0:	02260e00 	eoreq	r0, r6, #0, 28
     3f4:	20010000 	andcs	r0, r1, r0
     3f8:	0004c401 	andeq	ip, r4, r1, lsl #8
     3fc:	00000440 	andeq	r0, r0, r0, asr #8
     400:	529c0100 	addspl	r0, ip, #0, 2
     404:	19000004 	stmdbne	r0, {r2}
     408:	20010078 	andcs	r0, r1, r8, ror r0
     40c:	00004101 	andeq	r4, r0, r1, lsl #2
     410:	00000000 	andeq	r0, r0, r0
     414:	00791900 	rsbseq	r1, r9, r0, lsl #18
     418:	41012001 	tstmi	r1, r1
     41c:	21000000 	mrscs	r0, (UNDEF: 0)
     420:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     424:	01007066 	tsteq	r0, r6, rrx
     428:	04520120 	ldrbeq	r0, [r2], #-288	; 0xfffffee0
     42c:	00420000 	subeq	r0, r2, r0
     430:	c81a0000 	ldmdagt	sl, {}	; <UNPREDICTABLE>
     434:	0e400004 	cdpeq	0, 4, cr0, cr0, cr4, {0}
     438:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
     43c:	f3035201 	vhsub.u8	d5, d3, d1
     440:	010d5201 	tsteq	sp, r1, lsl #4
     444:	01f30351 	mvnseq	r0, r1, asr r3
     448:	50010d51 	andpl	r0, r1, r1, asr sp
     44c:	5001f303 	andpl	pc, r1, r3, lsl #6
     450:	04050000 	streq	r0, [r5], #-0
     454:	00000458 	andeq	r0, r0, r8, asr r4
     458:	00003a07 	andeq	r3, r0, r7, lsl #20
     45c:	01dc0e00 	bicseq	r0, ip, r0, lsl #28
     460:	26010000 	strcs	r0, [r1], -r0
     464:	0004c801 	andeq	ip, r4, r1, lsl #16
     468:	00002440 	andeq	r2, r0, r0, asr #8
     46c:	949c0100 	ldrls	r0, [ip], #256	; 0x100
     470:	12000004 	andne	r0, r0, #4
     474:	400004e0 	andmi	r0, r0, r0, ror #9
     478:	000009a2 	andeq	r0, r0, r2, lsr #19
     47c:	0000048a 	andeq	r0, r0, sl, lsl #9
     480:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
     484:	016cb003 	cmneq	ip, r3
     488:	ec180040 	ldc	0, cr0, [r8], {64}	; 0x40
     48c:	29400004 	stmdbcs	r0, {r2}^
     490:	0000000a 	andeq	r0, r0, sl
     494:	0001580e 	andeq	r5, r1, lr, lsl #16
     498:	012c0100 	teqeq	ip, r0, lsl #2
     49c:	400004ec 	andmi	r0, r0, ip, ror #9
     4a0:	00000024 	andeq	r0, r0, r4, lsr #32
     4a4:	04cb9c01 	strbeq	r9, [fp], #3073	; 0xc01
     4a8:	04120000 	ldreq	r0, [r2], #-0
     4ac:	a2400005 	subge	r0, r0, #5
     4b0:	c1000009 	tstgt	r0, r9
     4b4:	0d000004 	stceq	0, cr0, [r0, #-16]
     4b8:	03055001 	movweq	r5, #20481	; 0x5001
     4bc:	40016cd0 	ldrdmi	r6, [r1], -r0
     4c0:	05101800 	ldreq	r1, [r0, #-2048]	; 0xfffff800
     4c4:	0a304000 	beq	c104cc <STACK_SIZE+0x4104cc>
     4c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     4cc:	000001a4 	andeq	r0, r0, r4, lsr #3
     4d0:	10013201 	andne	r3, r1, r1, lsl #4
     4d4:	24400005 	strbcs	r0, [r0], #-5
     4d8:	01000000 	mrseq	r0, (UNDEF: 0)
     4dc:	0005029c 	muleq	r5, ip, r2
     4e0:	05281200 	streq	r1, [r8, #-512]!	; 0xfffffe00
     4e4:	09a24000 	stmibeq	r2!, {lr}
     4e8:	04f80000 	ldrbteq	r0, [r8], #0
     4ec:	010d0000 	mrseq	r0, (UNDEF: 13)
     4f0:	ec030550 	cfstr32	mvfx0, [r3], {80}	; 0x50
     4f4:	0040016c 	subeq	r0, r0, ip, ror #2
     4f8:	00053418 	andeq	r3, r5, r8, lsl r4
     4fc:	000a3b40 	andeq	r3, sl, r0, asr #22
     500:	910e0000 	mrsls	r0, (UNDEF: 14)
     504:	01000002 	tsteq	r0, r2
     508:	05340138 	ldreq	r0, [r4, #-312]!	; 0xfffffec8
     50c:	003c4000 	eorseq	r4, ip, r0
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000058f 	andeq	r0, r0, pc, lsl #11
     518:	00646919 	rsbeq	r6, r4, r9, lsl r9
     51c:	41013801 	tstmi	r1, r1, lsl #16
     520:	63000000 	movwvs	r0, #0
     524:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     528:	01006e65 	tsteq	r0, r5, ror #28
     52c:	00410138 	subeq	r0, r1, r8, lsr r1
     530:	009a0000 	addseq	r0, sl, r0
     534:	e51b0000 	ldr	r0, [fp, #-0]
     538:	01000000 	mrseq	r0, (UNDEF: 0)
     53c:	058f0138 	streq	r0, [pc, #312]	; 67c <ABORT_STACK_SIZE+0x27c>
     540:	00d10000 	sbcseq	r0, r1, r0
     544:	721c0000 	andsvc	r0, ip, #0
     548:	01000001 	tsteq	r0, r1
     54c:	0041013b 	subeq	r0, r1, fp, lsr r1
     550:	05580000 	ldrbeq	r0, [r8, #-0]
     554:	00100000 	andseq	r0, r0, r0
     558:	00055812 	andeq	r5, r5, r2, lsl r8
     55c:	0009a240 	andeq	sl, r9, r0, asr #4
     560:	00056f00 	andeq	r6, r5, r0, lsl #30
     564:	50010d00 	andpl	r0, r1, r0, lsl #26
     568:	6cfc0305 	ldclvs	3, cr0, [ip], #20
     56c:	1a004001 	bne	10578 <IRQ_STACK_SIZE+0x8578>
     570:	40000570 	andmi	r0, r0, r0, ror r5
     574:	00000a42 	andeq	r0, r0, r2, asr #20
     578:	0352010d 	cmpeq	r2, #1073741827	; 0x40000003
     57c:	0d5201f3 	ldfeqe	f0, [r2, #-972]	; 0xfffffc34
     580:	f3035101 	vrhadd.u8	d5, d3, d1
     584:	010d5101 	tsteq	sp, r1, lsl #2
     588:	01f30350 	mvnseq	r0, r0, asr r3
     58c:	05000050 	streq	r0, [r0, #-80]	; 0xffffffb0
     590:	0000f604 	andeq	pc, r0, r4, lsl #12
     594:	01c00e00 	biceq	r0, r0, r0, lsl #28
     598:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
     59c:	00057001 	andeq	r7, r5, r1
     5a0:	00002c40 	andeq	r2, r0, r0, asr #24
     5a4:	e49c0100 	ldr	r0, [ip], #256	; 0x100
     5a8:	1b000005 	blne	5c4 <ABORT_STACK_SIZE+0x1c4>
     5ac:	00000339 	andeq	r0, r0, r9, lsr r3
     5b0:	41013e01 	tstmi	r1, r1, lsl #28
     5b4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5b8:	12000001 	andne	r0, r0, #1
     5bc:	4000058c 	andmi	r0, r0, ip, lsl #11
     5c0:	000009a2 	andeq	r0, r0, r2, lsr #19
     5c4:	000005d2 	ldrdeq	r0, [r0], -r2
     5c8:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
     5cc:	016d1003 	cmneq	sp, r3
     5d0:	9c1a0040 	ldcls	0, cr0, [sl], {64}	; 0x40
     5d4:	54400005 	strbpl	r0, [r0], #-5
     5d8:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
     5dc:	f3035001 	vhadd.u8	d5, d3, d1
     5e0:	00005001 	andeq	r5, r0, r1
     5e4:	0000000e 	andeq	r0, r0, lr
     5e8:	01440100 	mrseq	r0, (UNDEF: 84)
     5ec:	4000059c 	mulmi	r0, ip, r5
     5f0:	00000024 	andeq	r0, r0, r4, lsr #32
     5f4:	061b9c01 	ldreq	r9, [fp], -r1, lsl #24
     5f8:	b4120000 	ldrlt	r0, [r2], #-0
     5fc:	a2400005 	subge	r0, r0, #5
     600:	11000009 	tstne	r0, r9
     604:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
     608:	03055001 	movweq	r5, #20481	; 0x5001
     60c:	40016d30 	andmi	r6, r1, r0, lsr sp
     610:	05c01800 	strbeq	r1, [r0, #2048]	; 0x800
     614:	0a654000 	beq	195061c <STACK_SIZE+0x115061c>
     618:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     61c:	00000048 	andeq	r0, r0, r8, asr #32
     620:	c0014a01 	andgt	r4, r1, r1, lsl #20
     624:	34400005 	strbcc	r0, [r0], #-5
     628:	01000000 	mrseq	r0, (UNDEF: 0)
     62c:	0006819c 	muleq	r6, ip, r1
     630:	02da1b00 	sbcseq	r1, sl, #0, 22
     634:	4a010000 	bmi	4063c <IRQ_STACK_SIZE+0x3863c>
     638:	00004101 	andeq	r4, r0, r1, lsl #2
     63c:	00013f00 	andeq	r3, r1, r0, lsl #30
     640:	02b61b00 	adcseq	r1, r6, #0, 22
     644:	4a010000 	bmi	4064c <IRQ_STACK_SIZE+0x3864c>
     648:	00004101 	andeq	r4, r0, r1, lsl #2
     64c:	00017600 	andeq	r7, r1, r0, lsl #12
     650:	05e01200 	strbeq	r1, [r0, #512]!	; 0x200
     654:	09a24000 	stmibeq	r2!, {lr}
     658:	06680000 	strbteq	r0, [r8], -r0
     65c:	010d0000 	mrseq	r0, (UNDEF: 13)
     660:	48030550 	stmdami	r3, {r4, r6, r8, sl}
     664:	0040016d 	subeq	r0, r0, sp, ror #2
     668:	0005f41a 	andeq	pc, r5, sl, lsl r4	; <UNPREDICTABLE>
     66c:	000a6c40 	andeq	r6, sl, r0, asr #24
     670:	51010d00 	tstpl	r1, r0, lsl #26
     674:	5101f303 	tstpl	r1, r3, lsl #6
     678:	0350010d 	cmpeq	r0, #1073741827	; 0x40000003
     67c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     680:	01330e00 	teqeq	r3, r0, lsl #28
     684:	50010000 	andpl	r0, r1, r0
     688:	0005f401 	andeq	pc, r5, r1, lsl #8
     68c:	00003440 	andeq	r3, r0, r0, asr #8
     690:	e79c0100 	ldr	r0, [ip, r0, lsl #2]
     694:	1b000006 	blne	6b4 <ABORT_STACK_SIZE+0x2b4>
     698:	000002da 	ldrdeq	r0, [r0], -sl
     69c:	41015001 	tstmi	r1, r1
     6a0:	ad000000 	stcge	0, cr0, [r0, #-0]
     6a4:	1b000001 	blne	6b0 <ABORT_STACK_SIZE+0x2b0>
     6a8:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
     6ac:	41015001 	tstmi	r1, r1
     6b0:	e4000000 	str	r0, [r0], #-0
     6b4:	12000001 	andne	r0, r0, #1
     6b8:	40000614 	andmi	r0, r0, r4, lsl r6
     6bc:	000009a2 	andeq	r0, r0, r2, lsr #19
     6c0:	000006ce 	andeq	r0, r0, lr, asr #13
     6c4:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
     6c8:	016d6c03 	cmneq	sp, r3, lsl #24
     6cc:	281a0040 	ldmdacs	sl, {r6}
     6d0:	82400006 	subhi	r0, r0, #6
     6d4:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
     6d8:	f3035101 	vrhadd.u8	d5, d3, d1
     6dc:	010d5101 	tsteq	sp, r1, lsl #2
     6e0:	01f30350 	mvnseq	r0, r0, asr r3
     6e4:	16000050 			; <UNDEFINED> instruction: 0x16000050
     6e8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     6ec:	7b015601 	blvc	55ef8 <IRQ_STACK_SIZE+0x4def8>
     6f0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     6f4:	04400006 	strbeq	r0, [r0], #-6
     6f8:	01000000 	mrseq	r0, (UNDEF: 0)
     6fc:	00070b9c 	muleq	r7, ip, fp
     700:	062c1800 	strteq	r1, [ip], -r0, lsl #16
     704:	0a984000 	beq	fe61070c <IRQ_STACK_BASE+0xba61070c>
     708:	0b000000 	bleq	710 <ABORT_STACK_SIZE+0x310>
     70c:	0000026e 	andeq	r0, r0, lr, ror #4
     710:	062c0301 	strteq	r0, [ip], -r1, lsl #6
     714:	00384000 	eorseq	r4, r8, r0
     718:	9c010000 	stcls	0, cr0, [r1], {-0}
     71c:	00000776 	andeq	r0, r0, r6, ror r7
     720:	0002a31d 	andeq	sl, r2, sp, lsl r3
     724:	48030100 	stmdami	r3, {r8}
     728:	1b000000 	blne	730 <ABORT_STACK_SIZE+0x330>
     72c:	1d000002 	stcne	0, cr0, [r0, #-8]
     730:	0000028c 	andeq	r0, r0, ip, lsl #5
     734:	00480301 	subeq	r0, r8, r1, lsl #6
     738:	02390000 	eorseq	r0, r9, #0
     73c:	50120000 	andspl	r0, r2, r0
     740:	a2400006 	subge	r0, r0, #6
     744:	62000009 	andvs	r0, r0, #9
     748:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
     74c:	f3035201 	vhsub.u8	d5, d3, d1
     750:	010d5101 	tsteq	sp, r1, lsl #2
     754:	00740251 	rsbseq	r0, r4, r1, asr r2
     758:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
     75c:	016d9403 	cmneq	sp, r3, lsl #8
     760:	600c0040 	andvs	r0, ip, r0, asr #32
     764:	a2400006 	subge	r0, r0, #6
     768:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
     76c:	03055001 	movweq	r5, #20481	; 0x5001
     770:	40016db8 			; <UNDEFINED> instruction: 0x40016db8
     774:	7d0b0000 	stcvc	0, cr0, [fp, #-0]
     778:	01000000 	mrseq	r0, (UNDEF: 0)
     77c:	0006640a 	andeq	r6, r6, sl, lsl #8
     780:	00007440 	andeq	r7, r0, r0, asr #8
     784:	4d9c0100 	ldfmis	f0, [ip]
     788:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
     78c:	000002a3 	andeq	r0, r0, r3, lsr #5
     790:	00480a01 	subeq	r0, r8, r1, lsl #20
     794:	02650000 	rsbeq	r0, r5, #0
     798:	8c1d0000 	ldchi	0, cr0, [sp], {-0}
     79c:	01000002 	tsteq	r0, r2
     7a0:	0000480a 	andeq	r4, r0, sl, lsl #16
     7a4:	00029100 	andeq	r9, r2, r0, lsl #2
     7a8:	00721e00 	rsbseq	r1, r2, r0, lsl #28
     7ac:	00480c01 	subeq	r0, r8, r1, lsl #24
     7b0:	02bd0000 	adcseq	r0, sp, #0
     7b4:	641e0000 	ldrvs	r0, [lr], #-0
     7b8:	480c0100 	stmdami	ip, {r8}
     7bc:	f3000000 	vhadd.u8	d0, d0, d0
     7c0:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
     7c4:	0c010073 	stceq	0, cr0, [r1], {115}	; 0x73
     7c8:	00000048 	andeq	r0, r0, r8, asr #32
     7cc:	0000030c 	andeq	r0, r0, ip, lsl #6
     7d0:	0100771e 	tsteq	r0, lr, lsl r7
     7d4:	0000480c 	andeq	r4, r0, ip, lsl #16
     7d8:	00032500 	andeq	r2, r3, r0, lsl #10
     7dc:	64731e00 	ldrbtvs	r1, [r3], #-3584	; 0xfffff200
     7e0:	480c0100 	stmdami	ip, {r8}
     7e4:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     7e8:	12000003 	andne	r0, r0, #3
     7ec:	4000068c 	andmi	r0, r0, ip, lsl #13
     7f0:	000009a2 	andeq	r0, r0, r2, lsr #19
     7f4:	00000810 	andeq	r0, r0, r0, lsl r8
     7f8:	0352010d 	cmpeq	r2, #1073741827	; 0x40000003
     7fc:	0d5101f3 	ldfeqe	f0, [r1, #-972]	; 0xfffffc34
     800:	f3035101 	vrhadd.u8	d5, d3, d1
     804:	010d5001 	tsteq	sp, r1
     808:	d4030550 	strle	r0, [r3], #-1360	; 0xfffffab0
     80c:	0040016d 	subeq	r0, r0, sp, ror #2
     810:	00069015 	andeq	r9, r6, r5, lsl r0
     814:	000aa340 	andeq	sl, sl, r0, asr #6
     818:	06a01200 	strteq	r1, [r0], r0, lsl #4
     81c:	09a24000 	stmibeq	r2!, {lr}
     820:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
     824:	010d0000 	mrseq	r0, (UNDEF: 13)
     828:	f8030550 			; <UNDEFINED> instruction: 0xf8030550
     82c:	0040016d 	subeq	r0, r0, sp, ror #2
     830:	0006a415 	andeq	sl, r6, r5, lsl r4
     834:	000aae40 	andeq	sl, sl, r0, asr #28
     838:	06d00c00 	ldrbeq	r0, [r0], r0, lsl #24
     83c:	09a24000 	stmibeq	r2!, {lr}
     840:	010d0000 	mrseq	r0, (UNDEF: 13)
     844:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
     848:	0040016e 	subeq	r0, r0, lr, ror #2
     84c:	03f80b00 	mvnseq	r0, #0, 22
     850:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     854:	400006d8 	ldrdmi	r0, [r0], -r8
     858:	00000060 	andeq	r0, r0, r0, rrx
     85c:	090a9c01 	stmdbeq	sl, {r0, sl, fp, ip, pc}
     860:	a31d0000 	tstge	sp, #0
     864:	01000002 	tsteq	r0, r2
     868:	0000481e 	andeq	r4, r0, lr, lsl r8
     86c:	00036d00 	andeq	r6, r3, r0, lsl #26
     870:	028c1d00 	addeq	r1, ip, #0, 26
     874:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     878:	00000048 	andeq	r0, r0, r8, asr #32
     87c:	00000399 	muleq	r0, r9, r3
     880:	0100721e 	tsteq	r0, lr, lsl r2
     884:	00004820 	andeq	r4, r0, r0, lsr #16
     888:	0003c500 	andeq	ip, r3, r0, lsl #10
     88c:	00731e00 	rsbseq	r1, r3, r0, lsl #28
     890:	00482001 	subeq	r2, r8, r1
     894:	03e30000 	mvneq	r0, #0
     898:	731e0000 	tstvc	lr, #0
     89c:	20010064 	andcs	r0, r1, r4, rrx
     8a0:	00000048 	andeq	r0, r0, r8, asr #32
     8a4:	000003fc 	strdeq	r0, [r0], -ip
     8a8:	0006fc12 	andeq	pc, r6, r2, lsl ip	; <UNPREDICTABLE>
     8ac:	0009a240 	andeq	sl, r9, r0, asr #4
     8b0:	0008cd00 	andeq	ip, r8, r0, lsl #26
     8b4:	52010d00 	andpl	r0, r1, #0, 26
     8b8:	5101f303 	tstpl	r1, r3, lsl #6
     8bc:	0351010d 	cmpeq	r1, #1073741827	; 0x40000003
     8c0:	0d5001f3 	ldfeqe	f0, [r0, #-972]	; 0xfffffc34
     8c4:	03055001 	movweq	r5, #20481	; 0x5001
     8c8:	40016e60 	andmi	r6, r1, r0, ror #28
     8cc:	07001500 	streq	r1, [r0, -r0, lsl #10]
     8d0:	0ab94000 	beq	fee508d8 <IRQ_STACK_BASE+0xbae508d8>
     8d4:	10120000 	andsne	r0, r2, r0
     8d8:	a2400007 	subge	r0, r0, #7
     8dc:	ed000009 	stc	0, cr0, [r0, #-36]	; 0xffffffdc
     8e0:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
     8e4:	03055001 	movweq	r5, #20481	; 0x5001
     8e8:	40016e84 	andmi	r6, r1, r4, lsl #29
     8ec:	07141500 	ldreq	r1, [r4, -r0, lsl #10]
     8f0:	0ac44000 	beq	ff1108f8 <IRQ_STACK_BASE+0xbb1108f8>
     8f4:	340c0000 	strcc	r0, [ip], #-0
     8f8:	a2400007 	subge	r0, r0, #7
     8fc:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
     900:	03055001 	movweq	r5, #20481	; 0x5001
     904:	40016ea0 	andmi	r6, r1, r0, lsr #29
     908:	741f0000 	ldrvc	r0, [pc], #-0	; 910 <ABORT_STACK_SIZE+0x510>
     90c:	1a000000 	bne	914 <ABORT_STACK_SIZE+0x514>
     910:	20000009 	andcs	r0, r0, r9
     914:	00000064 	andeq	r0, r0, r4, rrx
     918:	83210077 	teqhi	r1, #119	; 0x77
     91c:	01000001 	tsteq	r0, r1
     920:	00090a3c 	andeq	r0, r9, ip, lsr sl
     924:	c8030500 	stmdagt	r3, {r8, sl}
     928:	2140016f 	cmpcs	r0, pc, ror #2
     92c:	000002e1 	andeq	r0, r0, r1, ror #5
     930:	01b4bd01 			; <UNDEFINED> instruction: 0x01b4bd01
     934:	03050000 	movweq	r0, #20480	; 0x5000
     938:	40017b48 	andmi	r7, r1, r8, asr #22
     93c:	00025521 	andeq	r5, r2, r1, lsr #10
     940:	b4be0100 	ldrtlt	r0, [lr], #256	; 0x100
     944:	05000001 	streq	r0, [r0, #-1]
     948:	017b5803 	cmneq	fp, r3, lsl #16
     94c:	00242140 	eoreq	r2, r4, r0, asr #2
     950:	bf010000 	svclt	0x00010000
     954:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     958:	7b4c0305 	blvc	1301574 <STACK_SIZE+0xb01574>
     95c:	36214001 	strtcc	r4, [r1], -r1
     960:	01000000 	mrseq	r0, (UNDEF: 0)
     964:	0001b4c0 	andeq	fp, r1, r0, asr #9
     968:	50030500 	andpl	r0, r3, r0, lsl #10
     96c:	2140017b 	hvccs	27
     970:	00000128 	andeq	r0, r0, r8, lsr #2
     974:	01b4c101 			; <UNDEFINED> instruction: 0x01b4c101
     978:	03050000 	movweq	r0, #20480	; 0x5000
     97c:	40017b54 	andmi	r7, r1, r4, asr fp
     980:	00006b1f 	andeq	r6, r0, pc, lsl fp
     984:	00099000 	andeq	r9, r9, r0
     988:	00642000 	rsbeq	r2, r4, r0
     98c:	000d0000 	andeq	r0, sp, r0
     990:	00021a22 	andeq	r1, r2, r2, lsr #20
     994:	015b0100 	cmpeq	fp, r0, lsl #2
     998:	00000980 	andeq	r0, r0, r0, lsl #19
     99c:	6f900305 	svcvs	0x00900305
     9a0:	97234001 	strls	r4, [r3, -r1]!
     9a4:	02000001 	andeq	r0, r0, #1
     9a8:	0009b422 	andeq	fp, r9, r2, lsr #8
     9ac:	00822400 	addeq	r2, r2, r0, lsl #8
     9b0:	00100000 	andseq	r0, r0, r0
     9b4:	00023d23 	andeq	r3, r2, r3, lsr #26
     9b8:	ca470200 	bgt	11c11c0 <STACK_SIZE+0x9c11c0>
     9bc:	24000009 	strcs	r0, [r0], #-9
     9c0:	00000041 	andeq	r0, r0, r1, asr #32
     9c4:	00004124 	andeq	r4, r0, r4, lsr #2
     9c8:	a8230000 	stmdage	r3!, {}	; <UNPREDICTABLE>
     9cc:	02000002 	andeq	r0, r0, #2
     9d0:	0009e04a 	andeq	lr, r9, sl, asr #32
     9d4:	00412400 	subeq	r2, r1, r0, lsl #8
     9d8:	41240000 	teqmi	r4, r0
     9dc:	00000000 	andeq	r0, r0, r0
     9e0:	0001f723 	andeq	pc, r1, r3, lsr #14
     9e4:	f1190200 			; <UNDEFINED> instruction: 0xf1190200
     9e8:	24000009 	strcs	r0, [r0], #-9
     9ec:	00000041 	andeq	r0, r0, r1, asr #32
     9f0:	01182500 	tsteq	r8, r0, lsl #10
     9f4:	25020000 	strcs	r0, [r2, #-0]
     9f8:	00000041 	andeq	r0, r0, r1, asr #32
     9fc:	00040c25 	andeq	r0, r4, r5, lsr #24
     a00:	7b230200 	blvc	8c1208 <STACK_SIZE+0xc1208>
     a04:	26000000 	strcs	r0, [r0], -r0
     a08:	00000091 	muleq	r0, r1, r0
     a0c:	2b237902 	blcs	8dee1c <STACK_SIZE+0xdee1c>
     a10:	02000002 	andeq	r0, r0, #2
     a14:	000a297c 	andeq	r2, sl, ip, ror r9
     a18:	00412400 	subeq	r2, r1, r0, lsl #8
     a1c:	41240000 	teqmi	r4, r0
     a20:	24000000 	strcs	r0, [r0], #-0
     a24:	00000452 	andeq	r0, r0, r2, asr r4
     a28:	01e12600 	mvneq	r2, r0, lsl #12
     a2c:	3b020000 	blcc	80a34 <IRQ_STACK_SIZE+0x78a34>
     a30:	00015d25 	andeq	r5, r1, r5, lsr #26
     a34:	413c0200 	teqmi	ip, r0, lsl #4
     a38:	26000000 	strcs	r0, [r0], -r0
     a3c:	000001a9 	andeq	r0, r0, r9, lsr #3
     a40:	721c7402 	andsvc	r7, ip, #33554432	; 0x2000000
     a44:	01000001 	tsteq	r0, r1
     a48:	0041013b 	subeq	r0, r1, fp, lsr r1
     a4c:	0a540000 	beq	1500a54 <STACK_SIZE+0xd00a54>
     a50:	00100000 	andseq	r0, r0, r0
     a54:	0001c523 	andeq	ip, r1, r3, lsr #10
     a58:	65810200 	strvs	r0, [r1, #512]	; 0x200
     a5c:	2400000a 	strcs	r0, [r0], #-10
     a60:	00000041 	andeq	r0, r0, r1, asr #32
     a64:	00052600 	andeq	r2, r5, r0, lsl #12
     a68:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     a6c:	00004d23 	andeq	r4, r0, r3, lsr #26
     a70:	827d0200 	rsbshi	r0, sp, #0, 4
     a74:	2400000a 	strcs	r0, [r0], #-10
     a78:	00000041 	andeq	r0, r0, r1, asr #32
     a7c:	00004124 	andeq	r4, r0, r4, lsr #2
     a80:	38230000 	stmdacc	r3!, {}	; <UNPREDICTABLE>
     a84:	02000001 	andeq	r0, r0, #1
     a88:	000a987e 	andeq	r9, sl, lr, ror r8
     a8c:	00412400 	subeq	r2, r1, r0, lsl #8
     a90:	41240000 	teqmi	r4, r0
     a94:	00000000 	andeq	r0, r0, r0
     a98:	0002f525 	andeq	pc, r2, r5, lsr #10
     a9c:	7b240200 	blvc	9012a4 <STACK_SIZE+0x1012a4>
     aa0:	25000000 	strcs	r0, [r0, #-0]
     aa4:	000000f2 	strdeq	r0, [r0], -r2
     aa8:	00482c02 	subeq	r2, r8, r2, lsl #24
     aac:	3c250000 	stccc	0, cr0, [r5], #-0
     ab0:	02000004 	andeq	r0, r0, #4
     ab4:	0000482b 	andeq	r4, r0, fp, lsr #16
     ab8:	00b22500 	adcseq	r2, r2, r0, lsl #10
     abc:	2a020000 	bcs	80ac4 <IRQ_STACK_SIZE+0x78ac4>
     ac0:	00000048 	andeq	r0, r0, r8, asr #32
     ac4:	00044e25 	andeq	r4, r4, r5, lsr #28
     ac8:	48290200 	stmdami	r9!, {r9}
     acc:	00000000 	andeq	r0, r0, r0
     ad0:	00001621 	andeq	r1, r0, r1, lsr #12
     ad4:	02130004 	andseq	r0, r3, #4
     ad8:	01040000 	mrseq	r0, (UNDEF: 4)
     adc:	0000033f 	andeq	r0, r0, pc, lsr r3
     ae0:	0005fb01 	andeq	pc, r5, r1, lsl #22
     ae4:	00031000 	andeq	r1, r3, r0
     ae8:	00073800 	andeq	r3, r7, r0, lsl #16
     aec:	00184440 	andseq	r4, r8, r0, asr #8
     af0:	00011f00 	andeq	r1, r1, r0, lsl #30
     af4:	06db0200 	ldrbeq	r0, [fp], r0, lsl #4
     af8:	50010000 	andpl	r0, r1, r0
     afc:	00003c01 	andeq	r3, r0, r1, lsl #24
     b00:	61700300 	cmnvs	r0, r0, lsl #6
     b04:	3c500100 	ldfcce	f0, [r0], {-0}
     b08:	00000000 	andeq	r0, r0, r0
     b0c:	0d070404 	cfstrseq	mvf0, [r7, #-16]
     b10:	02000002 	andeq	r0, r0, #2
     b14:	00000562 	andeq	r0, r0, r2, ror #10
     b18:	5a016401 	bpl	59b24 <IRQ_STACK_SIZE+0x51b24>
     b1c:	03000000 	movweq	r0, #0
     b20:	01006170 	tsteq	r0, r0, ror r1
     b24:	00003c64 	andeq	r3, r0, r4, ror #24
     b28:	ec020000 	stc	0, cr0, [r2], {-0}
     b2c:	01000004 	tsteq	r0, r4
     b30:	0071017e 	rsbseq	r0, r1, lr, ror r1
     b34:	70030000 	andvc	r0, r3, r0
     b38:	7e010061 	cdpvc	0, 0, cr0, cr1, cr1, {3}
     b3c:	0000003c 	andeq	r0, r0, ip, lsr r0
     b40:	07320200 	ldreq	r0, [r2, -r0, lsl #4]!
     b44:	91010000 	mrsls	r0, (UNDEF: 1)
     b48:	0000c901 	andeq	ip, r0, r1, lsl #18
     b4c:	05410500 	strbeq	r0, [r1, #-1280]	; 0xfffffb00
     b50:	91010000 	mrsls	r0, (UNDEF: 1)
     b54:	0000003c 	andeq	r0, r0, ip, lsr r0
     b58:	00058705 	andeq	r8, r5, r5, lsl #14
     b5c:	3c910100 	ldfccs	f0, [r1], {0}
     b60:	05000000 	streq	r0, [r0, #-0]
     b64:	00000698 	muleq	r0, r8, r6
     b68:	003c9101 	eorseq	r9, ip, r1, lsl #2
     b6c:	82050000 	andhi	r0, r5, #0
     b70:	01000005 	tsteq	r0, r5
     b74:	00003c91 	muleq	r0, r1, ip
     b78:	00690600 	rsbeq	r0, r9, r0, lsl #12
     b7c:	00c99301 	sbceq	r9, r9, r1, lsl #6
     b80:	70060000 	andvc	r0, r6, r0
     b84:	01005454 	tsteq	r0, r4, asr r4
     b88:	0000d094 	muleq	r0, r4, r0
     b8c:	04e20700 	strbteq	r0, [r2], #1792	; 0x700
     b90:	95010000 	strls	r0, [r1, #-0]
     b94:	0000003c 	andeq	r0, r0, ip, lsr r0
     b98:	05040800 	streq	r0, [r4, #-2048]	; 0xfffff800
     b9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     ba0:	003c0409 	eorseq	r0, ip, r9, lsl #8
     ba4:	170a0000 	strne	r0, [sl, -r0]
     ba8:	01000007 	tsteq	r0, r7
     bac:	340b0177 	strcc	r0, [fp], #-375	; 0xfffffe89
     bb0:	01000005 	tsteq	r0, r5
     bb4:	07380141 	ldreq	r0, [r8, -r1, asr #2]!
     bb8:	08444000 	stmdaeq	r4, {lr}^
     bbc:	9c010000 	stcls	0, cr0, [r1], {-0}
     bc0:	0000060d 	andeq	r0, r0, sp, lsl #12
     bc4:	0000710c 	andeq	r7, r0, ip, lsl #2
     bc8:	00074c00 	andeq	r4, r7, r0, lsl #24
     bcc:	00000040 	andeq	r0, r0, r0, asr #32
     bd0:	01430100 	mrseq	r0, (UNDEF: 83)
     bd4:	00000143 	andeq	r0, r0, r3, asr #2
     bd8:	00009e0d 	andeq	r9, r0, sp, lsl #28
     bdc:	0e0c2200 	cdpeq	2, 0, cr2, cr12, cr0, {0}
     be0:	00000093 	muleq	r0, r3, r0
     be4:	00880f00 	addeq	r0, r8, r0, lsl #30
     be8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
     bec:	7d0e0cdf 	stcvc	12, cr0, [lr, #-892]	; 0xfffffc84
     bf0:	00000000 	andeq	r0, r0, r0
     bf4:	00000010 	andeq	r0, r0, r0, lsl r0
     bf8:	00a91100 	adceq	r1, r9, r0, lsl #2
     bfc:	042b0000 	strteq	r0, [fp], #-0
     c00:	b2110000 	andslt	r0, r1, #0
     c04:	7a000000 	bvc	c0c <ABORT_STACK_SIZE+0x80c>
     c08:	12000004 	andne	r0, r0, #4
     c0c:	000000bd 	strheq	r0, [r0], -sp
     c10:	130000cd 	movwne	r0, #205	; 0xcd
     c14:	00000071 	andeq	r0, r0, r1, ror r0
     c18:	40000838 	andmi	r0, r0, r8, lsr r8
     c1c:	000000ec 	andeq	r0, r0, ip, ror #1
     c20:	8d014401 	cfstrshi	mvf4, [r1, #-4]
     c24:	14000001 	strne	r0, [r0], #-1
     c28:	0000009e 	muleq	r0, lr, r0
     c2c:	00009314 	andeq	r9, r0, r4, lsl r3
     c30:	00881400 	addeq	r1, r8, r0, lsl #8
     c34:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     c38:	15000000 	strne	r0, [r0, #-0]
     c3c:	40000838 	andmi	r0, r0, r8, lsr r8
     c40:	000000ec 	andeq	r0, r0, ip, ror #1
     c44:	0000a911 	andeq	sl, r0, r1, lsl r9
     c48:	0004b500 	andeq	fp, r4, r0, lsl #10
     c4c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     c50:	04f80000 	ldrbteq	r0, [r8], #0
     c54:	bd160000 	ldclt	0, cr0, [r6, #-0]
     c58:	00000000 	andeq	r0, r0, r0
     c5c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     c60:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
     c64:	00184000 	andseq	r4, r8, r0
     c68:	45010000 	strmi	r0, [r1, #-0]
     c6c:	0001d301 	andeq	sp, r1, r1, lsl #6
     c70:	009e1400 	addseq	r1, lr, r0, lsl #8
     c74:	93140000 	tstls	r4, #0
     c78:	14000000 	strne	r0, [r0], #-0
     c7c:	00000088 	andeq	r0, r0, r8, lsl #1
     c80:	00007d14 	andeq	r7, r0, r4, lsl sp
     c84:	00181000 	andseq	r1, r8, r0
     c88:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     c8c:	4c000000 	stcmi	0, cr0, [r0], {-0}
     c90:	11000005 	tstne	r0, r5
     c94:	000000b2 	strheq	r0, [r0], -r2
     c98:	0000058f 	andeq	r0, r0, pc, lsl #11
     c9c:	0000bd16 	andeq	fp, r0, r6, lsl sp
     ca0:	0c000000 	stceq	0, cr0, [r0], {-0}
     ca4:	00000071 	andeq	r0, r0, r1, ror r0
     ca8:	40000a20 	andmi	r0, r0, r0, lsr #20
     cac:	00000038 	andeq	r0, r0, r8, lsr r0
     cb0:	19014601 	stmdbne	r1, {r0, r9, sl, lr}
     cb4:	14000002 	strne	r0, [r0], #-2
     cb8:	0000009e 	muleq	r0, lr, r0
     cbc:	00009314 	andeq	r9, r0, r4, lsl r3
     cc0:	00881400 	addeq	r1, r8, r0, lsl #8
     cc4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     cc8:	10000000 	andne	r0, r0, r0
     ccc:	00000038 	andeq	r0, r0, r8, lsr r0
     cd0:	0000a911 	andeq	sl, r0, r1, lsl r9
     cd4:	0005bc00 	andeq	fp, r5, r0, lsl #24
     cd8:	00b21100 	adcseq	r1, r2, r0, lsl #2
     cdc:	05e70000 	strbeq	r0, [r7, #0]!
     ce0:	bd160000 	ldclt	0, cr0, [r6, #-0]
     ce4:	00000000 	andeq	r0, r0, r0
     ce8:	00711300 	rsbseq	r1, r1, r0, lsl #6
     cec:	0a500000 	beq	1400cf4 <STACK_SIZE+0xc00cf4>
     cf0:	00204000 	eoreq	r4, r0, r0
     cf4:	47010000 	strmi	r0, [r1, -r0]
     cf8:	00026301 	andeq	r6, r2, r1, lsl #6
     cfc:	009e1400 	addseq	r1, lr, r0, lsl #8
     d00:	93140000 	tstls	r4, #0
     d04:	14000000 	strne	r0, [r0], #-0
     d08:	00000088 	andeq	r0, r0, r8, lsl #1
     d0c:	00007d14 	andeq	r7, r0, r4, lsl sp
     d10:	0a501500 	beq	1406118 <STACK_SIZE+0xc06118>
     d14:	00204000 	eoreq	r4, r0, r0
     d18:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     d1c:	fa000000 	blx	d24 <ABORT_STACK_SIZE+0x924>
     d20:	17000005 	strne	r0, [r0, -r5]
     d24:	000000b2 	strheq	r0, [r0], -r2
     d28:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
     d2c:	0000bd16 	andeq	fp, r0, r6, lsl sp
     d30:	13000000 	movwne	r0, #0
     d34:	00000071 	andeq	r0, r0, r1, ror r0
     d38:	40000a70 	andmi	r0, r0, r0, ror sl
     d3c:	000000e8 	andeq	r0, r0, r8, ror #1
     d40:	ad014a01 	vstrge	s8, [r1, #-4]
     d44:	14000002 	strne	r0, [r0], #-2
     d48:	0000009e 	muleq	r0, lr, r0
     d4c:	00009314 	andeq	r9, r0, r4, lsl r3
     d50:	00881400 	addeq	r1, r8, r0, lsl #8
     d54:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     d58:	15000000 	strne	r0, [r0, #-0]
     d5c:	40000a70 	andmi	r0, r0, r0, ror sl
     d60:	000000e8 	andeq	r0, r0, r8, ror #1
     d64:	0000a911 	andeq	sl, r0, r1, lsl r9
     d68:	00061a00 	andeq	r1, r6, r0, lsl #20
     d6c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     d70:	06690000 	strbteq	r0, [r9], -r0
     d74:	bd160000 	ldclt	0, cr0, [r6, #-0]
     d78:	00000000 	andeq	r0, r0, r0
     d7c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     d80:	0b580000 	bleq	1600d88 <STACK_SIZE+0xe00d88>
     d84:	00584000 	subseq	r4, r8, r0
     d88:	56010000 	strpl	r0, [r1], -r0
     d8c:	0002f301 	andeq	pc, r2, r1, lsl #6
     d90:	009e1400 	addseq	r1, lr, r0, lsl #8
     d94:	93140000 	tstls	r4, #0
     d98:	14000000 	strne	r0, [r0], #-0
     d9c:	00000088 	andeq	r0, r0, r8, lsl #1
     da0:	00007d14 	andeq	r7, r0, r4, lsl sp
     da4:	00581000 	subseq	r1, r8, r0
     da8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     dac:	da000000 	ble	db4 <ABORT_STACK_SIZE+0x9b4>
     db0:	11000006 	tstne	r0, r6
     db4:	000000b2 	strheq	r0, [r0], -r2
     db8:	0000071e 	andeq	r0, r0, lr, lsl r7
     dbc:	0000bd16 	andeq	fp, r0, r6, lsl sp
     dc0:	0c000000 	stceq	0, cr0, [r0], {-0}
     dc4:	00000071 	andeq	r0, r0, r1, ror r0
     dc8:	40000b5c 	andmi	r0, r0, ip, asr fp
     dcc:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     dd0:	39014d01 	stmdbcc	r1, {r0, r8, sl, fp, lr}
     dd4:	14000003 	strne	r0, [r0], #-3
     dd8:	0000009e 	muleq	r0, lr, r0
     ddc:	00009314 	andeq	r9, r0, r4, lsl r3
     de0:	00881400 	addeq	r1, r8, r0, lsl #8
     de4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     de8:	10000000 	andne	r0, r0, r0
     dec:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     df0:	0000a911 	andeq	sl, r0, r1, lsl r9
     df4:	00076600 	andeq	r6, r7, r0, lsl #12
     df8:	00b21100 	adcseq	r1, r2, r0, lsl #2
     dfc:	079e0000 	ldreq	r0, [lr, r0]
     e00:	bd160000 	ldclt	0, cr0, [r6, #-0]
     e04:	00000000 	andeq	r0, r0, r0
     e08:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     e0c:	0b7c0000 	bleq	1f00e14 <STACK_SIZE+0x1700e14>
     e10:	00f84000 	rscseq	r4, r8, r0
     e14:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     e18:	00037f01 	andeq	r7, r3, r1, lsl #30
     e1c:	009e1400 	addseq	r1, lr, r0, lsl #8
     e20:	93140000 	tstls	r4, #0
     e24:	14000000 	strne	r0, [r0], #-0
     e28:	00000088 	andeq	r0, r0, r8, lsl #1
     e2c:	00007d14 	andeq	r7, r0, r4, lsl sp
     e30:	00f81000 	rscseq	r1, r8, r0
     e34:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     e38:	e6000000 	str	r0, [r0], -r0
     e3c:	11000007 	tstne	r0, r7
     e40:	000000b2 	strheq	r0, [r0], -r2
     e44:	00000806 	andeq	r0, r0, r6, lsl #16
     e48:	0000bd16 	andeq	fp, r0, r6, lsl sp
     e4c:	0c000000 	stceq	0, cr0, [r0], {-0}
     e50:	00000071 	andeq	r0, r0, r1, ror r0
     e54:	40000b8c 	andmi	r0, r0, ip, lsl #23
     e58:	00000138 	andeq	r0, r0, r8, lsr r1
     e5c:	c5014f01 	strgt	r4, [r1, #-3841]	; 0xfffff0ff
     e60:	14000003 	strne	r0, [r0], #-3
     e64:	0000009e 	muleq	r0, lr, r0
     e68:	00009314 	andeq	r9, r0, r4, lsl r3
     e6c:	00881400 	addeq	r1, r8, r0, lsl #8
     e70:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     e74:	10000000 	andne	r0, r0, r0
     e78:	00000138 	andeq	r0, r0, r8, lsr r1
     e7c:	0000a911 	andeq	sl, r0, r1, lsl r9
     e80:	00082e00 	andeq	r2, r8, r0, lsl #28
     e84:	00b21100 	adcseq	r1, r2, r0, lsl #2
     e88:	085a0000 	ldmdaeq	sl, {}^	; <UNPREDICTABLE>
     e8c:	bd160000 	ldclt	0, cr0, [r6, #-0]
     e90:	00000000 	andeq	r0, r0, r0
     e94:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     e98:	0bac0000 	bleq	feb00ea0 <IRQ_STACK_BASE+0xbab00ea0>
     e9c:	01804000 	orreq	r4, r0, r0
     ea0:	50010000 	andpl	r0, r1, r0
     ea4:	00040b01 	andeq	r0, r4, r1, lsl #22
     ea8:	009e1400 	addseq	r1, lr, r0, lsl #8
     eac:	93140000 	tstls	r4, #0
     eb0:	14000000 	strne	r0, [r0], #-0
     eb4:	00000088 	andeq	r0, r0, r8, lsl #1
     eb8:	00007d14 	andeq	r7, r0, r4, lsl sp
     ebc:	01801000 	orreq	r1, r0, r0
     ec0:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     ec4:	92000000 	andls	r0, r0, #0
     ec8:	11000008 	tstne	r0, r8
     ecc:	000000b2 	strheq	r0, [r0], -r2
     ed0:	000008ca 	andeq	r0, r0, sl, asr #17
     ed4:	0000bd16 	andeq	fp, r0, r6, lsl sp
     ed8:	0c000000 	stceq	0, cr0, [r0], {-0}
     edc:	00000071 	andeq	r0, r0, r1, ror r0
     ee0:	40000bd0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     ee4:	000001c8 	andeq	r0, r0, r8, asr #3
     ee8:	51015101 	tstpl	r1, r1, lsl #2
     eec:	14000004 	strne	r0, [r0], #-4
     ef0:	0000009e 	muleq	r0, lr, r0
     ef4:	00009314 	andeq	r9, r0, r4, lsl r3
     ef8:	00881400 	addeq	r1, r8, r0, lsl #8
     efc:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     f00:	10000000 	andne	r0, r0, r0
     f04:	000001c8 	andeq	r0, r0, r8, asr #3
     f08:	0000a911 	andeq	sl, r0, r1, lsl r9
     f0c:	00090200 	andeq	r0, r9, r0, lsl #4
     f10:	00b21100 	adcseq	r1, r2, r0, lsl #2
     f14:	093a0000 	ldmdbeq	sl!, {}	; <UNPREDICTABLE>
     f18:	bd160000 	ldclt	0, cr0, [r6, #-0]
     f1c:	00000000 	andeq	r0, r0, r0
     f20:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     f24:	0bd40000 	bleq	ff500f2c <IRQ_STACK_BASE+0xbb500f2c>
     f28:	02184000 	andseq	r4, r8, #0
     f2c:	52010000 	andpl	r0, r1, #0
     f30:	00049701 	andeq	r9, r4, r1, lsl #14
     f34:	009e1400 	addseq	r1, lr, r0, lsl #8
     f38:	93140000 	tstls	r4, #0
     f3c:	14000000 	strne	r0, [r0], #-0
     f40:	00000088 	andeq	r0, r0, r8, lsl #1
     f44:	00007d14 	andeq	r7, r0, r4, lsl sp
     f48:	02181000 	andseq	r1, r8, #0
     f4c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     f50:	72000000 	andvc	r0, r0, #0
     f54:	11000009 	tstne	r0, r9
     f58:	000000b2 	strheq	r0, [r0], -r2
     f5c:	000009b6 			; <UNDEFINED> instruction: 0x000009b6
     f60:	0000bd16 	andeq	fp, r0, r6, lsl sp
     f64:	0c000000 	stceq	0, cr0, [r0], {-0}
     f68:	00000071 	andeq	r0, r0, r1, ror r0
     f6c:	40000c14 	andmi	r0, r0, r4, lsl ip
     f70:	00000270 	andeq	r0, r0, r0, ror r2
     f74:	da015301 	ble	55b80 <IRQ_STACK_SIZE+0x4db80>
     f78:	14000004 	strne	r0, [r0], #-4
     f7c:	0000009e 	muleq	r0, lr, r0
     f80:	00009314 	andeq	r9, r0, r4, lsl r3
     f84:	00881400 	addeq	r1, r8, r0, lsl #8
     f88:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     f8c:	10000000 	andne	r0, r0, r0
     f90:	00000270 	andeq	r0, r0, r0, ror r2
     f94:	0000a912 	andeq	sl, r0, r2, lsl r9
     f98:	b2170400 	andslt	r0, r7, #0, 8
     f9c:	30000000 	andcc	r0, r0, r0
     fa0:	16440013 			; <UNDEFINED> instruction: 0x16440013
     fa4:	000000bd 	strheq	r0, [r0], -sp
     fa8:	710c0000 	mrsvc	r0, (UNDEF: 12)
     fac:	44000000 	strmi	r0, [r0], #-0
     fb0:	d840000c 	stmdale	r0, {r2, r3}^
     fb4:	01000002 	tsteq	r0, r2
     fb8:	05200154 	streq	r0, [r0, #-340]!	; 0xfffffeac
     fbc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     fc0:	14000000 	strne	r0, [r0], #-0
     fc4:	00000093 	muleq	r0, r3, r0
     fc8:	00008814 	andeq	r8, r0, r4, lsl r8
     fcc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     fd0:	d8100000 	ldmdale	r0, {}	; <UNPREDICTABLE>
     fd4:	11000002 	tstne	r0, r2
     fd8:	000000a9 	andeq	r0, r0, r9, lsr #1
     fdc:	000009fe 	strdeq	r0, [r0], -lr
     fe0:	0000b211 	andeq	fp, r0, r1, lsl r2
     fe4:	000a3600 	andeq	r3, sl, r0, lsl #12
     fe8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     fec:	00000000 	andeq	r0, r0, r0
     ff0:	0000710c 	andeq	r7, r0, ip, lsl #2
     ff4:	000ccc00 	andeq	ip, ip, r0, lsl #24
     ff8:	00033840 	andeq	r3, r3, r0, asr #16
     ffc:	01550100 	cmpeq	r5, r0, lsl #2
    1000:	00000566 	andeq	r0, r0, r6, ror #10
    1004:	00009e14 	andeq	r9, r0, r4, lsl lr
    1008:	00931400 	addseq	r1, r3, r0, lsl #8
    100c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1010:	14000000 	strne	r0, [r0], #-0
    1014:	0000007d 	andeq	r0, r0, sp, ror r0
    1018:	00033810 	andeq	r3, r3, r0, lsl r8
    101c:	00a91100 	adceq	r1, r9, r0, lsl #2
    1020:	0a6e0000 	beq	1b81028 <STACK_SIZE+0x1381028>
    1024:	b2110000 	andslt	r0, r1, #0
    1028:	b2000000 	andlt	r0, r0, #0
    102c:	1600000a 	strne	r0, [r0], -sl
    1030:	000000bd 	strheq	r0, [r0], -sp
    1034:	71130000 	tstvc	r3, r0
    1038:	64000000 	strvs	r0, [r0], #-0
    103c:	1440000d 	strbne	r0, [r0], #-13
    1040:	01000001 	tsteq	r0, r1
    1044:	05b00158 	ldreq	r0, [r0, #344]!	; 0x158
    1048:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    104c:	14000000 	strne	r0, [r0], #-0
    1050:	00000093 	muleq	r0, r3, r0
    1054:	00008814 	andeq	r8, r0, r4, lsl r8
    1058:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    105c:	64150000 	ldrvs	r0, [r5], #-0
    1060:	1440000d 	strbne	r0, [r0], #-13
    1064:	11000001 	tstne	r0, r1
    1068:	000000a9 	andeq	r0, r0, r9, lsr #1
    106c:	00000afa 	strdeq	r0, [r0], -sl
    1070:	0000b211 	andeq	fp, r0, r1, lsl r2
    1074:	000b4900 	andeq	r4, fp, r0, lsl #18
    1078:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    107c:	00000000 	andeq	r0, r0, r0
    1080:	00007113 	andeq	r7, r0, r3, lsl r1
    1084:	000e7800 	andeq	r7, lr, r0, lsl #16
    1088:	0000e440 	andeq	lr, r0, r0, asr #8
    108c:	01590100 	cmpeq	r9, r0, lsl #2
    1090:	000005fa 	strdeq	r0, [r0], -sl
    1094:	00009e14 	andeq	r9, r0, r4, lsl lr
    1098:	00931400 	addseq	r1, r3, r0, lsl #8
    109c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    10a0:	14000000 	strne	r0, [r0], #-0
    10a4:	0000007d 	andeq	r0, r0, sp, ror r0
    10a8:	000e7815 	andeq	r7, lr, r5, lsl r8
    10ac:	0000e440 	andeq	lr, r0, r0, asr #8
    10b0:	00a91100 	adceq	r1, r9, r0, lsl #2
    10b4:	0bba0000 	bleq	fee810bc <IRQ_STACK_BASE+0xbae810bc>
    10b8:	b2110000 	andslt	r0, r1, #0
    10bc:	fd000000 	stc2	0, cr0, [r0, #-0]
    10c0:	1600000b 	strne	r0, [r0], -fp
    10c4:	000000bd 	strheq	r0, [r0], -sp
    10c8:	68180000 	ldmdavs	r8, {}	; <UNPREDICTABLE>
    10cc:	1c40000f 	mcrrne	0, 0, r0, r0, cr15
    10d0:	19000015 	stmdbne	r0, {r0, r2, r4}
    10d4:	40000f7c 	andmi	r0, r0, ip, ror pc
    10d8:	0000152d 	andeq	r1, r0, sp, lsr #10
    10dc:	04a41a00 	strteq	r1, [r4], #2560	; 0xa00
    10e0:	06010000 	streq	r0, [r1], -r0
    10e4:	0000003c 	andeq	r0, r0, ip, lsr r0
    10e8:	00063c01 	andeq	r3, r6, r1, lsl #24
    10ec:	61760300 	cmnvs	r6, r0, lsl #6
    10f0:	3c060100 	stfccs	f0, [r6], {-0}
    10f4:	05000000 	streq	r0, [r0, #-0]
    10f8:	0000028c 	andeq	r0, r0, ip, lsl #5
    10fc:	00c90601 	sbceq	r0, r9, r1, lsl #12
    1100:	72060000 	andvc	r0, r6, #0
    1104:	3c080100 	stfccs	f0, [r8], {-0}
    1108:	00000000 	andeq	r0, r0, r0
    110c:	00060d1b 	andeq	r0, r6, fp, lsl sp
    1110:	000f7c00 	andeq	r7, pc, r0, lsl #24
    1114:	00008040 	andeq	r8, r0, r0, asr #32
    1118:	8f9c0100 	svchi	0x009c0100
    111c:	1c000006 	stcne	0, cr0, [r0], {6}
    1120:	0000061d 	andeq	r0, r0, sp, lsl r6
    1124:	00000c2a 	andeq	r0, r0, sl, lsr #24
    1128:	0006271c 	andeq	r2, r6, ip, lsl r7
    112c:	000cae00 	andeq	sl, ip, r0, lsl #28
    1130:	06321100 	ldrteq	r1, [r2], -r0, lsl #2
    1134:	0d250000 	stceq	0, cr0, [r5, #-0]
    1138:	ac180000 	ldcge	0, cr0, [r8], {-0}
    113c:	3e40000f 	cdpcc	0, 4, cr0, cr0, cr15, {0}
    1140:	18000015 	stmdane	r0, {r0, r2, r4}
    1144:	40000fc8 	andmi	r0, r0, r8, asr #31
    1148:	00001553 	andeq	r1, r0, r3, asr r5
    114c:	000fe818 	andeq	lr, pc, r8, lsl r8	; <UNPREDICTABLE>
    1150:	00156840 	andseq	r6, r5, r0, asr #16
    1154:	0ff01800 	svceq	0x00f01800
    1158:	157d4000 	ldrbne	r4, [sp, #-0]!
    115c:	1d000000 	stcne	0, cr0, [r0, #-0]
    1160:	00000795 	muleq	r0, r5, r7
    1164:	0ffc1601 	svceq	0x00fc1601
    1168:	00884000 	addeq	r4, r8, r0
    116c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1170:	00000739 	andeq	r0, r0, r9, lsr r7
    1174:	0061761e 	rsbeq	r7, r1, lr, lsl r6
    1178:	003c1601 	eorseq	r1, ip, r1, lsl #12
    117c:	0d950000 	ldceq	0, cr0, [r5]
    1180:	8c1f0000 	ldchi	0, cr0, [pc], {-0}
    1184:	01000002 	tsteq	r0, r2
    1188:	0000c916 	andeq	ip, r0, r6, lsl r9
    118c:	000e1900 	andeq	r1, lr, r0, lsl #18
    1190:	00720600 	rsbseq	r0, r2, r0, lsl #12
    1194:	003c1801 	eorseq	r1, ip, r1, lsl #16
    1198:	0d200000 	stceq	0, cr0, [r0, #-0]
    119c:	0c000006 	stceq	0, cr0, [r0], {6}
    11a0:	70400010 	subvc	r0, r0, r0, lsl r0
    11a4:	01000003 	tsteq	r0, r3
    11a8:	00072318 	andeq	r2, r7, r8, lsl r3
    11ac:	06271c00 	strteq	r1, [r7], -r0, lsl #24
    11b0:	0e900000 	cdpeq	0, 9, cr0, cr0, cr0, {0}
    11b4:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
    11b8:	07000006 	streq	r0, [r0, -r6]
    11bc:	1000000f 	andne	r0, r0, pc
    11c0:	00000370 	andeq	r0, r0, r0, ror r3
    11c4:	00063211 	andeq	r3, r6, r1, lsl r2
    11c8:	000f8b00 	andeq	r8, pc, r0, lsl #22
    11cc:	102c1800 	eorne	r1, ip, r0, lsl #16
    11d0:	153e4000 	ldrne	r4, [lr, #-0]!
    11d4:	68180000 	ldmdavs	r8, {}	; <UNPREDICTABLE>
    11d8:	53400010 	movtpl	r0, #16
    11dc:	18000015 	stmdane	r0, {r0, r2, r4}
    11e0:	40001070 	andmi	r1, r0, r0, ror r0
    11e4:	0000157d 	andeq	r1, r0, sp, ror r5
    11e8:	00107818 	andseq	r7, r0, r8, lsl r8
    11ec:	00156840 	andseq	r6, r5, r0, asr #16
    11f0:	21000000 	mrscs	r0, (UNDEF: 0)
    11f4:	00000025 	andeq	r0, r0, r5, lsr #32
    11f8:	40001048 	andmi	r1, r0, r8, asr #32
    11fc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1200:	31141b01 	tstcc	r4, r1, lsl #22
    1204:	00000000 	andeq	r0, r0, r0
    1208:	07c61d00 	strbeq	r1, [r6, r0, lsl #26]
    120c:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    1210:	40001084 	andmi	r1, r0, r4, lsl #1
    1214:	00000088 	andeq	r0, r0, r8, lsl #1
    1218:	07e39c01 	strbeq	r9, [r3, r1, lsl #24]!
    121c:	761e0000 	ldrvc	r0, [lr], -r0
    1220:	1e010061 	cdpne	0, 0, cr0, cr1, cr1, {3}
    1224:	0000003c 	andeq	r0, r0, ip, lsr r0
    1228:	00000ffb 	strdeq	r0, [r0], -fp
    122c:	00028c1f 	andeq	r8, r2, pc, lsl ip
    1230:	c91e0100 	ldmdbgt	lr, {r8}
    1234:	7f000000 	svcvc	0x00000000
    1238:	06000010 			; <UNDEFINED> instruction: 0x06000010
    123c:	20010072 	andcs	r0, r1, r2, ror r0
    1240:	0000003c 	andeq	r0, r0, ip, lsr r0
    1244:	00060d20 	andeq	r0, r6, r0, lsr #26
    1248:	00109400 	andseq	r9, r0, r0, lsl #8
    124c:	00038840 	andeq	r8, r3, r0, asr #16
    1250:	cd200100 	stfgts	f0, [r0, #-0]
    1254:	1c000007 	stcne	0, cr0, [r0], {7}
    1258:	00000627 	andeq	r0, r0, r7, lsr #12
    125c:	000010f6 	strdeq	r1, [r0], -r6
    1260:	00061d1c 	andeq	r1, r6, ip, lsl sp
    1264:	00116d00 	andseq	r6, r1, r0, lsl #26
    1268:	03881000 	orreq	r1, r8, #0
    126c:	32110000 	andscc	r0, r1, #0
    1270:	f1000006 	cps	#6
    1274:	18000011 	stmdane	r0, {r0, r4}
    1278:	400010b4 	strhmi	r1, [r0], -r4
    127c:	0000153e 	andeq	r1, r0, lr, lsr r5
    1280:	0010f018 	andseq	pc, r0, r8, lsl r0	; <UNPREDICTABLE>
    1284:	00155340 	andseq	r5, r5, r0, asr #6
    1288:	10f81800 	rscsne	r1, r8, r0, lsl #16
    128c:	157d4000 	ldrbne	r4, [sp, #-0]!
    1290:	00180000 	andseq	r0, r8, r0
    1294:	68400011 	stmdavs	r0, {r0, r4}^
    1298:	00000015 	andeq	r0, r0, r5, lsl r0
    129c:	00432100 	subeq	r2, r3, r0, lsl #2
    12a0:	10d00000 	sbcsne	r0, r0, r0
    12a4:	001c4000 	andseq	r4, ip, r0
    12a8:	23010000 	movwcs	r0, #4096	; 0x1000
    12ac:	00004f14 	andeq	r4, r0, r4, lsl pc
    12b0:	1d000000 	stcne	0, cr0, [r0, #-0]
    12b4:	000005a5 	andeq	r0, r0, r5, lsr #11
    12b8:	110c2601 	tstne	ip, r1, lsl #12
    12bc:	00884000 	addeq	r4, r8, r0
    12c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    12c4:	0000088d 	andeq	r0, r0, sp, lsl #17
    12c8:	0061761e 	rsbeq	r7, r1, lr, lsl r6
    12cc:	003c2601 	eorseq	r2, ip, r1, lsl #12
    12d0:	12610000 	rsbne	r0, r1, #0
    12d4:	8c1f0000 	ldchi	0, cr0, [pc], {-0}
    12d8:	01000002 	tsteq	r0, r2
    12dc:	0000c926 	andeq	ip, r0, r6, lsr #18
    12e0:	0012e500 	andseq	lr, r2, r0, lsl #10
    12e4:	00720600 	rsbseq	r0, r2, r0, lsl #12
    12e8:	003c2801 	eorseq	r2, ip, r1, lsl #16
    12ec:	0d200000 	stceq	0, cr0, [r0, #-0]
    12f0:	1c000006 	stcne	0, cr0, [r0], {6}
    12f4:	a0400011 	subge	r0, r0, r1, lsl r0
    12f8:	01000003 	tsteq	r0, r3
    12fc:	00087728 	andeq	r7, r8, r8, lsr #14
    1300:	06271c00 	strteq	r1, [r7], -r0, lsl #24
    1304:	135c0000 	cmpne	ip, #0
    1308:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
    130c:	d3000006 	movwle	r0, #6
    1310:	10000013 	andne	r0, r0, r3, lsl r0
    1314:	000003a0 	andeq	r0, r0, r0, lsr #7
    1318:	00063211 	andeq	r3, r6, r1, lsl r2
    131c:	00145700 	andseq	r5, r4, r0, lsl #14
    1320:	113c1800 	teqne	ip, r0, lsl #16
    1324:	153e4000 	ldrne	r4, [lr, #-0]!
    1328:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
    132c:	53400011 	movtpl	r0, #17
    1330:	18000015 	stmdane	r0, {r0, r2, r4}
    1334:	40001180 	andmi	r1, r0, r0, lsl #3
    1338:	0000157d 	andeq	r1, r0, sp, ror r5
    133c:	00118818 	andseq	r8, r1, r8, lsl r8
    1340:	00156840 	andseq	r6, r5, r0, asr #16
    1344:	21000000 	mrscs	r0, (UNDEF: 0)
    1348:	0000005a 	andeq	r0, r0, sl, asr r0
    134c:	40001158 	andmi	r1, r0, r8, asr r1
    1350:	0000001c 	andeq	r0, r0, ip, lsl r0
    1354:	66142b01 	ldrvs	r2, [r4], -r1, lsl #22
    1358:	00000000 	andeq	r0, r0, r0
    135c:	04b20a00 	ldrteq	r0, [r2], #2560	; 0xa00
    1360:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1364:	088d1b01 	stmeq	sp, {r0, r8, r9, fp, ip}
    1368:	11940000 	orrsne	r0, r4, r0
    136c:	005c4000 	subseq	r4, ip, r0
    1370:	9c010000 	stcls	0, cr0, [r1], {-0}
    1374:	00000915 	andeq	r0, r0, r5, lsl r9
    1378:	0011b822 	andseq	fp, r1, r2, lsr #16
    137c:	00159240 	andseq	r9, r5, r0, asr #4
    1380:	0008ca00 	andeq	ip, r8, r0, lsl #20
    1384:	52012300 	andpl	r2, r1, #0, 6
    1388:	01200a03 	teqeq	r0, r3, lsl #20
    138c:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
    1390:	2301100a 	movwcs	r1, #4106	; 0x100a
    1394:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1398:	d02200ea 	eorle	r0, r2, sl, ror #1
    139c:	92400011 	subls	r0, r0, #17
    13a0:	e8000015 	stmda	r0, {r0, r2, r4}
    13a4:	23000008 	movwcs	r0, #8
    13a8:	30015301 	andcc	r5, r1, r1, lsl #6
    13ac:	01510123 	cmpeq	r1, r3, lsr #2
    13b0:	50012330 	andpl	r2, r1, r0, lsr r3
    13b4:	00e90902 	rsceq	r0, r9, r2, lsl #18
    13b8:	0011e422 	andseq	lr, r1, r2, lsr #8
    13bc:	00159240 	andseq	r9, r5, r0, asr #4
    13c0:	00090b00 	andeq	r0, r9, r0, lsl #22
    13c4:	53012300 	movwpl	r2, #4864	; 0x1300
    13c8:	01233001 	teqeq	r3, r1
    13cc:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    13d0:	31015101 	tstcc	r1, r1, lsl #2
    13d4:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    13d8:	1900eb09 	stmdbne	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    13dc:	400011f0 	strdmi	r1, [r0], -r0
    13e0:	000015b2 			; <UNDEFINED> instruction: 0x000015b2
    13e4:	05ef0a00 	strbeq	r0, [pc, #2560]!	; 1dec <ABORT_STACK_SIZE+0x19ec>
    13e8:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    13ec:	09151b01 	ldmdbeq	r5, {r0, r8, r9, fp, ip}
    13f0:	11f00000 	mvnsne	r0, r0
    13f4:	002c4000 	eoreq	r4, ip, r0
    13f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    13fc:	00000959 	andeq	r0, r0, r9, asr r9
    1400:	00120018 	andseq	r0, r2, r8, lsl r0
    1404:	0015b940 	andseq	fp, r5, r0, asr #18
    1408:	121c2400 	andsne	r2, ip, #0, 8
    140c:	15924000 	ldrne	r4, [r2]
    1410:	01230000 	teqeq	r3, r0
    1414:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1418:	30015201 	andcc	r5, r1, r1, lsl #4
    141c:	01510123 	cmpeq	r1, r3, lsr #2
    1420:	50012330 	andpl	r2, r1, r0, lsr r3
    1424:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1428:	056f2500 	strbeq	r2, [pc, #-1280]!	; f30 <ABORT_STACK_SIZE+0xb30>
    142c:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    1430:	4000121c 	andmi	r1, r0, ip, lsl r2
    1434:	00000030 	andeq	r0, r0, r0, lsr r0
    1438:	251b9c01 	ldrcs	r9, [fp, #-3073]	; 0xfffff3ff
    143c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1440:	1c400012 	mcrrne	0, 1, r0, r0, cr2
    1444:	01000000 	mrseq	r0, (UNDEF: 0)
    1448:	0009879c 	muleq	r9, ip, r7
    144c:	00311c00 	eorseq	r1, r1, r0, lsl #24
    1450:	14c70000 	strbne	r0, [r7], #0
    1454:	1d000000 	stcne	0, cr0, [r0, #-0]
    1458:	00000704 	andeq	r0, r0, r4, lsl #14
    145c:	12685601 	rsbne	r5, r8, #1048576	; 0x100000
    1460:	00344000 	eorseq	r4, r4, r0
    1464:	9c010000 	stcls	0, cr0, [r1], {-0}
    1468:	000009ac 	andeq	r0, r0, ip, lsr #19
    146c:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    1470:	3c560100 	ldfcce	f0, [r6], {-0}
    1474:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1478:	00000014 	andeq	r0, r0, r4, lsl r0
    147c:	00075425 	andeq	r5, r7, r5, lsr #8
    1480:	9c5d0100 	ldflse	f0, [sp], {-0}
    1484:	30400012 	subcc	r0, r0, r2, lsl r0
    1488:	01000000 	mrseq	r0, (UNDEF: 0)
    148c:	00431b9c 	umaaleq	r1, r3, ip, fp
    1490:	12cc0000 	sbcne	r0, ip, #0
    1494:	001c4000 	andseq	r4, ip, r0
    1498:	9c010000 	stcls	0, cr0, [r1], {-0}
    149c:	000009da 	ldrdeq	r0, [r0], -sl
    14a0:	00004f1c 	andeq	r4, r0, ip, lsl pc
    14a4:	00150900 	andseq	r0, r5, r0, lsl #18
    14a8:	a11d0000 	tstge	sp, r0
    14ac:	01000006 	tsteq	r0, r6
    14b0:	0012e86a 	andseq	lr, r2, sl, ror #16
    14b4:	00002040 	andeq	r2, r0, r0, asr #32
    14b8:	0e9c0100 	fmleqe	f0, f4, f0
    14bc:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    14c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    14c4:	003c6a01 	eorseq	r6, ip, r1, lsl #20
    14c8:	152a0000 	strne	r0, [sl, #-0]!
    14cc:	771e0000 	ldrvc	r0, [lr, -r0]
    14d0:	01007961 	tsteq	r0, r1, ror #18
    14d4:	00003c6a 	andeq	r3, r0, sl, ror #24
    14d8:	00154b00 	andseq	r4, r5, r0, lsl #22
    14dc:	3f1d0000 	svccc	0x001d0000
    14e0:	01000006 	tsteq	r0, r6
    14e4:	00130870 	andseq	r0, r3, r0, ror r8
    14e8:	00003440 	andeq	r3, r0, r0, asr #8
    14ec:	339c0100 	orrscc	r0, ip, #0, 2
    14f0:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    14f4:	00796177 	rsbseq	r6, r9, r7, ror r1
    14f8:	003c7001 	eorseq	r7, ip, r1
    14fc:	156c0000 	strbne	r0, [ip, #-0]!
    1500:	26000000 	strcs	r0, [r0], -r0
    1504:	000000d6 	ldrdeq	r0, [r0], -r6
    1508:	4000133c 	andmi	r1, r0, ip, lsr r3
    150c:	00000030 	andeq	r0, r0, r0, lsr r0
    1510:	5a1b9c01 	bpl	6e851c <IRQ_STACK_SIZE+0x6e051c>
    1514:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1518:	1c400013 	mcrrne	0, 1, r0, r0, cr3
    151c:	01000000 	mrseq	r0, (UNDEF: 0)
    1520:	000a5f9c 	muleq	sl, ip, pc	; <UNPREDICTABLE>
    1524:	00661c00 	rsbeq	r1, r6, r0, lsl #24
    1528:	158d0000 	strne	r0, [sp]
    152c:	1d000000 	stcne	0, cr0, [r0, #-0]
    1530:	00000470 	andeq	r0, r0, r0, ror r4
    1534:	13888401 	orrne	r8, r8, #16777216	; 0x1000000
    1538:	00204000 	eoreq	r4, r0, r0
    153c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1540:	00000a93 	muleq	r0, r3, sl
    1544:	7465731e 	strbtvc	r7, [r5], #-798	; 0xfffffce2
    1548:	3c840100 	stfccs	f0, [r4], {0}
    154c:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    1550:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    1554:	00796177 	rsbseq	r6, r9, r7, ror r1
    1558:	003c8401 	eorseq	r8, ip, r1, lsl #8
    155c:	15cf0000 	strbne	r0, [pc]	; 1564 <ABORT_STACK_SIZE+0x1164>
    1560:	1d000000 	stcne	0, cr0, [r0, #-0]
    1564:	0000067d 	andeq	r0, r0, sp, ror r6
    1568:	13a88a01 			; <UNDEFINED> instruction: 0x13a88a01
    156c:	00344000 	eorseq	r4, r4, r0
    1570:	9c010000 	stcls	0, cr0, [r1], {-0}
    1574:	00000ab8 			; <UNDEFINED> instruction: 0x00000ab8
    1578:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    157c:	3c8a0100 	stfccs	f0, [sl], {0}
    1580:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    1584:	00000015 	andeq	r0, r0, r5, lsl r0
    1588:	0000711b 	andeq	r7, r0, fp, lsl r1
    158c:	0013dc00 	andseq	sp, r3, r0, lsl #24
    1590:	00004440 	andeq	r4, r0, r0, asr #8
    1594:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    1598:	1c00000b 	stcne	0, cr0, [r0], {11}
    159c:	0000007d 	andeq	r0, r0, sp, ror r0
    15a0:	00001611 	andeq	r1, r0, r1, lsl r6
    15a4:	0000881c 	andeq	r8, r0, ip, lsl r8
    15a8:	00164500 	andseq	r4, r6, r0, lsl #10
    15ac:	00931c00 	addseq	r1, r3, r0, lsl #24
    15b0:	16660000 	strbtne	r0, [r6], -r0
    15b4:	9e270000 	cdpls	0, 2, cr0, cr7, cr0, {0}
    15b8:	01000000 	mrseq	r0, (UNDEF: 0)
    15bc:	00a91153 	adceq	r1, r9, r3, asr r1
    15c0:	16a40000 	strtne	r0, [r4], r0
    15c4:	b2280000 	eorlt	r0, r8, #0
    15c8:	01000000 	mrseq	r0, (UNDEF: 0)
    15cc:	00bd2851 	adcseq	r2, sp, r1, asr r8
    15d0:	5c010000 	stcpl	0, cr0, [r1], {-0}
    15d4:	06c51d00 	strbeq	r1, [r5], r0, lsl #26
    15d8:	a6010000 	strge	r0, [r1], -r0
    15dc:	40001420 	andmi	r1, r0, r0, lsr #8
    15e0:	000000a8 	andeq	r0, r0, r8, lsr #1
    15e4:	0bea9c01 	bleq	ffaa85f0 <IRQ_STACK_BASE+0xbbaa85f0>
    15e8:	69290000 	stmdbvs	r9!, {}	; <UNPREDICTABLE>
    15ec:	c9a80100 	stmibgt	r8!, {r8}
    15f0:	db000000 	blle	15f8 <ABORT_STACK_SIZE+0x11f8>
    15f4:	29000016 	stmdbcs	r0, {r1, r2, r4}
    15f8:	a801006a 	stmdage	r1, {r1, r3, r5, r6}
    15fc:	000000c9 	andeq	r0, r0, r9, asr #1
    1600:	000016ee 	andeq	r1, r0, lr, ror #13
    1604:	0009152a 	andeq	r1, r9, sl, lsr #10
    1608:	00146400 	andseq	r6, r4, r0, lsl #8
    160c:	00001840 	andeq	r1, r0, r0, asr #16
    1610:	70b60100 	adcsvc	r0, r6, r0, lsl #2
    1614:	1800000b 	stmdane	r0, {r0, r1, r3}
    1618:	40001468 	andmi	r1, r0, r8, ror #8
    161c:	000015b9 			; <UNDEFINED> instruction: 0x000015b9
    1620:	00147c2b 	andseq	r7, r4, fp, lsr #24
    1624:	00159240 	andseq	r9, r5, r0, asr #4
    1628:	53012300 	movwpl	r2, #4864	; 0x1300
    162c:	01233001 	teqeq	r3, r1
    1630:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1634:	30015101 	andcc	r5, r1, r1, lsl #2
    1638:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    163c:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1640:	0000d62c 	andeq	sp, r0, ip, lsr #12
    1644:	00147c00 	andseq	r7, r4, r0, lsl #24
    1648:	00002c40 	andeq	r2, r0, r0, asr #24
    164c:	18b70100 	ldmne	r7!, {r8}
    1650:	40001430 	andmi	r1, r0, r0, lsr r4
    1654:	000015c0 	andeq	r1, r0, r0, asr #11
    1658:	00143818 	andseq	r3, r4, r8, lsl r8
    165c:	0015c740 	andseq	ip, r5, r0, asr #14
    1660:	144c2200 	strbne	r2, [ip], #-512	; 0xfffffe00
    1664:	15ce4000 	strbne	r4, [lr]
    1668:	0baa0000 	bleq	fea81670 <IRQ_STACK_BASE+0xbaa81670>
    166c:	01230000 	teqeq	r3, r0
    1670:	7f740750 	svcvc	0x00740750
    1674:	00752435 	rsbseq	r2, r5, r5, lsr r4
    1678:	64180021 	ldrvs	r0, [r8], #-33	; 0xffffffdf
    167c:	df400014 	svcle	0x00400014
    1680:	18000015 	stmdane	r0, {r0, r2, r4}
    1684:	400014ac 	andmi	r1, r0, ip, lsr #9
    1688:	000015e6 	andeq	r1, r0, r6, ror #11
    168c:	0014b018 	andseq	fp, r4, r8, lsl r0
    1690:	0015ed40 	andseq	lr, r5, r0, asr #26
    1694:	14b41800 	ldrtne	r1, [r4], #2048	; 0x800
    1698:	15f44000 	ldrbne	r4, [r4, #0]!
    169c:	b8180000 	ldmdalt	r8, {}	; <UNPREDICTABLE>
    16a0:	fb400014 	blx	10016fa <STACK_SIZE+0x8016fa>
    16a4:	18000015 	stmdane	r0, {r0, r2, r4}
    16a8:	400014bc 			; <UNDEFINED> instruction: 0x400014bc
    16ac:	00001602 	andeq	r1, r0, r2, lsl #12
    16b0:	0014c819 	andseq	ip, r4, r9, lsl r8
    16b4:	00160940 	andseq	r0, r6, r0, asr #18
    16b8:	1b2d0000 	blne	b416c0 <STACK_SIZE+0x3416c0>
    16bc:	01000006 	tsteq	r0, r6
    16c0:	1d010123 	stfnes	f0, [r1, #-140]	; 0xffffff74
    16c4:	00000740 	andeq	r0, r0, r0, asr #14
    16c8:	14c8c101 	strbne	ip, [r8], #257	; 0x101
    16cc:	08dc4000 	ldmeq	ip, {lr}^
    16d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    16d4:	00001210 	andeq	r1, r0, r0, lsl r2
    16d8:	01006929 	tsteq	r0, r9, lsr #18
    16dc:	0000c9c3 	andeq	ip, r0, r3, asr #19
    16e0:	00172500 	andseq	r2, r7, r0, lsl #10
    16e4:	006a2900 	rsbeq	r2, sl, r0, lsl #18
    16e8:	00c9c301 	sbceq	ip, r9, r1, lsl #6
    16ec:	17380000 	ldrne	r0, [r8, -r0]!
    16f0:	152a0000 	strne	r0, [sl, #-0]!
    16f4:	10000009 	andne	r0, r0, r9
    16f8:	18400015 	stmdane	r0, {r0, r2, r4}^
    16fc:	01000000 	mrseq	r0, (UNDEF: 0)
    1700:	000c5ed1 	ldrdeq	r5, [ip], -r1
    1704:	15141800 	ldrne	r1, [r4, #-2048]	; 0xfffff800
    1708:	15b94000 	ldrne	r4, [r9, #0]!
    170c:	282b0000 	stmdacs	fp!, {}	; <UNPREDICTABLE>
    1710:	92400015 	subls	r0, r0, #21
    1714:	23000015 	movwcs	r0, #21
    1718:	30015301 	andcc	r5, r1, r1, lsl #6
    171c:	01520123 	cmpeq	r2, r3, lsr #2
    1720:	51012330 	tstpl	r1, r0, lsr r3
    1724:	01233001 	teqeq	r3, r1
    1728:	eb090250 	bl	242070 <IRQ_STACK_SIZE+0x23a070>
    172c:	d62c0000 	strtle	r0, [ip], -r0
    1730:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1734:	2c400015 	mcrrcs	0, 1, r0, r0, cr5
    1738:	01000000 	mrseq	r0, (UNDEF: 0)
    173c:	0bea20d2 	bleq	ffa89a8c <IRQ_STACK_BASE+0xbba89a8c>
    1740:	15640000 	strbne	r0, [r4, #-0]!
    1744:	03b84000 			; <UNDEFINED> instruction: 0x03b84000
    1748:	d7010000 	strle	r0, [r1, -r0]
    174c:	0000119c 	muleq	r0, ip, r1
    1750:	0000710c 	andeq	r7, r0, ip, lsl #2
    1754:	00156400 	andseq	r6, r5, r0, lsl #8
    1758:	0003d040 	andeq	sp, r3, r0, asr #32
    175c:	01250100 	teqeq	r5, r0, lsl #2
    1760:	00000ccf 	andeq	r0, r0, pc, asr #25
    1764:	00009e0d 	andeq	r9, r0, sp, lsl #28
    1768:	0e0c2200 	cdpeq	2, 0, cr2, cr12, cr0, {0}
    176c:	00000093 	muleq	r0, r3, r0
    1770:	00880f00 	addeq	r0, r8, r0, lsl #30
    1774:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    1778:	7d0e0cdf 	stcvc	12, cr0, [lr, #-892]	; 0xfffffc84
    177c:	00000000 	andeq	r0, r0, r0
    1780:	0003d010 	andeq	sp, r3, r0, lsl r0
    1784:	00a91100 	adceq	r1, r9, r0, lsl #2
    1788:	176f0000 	strbne	r0, [pc, -r0]!
    178c:	b2110000 	andslt	r0, r1, #0
    1790:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    1794:	12000017 	andne	r0, r0, #23
    1798:	000000bd 	strheq	r0, [r0], -sp
    179c:	130000cd 	movwne	r0, #205	; 0xcd
    17a0:	00000071 	andeq	r0, r0, r1, ror r0
    17a4:	40001650 	andmi	r1, r0, r0, asr r6
    17a8:	000000ec 	andeq	r0, r0, ip, ror #1
    17ac:	19012601 	stmdbne	r1, {r0, r9, sl, sp}
    17b0:	1400000d 	strne	r0, [r0], #-13
    17b4:	0000009e 	muleq	r0, lr, r0
    17b8:	00009314 	andeq	r9, r0, r4, lsl r3
    17bc:	00881400 	addeq	r1, r8, r0, lsl #8
    17c0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    17c4:	15000000 	strne	r0, [r0, #-0]
    17c8:	40001650 	andmi	r1, r0, r0, asr r6
    17cc:	000000ec 	andeq	r0, r0, ip, ror #1
    17d0:	0000a911 	andeq	sl, r0, r1, lsl r9
    17d4:	0017f900 	andseq	pc, r7, r0, lsl #18
    17d8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    17dc:	183c0000 	ldmdane	ip!, {}	; <UNPREDICTABLE>
    17e0:	bd160000 	ldclt	0, cr0, [r6, #-0]
    17e4:	00000000 	andeq	r0, r0, r0
    17e8:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    17ec:	173c0000 	ldrne	r0, [ip, -r0]!
    17f0:	03e84000 	mvneq	r4, #0
    17f4:	27010000 	strcs	r0, [r1, -r0]
    17f8:	000d5f01 	andeq	r5, sp, r1, lsl #30
    17fc:	009e1400 	addseq	r1, lr, r0, lsl #8
    1800:	93140000 	tstls	r4, #0
    1804:	14000000 	strne	r0, [r0], #-0
    1808:	00000088 	andeq	r0, r0, r8, lsl #1
    180c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1810:	03e81000 	mvneq	r1, #0
    1814:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1818:	90000000 	andls	r0, r0, r0
    181c:	11000018 	tstne	r0, r8, lsl r0
    1820:	000000b2 	strheq	r0, [r0], -r2
    1824:	000018d3 	ldrdeq	r1, [r0], -r3
    1828:	0000bd16 	andeq	fp, r0, r6, lsl sp
    182c:	0c000000 	stceq	0, cr0, [r0], {-0}
    1830:	00000071 	andeq	r0, r0, r1, ror r0
    1834:	40001838 	andmi	r1, r0, r8, lsr r8
    1838:	00000408 	andeq	r0, r0, r8, lsl #8
    183c:	a5012801 	strge	r2, [r1, #-2049]	; 0xfffff7ff
    1840:	1400000d 	strne	r0, [r0], #-13
    1844:	0000009e 	muleq	r0, lr, r0
    1848:	00009314 	andeq	r9, r0, r4, lsl r3
    184c:	00881400 	addeq	r1, r8, r0, lsl #8
    1850:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1854:	10000000 	andne	r0, r0, r0
    1858:	00000408 	andeq	r0, r0, r8, lsl #8
    185c:	0000a911 	andeq	sl, r0, r1, lsl r9
    1860:	00190000 	andseq	r0, r9, r0
    1864:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1868:	192b0000 	stmdbne	fp!, {}	; <UNPREDICTABLE>
    186c:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1870:	00000000 	andeq	r0, r0, r0
    1874:	00711300 	rsbseq	r1, r1, r0, lsl #6
    1878:	18680000 	stmdane	r8!, {}^	; <UNPREDICTABLE>
    187c:	00204000 	eoreq	r4, r0, r0
    1880:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    1884:	000def01 	andeq	lr, sp, r1, lsl #30
    1888:	009e1400 	addseq	r1, lr, r0, lsl #8
    188c:	93140000 	tstls	r4, #0
    1890:	14000000 	strne	r0, [r0], #-0
    1894:	00000088 	andeq	r0, r0, r8, lsl #1
    1898:	00007d14 	andeq	r7, r0, r4, lsl sp
    189c:	18681500 	stmdane	r8!, {r8, sl, ip}^
    18a0:	00204000 	eoreq	r4, r0, r0
    18a4:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    18a8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    18ac:	17000019 	smladne	r0, r9, r0, r0
    18b0:	000000b2 	strheq	r0, [r0], -r2
    18b4:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
    18b8:	0000bd16 	andeq	fp, r0, r6, lsl sp
    18bc:	13000000 	movwne	r0, #0
    18c0:	00000071 	andeq	r0, r0, r1, ror r0
    18c4:	40001888 	andmi	r1, r0, r8, lsl #17
    18c8:	000000e8 	andeq	r0, r0, r8, ror #1
    18cc:	39012c01 	stmdbcc	r1, {r0, sl, fp, sp}
    18d0:	1400000e 	strne	r0, [r0], #-14
    18d4:	0000009e 	muleq	r0, lr, r0
    18d8:	00009314 	andeq	r9, r0, r4, lsl r3
    18dc:	00881400 	addeq	r1, r8, r0, lsl #8
    18e0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    18e4:	15000000 	strne	r0, [r0, #-0]
    18e8:	40001888 	andmi	r1, r0, r8, lsl #17
    18ec:	000000e8 	andeq	r0, r0, r8, ror #1
    18f0:	0000a911 	andeq	sl, r0, r1, lsl r9
    18f4:	00195e00 	andseq	r5, r9, r0, lsl #28
    18f8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    18fc:	19ad0000 	stmibne	sp!, {}	; <UNPREDICTABLE>
    1900:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1904:	00000000 	andeq	r0, r0, r0
    1908:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    190c:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    1910:	04284000 	strteq	r4, [r8], #-0
    1914:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    1918:	000e7f01 	andeq	r7, lr, r1, lsl #30
    191c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1920:	93140000 	tstls	r4, #0
    1924:	14000000 	strne	r0, [r0], #-0
    1928:	00000088 	andeq	r0, r0, r8, lsl #1
    192c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1930:	04281000 	strteq	r1, [r8], #-0
    1934:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1938:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    193c:	1100001a 	tstne	r0, sl, lsl r0
    1940:	000000b2 	strheq	r0, [r0], -r2
    1944:	00001a62 	andeq	r1, r0, r2, ror #20
    1948:	0000bd16 	andeq	fp, r0, r6, lsl sp
    194c:	0c000000 	stceq	0, cr0, [r0], {-0}
    1950:	00000071 	andeq	r0, r0, r1, ror r0
    1954:	40001974 	andmi	r1, r0, r4, ror r9
    1958:	00000480 	andeq	r0, r0, r0, lsl #9
    195c:	c5012f01 	strgt	r2, [r1, #-3841]	; 0xfffff0ff
    1960:	1400000e 	strne	r0, [r0], #-14
    1964:	0000009e 	muleq	r0, lr, r0
    1968:	00009314 	andeq	r9, r0, r4, lsl r3
    196c:	00881400 	addeq	r1, r8, r0, lsl #8
    1970:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1974:	10000000 	andne	r0, r0, r0
    1978:	00000480 	andeq	r0, r0, r0, lsl #9
    197c:	0000a911 	andeq	sl, r0, r1, lsl r9
    1980:	001aaa00 	andseq	sl, sl, r0, lsl #20
    1984:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1988:	1aee0000 	bne	ffb81990 <IRQ_STACK_BASE+0xbbb81990>
    198c:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1990:	00000000 	andeq	r0, r0, r0
    1994:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1998:	19940000 	ldmibne	r4, {}	; <UNPREDICTABLE>
    199c:	04d04000 	ldrbeq	r4, [r0], #0
    19a0:	30010000 	andcc	r0, r1, r0
    19a4:	000f0b01 	andeq	r0, pc, r1, lsl #22
    19a8:	009e1400 	addseq	r1, lr, r0, lsl #8
    19ac:	93140000 	tstls	r4, #0
    19b0:	14000000 	strne	r0, [r0], #-0
    19b4:	00000088 	andeq	r0, r0, r8, lsl #1
    19b8:	00007d14 	andeq	r7, r0, r4, lsl sp
    19bc:	04d01000 	ldrbeq	r1, [r0], #0
    19c0:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    19c4:	36000000 	strcc	r0, [r0], -r0
    19c8:	1100001b 	tstne	r0, fp, lsl r0
    19cc:	000000b2 	strheq	r0, [r0], -r2
    19d0:	00001b62 	andeq	r1, r0, r2, ror #22
    19d4:	0000bd16 	andeq	fp, r0, r6, lsl sp
    19d8:	0c000000 	stceq	0, cr0, [r0], {-0}
    19dc:	00000071 	andeq	r0, r0, r1, ror r0
    19e0:	400019a4 	andmi	r1, r0, r4, lsr #19
    19e4:	00000510 	andeq	r0, r0, r0, lsl r5
    19e8:	51013101 	tstpl	r1, r1, lsl #2
    19ec:	1400000f 	strne	r0, [r0], #-15
    19f0:	0000009e 	muleq	r0, lr, r0
    19f4:	00009314 	andeq	r9, r0, r4, lsl r3
    19f8:	00881400 	addeq	r1, r8, r0, lsl #8
    19fc:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1a00:	10000000 	andne	r0, r0, r0
    1a04:	00000510 	andeq	r0, r0, r0, lsl r5
    1a08:	0000a911 	andeq	sl, r0, r1, lsl r9
    1a0c:	001b8a00 	andseq	r8, fp, r0, lsl #20
    1a10:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1a14:	1bc20000 	blne	ff081a1c <IRQ_STACK_BASE+0xbb081a1c>
    1a18:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1a24:	19c40000 	stmibne	r4, {}^	; <UNPREDICTABLE>
    1a28:	05504000 	ldrbeq	r4, [r0, #-0]
    1a2c:	32010000 	andcc	r0, r1, #0
    1a30:	000f9701 	andeq	r9, pc, r1, lsl #14
    1a34:	009e1400 	addseq	r1, lr, r0, lsl #8
    1a38:	93140000 	tstls	r4, #0
    1a3c:	14000000 	strne	r0, [r0], #-0
    1a40:	00000088 	andeq	r0, r0, r8, lsl #1
    1a44:	00007d14 	andeq	r7, r0, r4, lsl sp
    1a48:	05501000 	ldrbeq	r1, [r0, #-0]
    1a4c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1a50:	0a000000 	beq	1a58 <ABORT_STACK_SIZE+0x1658>
    1a54:	1100001c 	tstne	r0, ip, lsl r0
    1a58:	000000b2 	strheq	r0, [r0], -r2
    1a5c:	00001c42 	andeq	r1, r0, r2, asr #24
    1a60:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1a64:	0c000000 	stceq	0, cr0, [r0], {-0}
    1a68:	00000071 	andeq	r0, r0, r1, ror r0
    1a6c:	400019d8 	ldrdmi	r1, [r0], -r8
    1a70:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    1a74:	dd013301 	stcle	3, cr3, [r1, #-4]
    1a78:	1400000f 	strne	r0, [r0], #-15
    1a7c:	0000009e 	muleq	r0, lr, r0
    1a80:	00009314 	andeq	r9, r0, r4, lsl r3
    1a84:	00881400 	addeq	r1, r8, r0, lsl #8
    1a88:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1a8c:	10000000 	andne	r0, r0, r0
    1a90:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    1a94:	0000a911 	andeq	sl, r0, r1, lsl r9
    1a98:	001c7a00 	andseq	r7, ip, r0, lsl #20
    1a9c:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1aa0:	1cb20000 	ldcne	0, cr0, [r2]
    1aa4:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1aa8:	00000000 	andeq	r0, r0, r0
    1aac:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1ab0:	19dc0000 	ldmibne	ip, {}^	; <UNPREDICTABLE>
    1ab4:	06084000 	streq	r4, [r8], -r0
    1ab8:	34010000 	strcc	r0, [r1], #-0
    1abc:	00102301 	andseq	r2, r0, r1, lsl #6
    1ac0:	009e1400 	addseq	r1, lr, r0, lsl #8
    1ac4:	93140000 	tstls	r4, #0
    1ac8:	14000000 	strne	r0, [r0], #-0
    1acc:	00000088 	andeq	r0, r0, r8, lsl #1
    1ad0:	00007d14 	andeq	r7, r0, r4, lsl sp
    1ad4:	06081000 	streq	r1, [r8], -r0
    1ad8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1adc:	ea000000 	b	1ae4 <ABORT_STACK_SIZE+0x16e4>
    1ae0:	1100001c 	tstne	r0, ip, lsl r0
    1ae4:	000000b2 	strheq	r0, [r0], -r2
    1ae8:	00001d2e 	andeq	r1, r0, lr, lsr #26
    1aec:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1af0:	0c000000 	stceq	0, cr0, [r0], {-0}
    1af4:	00000071 	andeq	r0, r0, r1, ror r0
    1af8:	40001a0c 	andmi	r1, r0, ip, lsl #20
    1afc:	00000668 	andeq	r0, r0, r8, ror #12
    1b00:	69013501 	stmdbvs	r1, {r0, r8, sl, ip, sp}
    1b04:	14000010 	strne	r0, [r0], #-16
    1b08:	0000009e 	muleq	r0, lr, r0
    1b0c:	00009314 	andeq	r9, r0, r4, lsl r3
    1b10:	00881400 	addeq	r1, r8, r0, lsl #8
    1b14:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1b18:	10000000 	andne	r0, r0, r0
    1b1c:	00000668 	andeq	r0, r0, r8, ror #12
    1b20:	0000a911 	andeq	sl, r0, r1, lsl r9
    1b24:	001d7600 	andseq	r7, sp, r0, lsl #12
    1b28:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1b2c:	1dae0000 	stcne	0, cr0, [lr]
    1b30:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1b34:	00000000 	andeq	r0, r0, r0
    1b38:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1b3c:	1a640000 	bne	1901b44 <STACK_SIZE+0x1101b44>
    1b40:	06d04000 	ldrbeq	r4, [r0], r0
    1b44:	36010000 	strcc	r0, [r1], -r0
    1b48:	0010af01 	andseq	sl, r0, r1, lsl #30
    1b4c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1b50:	93140000 	tstls	r4, #0
    1b54:	14000000 	strne	r0, [r0], #-0
    1b58:	00000088 	andeq	r0, r0, r8, lsl #1
    1b5c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1b60:	06d01000 	ldrbeq	r1, [r0], r0
    1b64:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1b68:	e6000000 	str	r0, [r0], -r0
    1b6c:	1100001d 	tstne	r0, sp, lsl r0
    1b70:	000000b2 	strheq	r0, [r0], -r2
    1b74:	00001e2a 	andeq	r1, r0, sl, lsr #28
    1b78:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1b7c:	0c000000 	stceq	0, cr0, [r0], {-0}
    1b80:	00000071 	andeq	r0, r0, r1, ror r0
    1b84:	40001ae8 	andmi	r1, r0, r8, ror #21
    1b88:	00000728 	andeq	r0, r0, r8, lsr #14
    1b8c:	f5013701 			; <UNDEFINED> instruction: 0xf5013701
    1b90:	14000010 	strne	r0, [r0], #-16
    1b94:	0000009e 	muleq	r0, lr, r0
    1b98:	00009314 	andeq	r9, r0, r4, lsl r3
    1b9c:	00881400 	addeq	r1, r8, r0, lsl #8
    1ba0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1ba4:	10000000 	andne	r0, r0, r0
    1ba8:	00000728 	andeq	r0, r0, r8, lsr #14
    1bac:	0000a911 	andeq	sl, r0, r1, lsl r9
    1bb0:	001e7200 	andseq	r7, lr, r0, lsl #4
    1bb4:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1bb8:	1eb60000 	cdpne	0, 11, cr0, cr6, cr0, {0}
    1bbc:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1bc0:	00000000 	andeq	r0, r0, r0
    1bc4:	00711300 	rsbseq	r1, r1, r0, lsl #6
    1bc8:	1b7c0000 	blne	1f01bd0 <STACK_SIZE+0x1701bd0>
    1bcc:	01144000 	tsteq	r4, r0
    1bd0:	3a010000 	bcc	41bd8 <IRQ_STACK_SIZE+0x39bd8>
    1bd4:	00113f01 	andseq	r3, r1, r1, lsl #30
    1bd8:	009e1400 	addseq	r1, lr, r0, lsl #8
    1bdc:	93140000 	tstls	r4, #0
    1be0:	14000000 	strne	r0, [r0], #-0
    1be4:	00000088 	andeq	r0, r0, r8, lsl #1
    1be8:	00007d14 	andeq	r7, r0, r4, lsl sp
    1bec:	1b7c1500 	blne	1f06ff4 <STACK_SIZE+0x1706ff4>
    1bf0:	01144000 	tsteq	r4, r0
    1bf4:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1bf8:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    1bfc:	1100001e 	tstne	r0, lr, lsl r0
    1c00:	000000b2 	strheq	r0, [r0], -r2
    1c04:	00001f4d 	andeq	r1, r0, sp, asr #30
    1c08:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1c0c:	13000000 	movwne	r0, #0
    1c10:	00000071 	andeq	r0, r0, r1, ror r0
    1c14:	40001c90 	mulmi	r0, r0, ip
    1c18:	000000e4 	andeq	r0, r0, r4, ror #1
    1c1c:	89013b01 	stmdbhi	r1, {r0, r8, r9, fp, ip, sp}
    1c20:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    1c24:	0000009e 	muleq	r0, lr, r0
    1c28:	00009314 	andeq	r9, r0, r4, lsl r3
    1c2c:	00881400 	addeq	r1, r8, r0, lsl #8
    1c30:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1c34:	15000000 	strne	r0, [r0, #-0]
    1c38:	40001c90 	mulmi	r0, r0, ip
    1c3c:	000000e4 	andeq	r0, r0, r4, ror #1
    1c40:	0000a911 	andeq	sl, r0, r1, lsl r9
    1c44:	001fbe00 	andseq	fp, pc, r0, lsl #28
    1c48:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1c4c:	20010000 	andcs	r0, r1, r0
    1c50:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1c54:	00000000 	andeq	r0, r0, r0
    1c58:	1d801800 	stcne	8, cr1, [r0]
    1c5c:	151c4000 	ldrne	r4, [ip, #-0]
    1c60:	8c180000 	ldchi	0, cr0, [r8], {-0}
    1c64:	2d40001d 	stclcs	0, cr0, [r0, #-116]	; 0xffffff8c
    1c68:	00000015 	andeq	r0, r0, r5, lsl r0
    1c6c:	0014e018 	andseq	lr, r4, r8, lsl r0
    1c70:	0015c040 	andseq	ip, r5, r0, asr #32
    1c74:	14e41800 	strbtne	r1, [r4], #2048	; 0x800
    1c78:	15c74000 	strbne	r4, [r7]
    1c7c:	f8220000 			; <UNDEFINED> instruction: 0xf8220000
    1c80:	ce400014 	mcrgt	0, 2, r0, cr0, cr4, {0}
    1c84:	c7000015 	smladgt	r0, r5, r0, r0
    1c88:	23000011 	movwcs	r0, #17
    1c8c:	74075001 	strvc	r5, [r7], #-1
    1c90:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    1c94:	18002100 	stmdane	r0, {r8, sp}
    1c98:	40001510 	andmi	r1, r0, r0, lsl r5
    1c9c:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1ca0:	00155818 	andseq	r5, r5, r8, lsl r8
    1ca4:	0015e640 	andseq	lr, r5, r0, asr #12
    1ca8:	155c1800 	ldrbne	r1, [ip, #-2048]	; 0xfffff800
    1cac:	15ed4000 	strbne	r4, [sp, #0]!
    1cb0:	60180000 	andsvs	r0, r8, r0
    1cb4:	f4400015 	vst4.8	{d16-d19}, [r0 :64], r5
    1cb8:	18000015 	stmdane	r0, {r0, r2, r4}
    1cbc:	40001d90 	mulmi	r0, r0, sp
    1cc0:	000015fb 	strdeq	r1, [r0], -fp
    1cc4:	001d9418 	andseq	r9, sp, r8, lsl r4
    1cc8:	00160240 	andseq	r0, r6, r0, asr #4
    1ccc:	1d981800 	ldcne	8, cr1, [r8]
    1cd0:	16104000 	ldrne	r4, [r0], -r0
    1cd4:	a4190000 	ldrge	r0, [r9], #-0
    1cd8:	0940001d 	stmdbeq	r0, {r0, r2, r3, r4}^
    1cdc:	00000016 	andeq	r0, r0, r6, lsl r0
    1ce0:	00048e1d 	andeq	r8, r4, sp, lsl lr
    1ce4:	a4df0100 	ldrbge	r0, [pc], #256	; 1cec <ABORT_STACK_SIZE+0x18ec>
    1ce8:	e040001d 	sub	r0, r0, sp, lsl r0
    1cec:	01000000 	mrseq	r0, (UNDEF: 0)
    1cf0:	00139b9c 	mulseq	r3, ip, fp
    1cf4:	00692900 	rsbeq	r2, r9, r0, lsl #18
    1cf8:	00c9e101 	sbceq	lr, r9, r1, lsl #2
    1cfc:	202e0000 	eorcs	r0, lr, r0
    1d00:	6a290000 	bvs	a41d08 <STACK_SIZE+0x241d08>
    1d04:	c9e10100 	stmibgt	r1!, {r8}^
    1d08:	41000000 	mrsmi	r0, (UNDEF: 0)
    1d0c:	2a000020 	bcs	1d94 <ABORT_STACK_SIZE+0x1994>
    1d10:	00000915 	andeq	r0, r0, r5, lsl r9
    1d14:	40001dec 	andmi	r1, r0, ip, ror #27
    1d18:	00000018 	andeq	r0, r0, r8, lsl r0
    1d1c:	127bf001 	rsbsne	pc, fp, #1
    1d20:	f0180000 			; <UNDEFINED> instruction: 0xf0180000
    1d24:	b940001d 	stmdblt	r0, {r0, r2, r3, r4}^
    1d28:	2b000015 	blcs	1d84 <ABORT_STACK_SIZE+0x1984>
    1d2c:	40001e04 	andmi	r1, r0, r4, lsl #28
    1d30:	00001592 	muleq	r0, r2, r5
    1d34:	01530123 	cmpeq	r3, r3, lsr #2
    1d38:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1d3c:	01233001 	teqeq	r3, r1
    1d40:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1d44:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1d48:	2a0000eb 	bcs	20fc <ABORT_STACK_SIZE+0x1cfc>
    1d4c:	0000088d 	andeq	r0, r0, sp, lsl #17
    1d50:	40001e28 	andmi	r1, r0, r8, lsr #28
    1d54:	00000048 	andeq	r0, r0, r8, asr #32
    1d58:	12fbfe01 	rscsne	pc, fp, #1, 28
    1d5c:	40220000 	eormi	r0, r2, r0
    1d60:	9240001e 	subls	r0, r0, #30
    1d64:	b0000015 	andlt	r0, r0, r5, lsl r0
    1d68:	23000012 	movwcs	r0, #18
    1d6c:	0a035201 	beq	d6578 <IRQ_STACK_SIZE+0xce578>
    1d70:	01230120 	teqeq	r3, r0, lsr #2
    1d74:	100a0351 	andne	r0, sl, r1, asr r3
    1d78:	50012301 	andpl	r2, r1, r1, lsl #6
    1d7c:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    1d80:	001e5822 	andseq	r5, lr, r2, lsr #16
    1d84:	00159240 	andseq	r9, r5, r0, asr #4
    1d88:	0012ce00 	andseq	ip, r2, r0, lsl #28
    1d8c:	53012300 	movwpl	r2, #4864	; 0x1300
    1d90:	01233001 	teqeq	r3, r1
    1d94:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1d98:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1d9c:	6c2200e9 	stcvs	0, cr0, [r2], #-932	; 0xfffffc5c
    1da0:	9240001e 	subls	r0, r0, #30
    1da4:	f1000015 	cps	#21
    1da8:	23000012 	movwcs	r0, #18
    1dac:	30015301 	andcc	r5, r1, r1, lsl #6
    1db0:	01520123 	cmpeq	r2, r3, lsr #2
    1db4:	51012330 	tstpl	r1, r0, lsr r3
    1db8:	01233101 	teqeq	r3, r1, lsl #2
    1dbc:	eb090250 	bl	242704 <IRQ_STACK_SIZE+0x23a704>
    1dc0:	1e701800 	cdpne	8, 7, cr1, cr0, cr0, {0}
    1dc4:	15b24000 	ldrne	r4, [r2, #0]!
    1dc8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1dcc:	40001db4 			; <UNDEFINED> instruction: 0x40001db4
    1dd0:	000015c0 	andeq	r1, r0, r0, asr #11
    1dd4:	001dbc18 	andseq	fp, sp, r8, lsl ip
    1dd8:	0015c740 	andseq	ip, r5, r0, asr #14
    1ddc:	1dc01800 	stclne	8, cr1, [r0]
    1de0:	15e64000 	strbne	r4, [r6, #0]!
    1de4:	d4220000 	strtle	r0, [r2], #-0
    1de8:	1740001d 	smlaldne	r0, r0, sp, r0	; <UNPREDICTABLE>
    1dec:	2f000016 	svccs	0x00000016
    1df0:	23000013 	movwcs	r0, #19
    1df4:	74075001 	strvc	r5, [r7], #-1
    1df8:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    1dfc:	18002100 	stmdane	r0, {r8, sp}
    1e00:	40001dec 	andmi	r1, r0, ip, ror #27
    1e04:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1e08:	001e1822 	andseq	r1, lr, r2, lsr #16
    1e0c:	00159240 	andseq	r9, r5, r0, asr #4
    1e10:	00135b00 	andseq	r5, r3, r0, lsl #22
    1e14:	53012300 	movwpl	r2, #4864	; 0x1300
    1e18:	01233001 	teqeq	r3, r1
    1e1c:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1e20:	30015101 	andcc	r5, r1, r1, lsl #2
    1e24:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1e28:	1800e809 	stmdane	r0, {r0, r3, fp, sp, lr, pc}
    1e2c:	40001e1c 	andmi	r1, r0, ip, lsl lr
    1e30:	000015ed 	andeq	r1, r0, sp, ror #11
    1e34:	001e2018 	andseq	r2, lr, r8, lsl r0
    1e38:	0015f440 	andseq	pc, r5, r0, asr #8
    1e3c:	1e241800 	cdpne	8, 2, cr1, cr4, cr0, {0}
    1e40:	00de4000 	sbcseq	r4, lr, r0
    1e44:	28180000 	ldmdacs	r8, {}	; <UNPREDICTABLE>
    1e48:	fb40001e 	blx	1001eca <STACK_SIZE+0x801eca>
    1e4c:	18000015 	stmdane	r0, {r0, r2, r4}
    1e50:	40001e74 	andmi	r1, r0, r4, ror lr
    1e54:	00001602 	andeq	r1, r0, r2, lsl #12
    1e58:	001e7818 	andseq	r7, lr, r8, lsl r8
    1e5c:	00161040 	andseq	r1, r6, r0, asr #32
    1e60:	1e841900 	cdpne	9, 8, cr1, cr4, cr0, {0}
    1e64:	16094000 	strne	r4, [r9], -r0
    1e68:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1e6c:	000006ed 	andeq	r0, r0, sp, ror #13
    1e70:	84010401 	strhi	r0, [r1], #-1025	; 0xfffffbff
    1e74:	f840001e 			; <UNDEFINED> instruction: 0xf840001e
    1e78:	01000000 	mrseq	r0, (UNDEF: 0)
    1e7c:	00151c9c 	mulseq	r5, ip, ip
    1e80:	00692f00 	rsbeq	r2, r9, r0, lsl #30
    1e84:	c9010601 	stmdbgt	r1, {r0, r9, sl}
    1e88:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1e8c:	2f000020 	svccs	0x00000020
    1e90:	0601006a 	streq	r0, [r1], -sl, rrx
    1e94:	0000c901 	andeq	ip, r0, r1, lsl #18
    1e98:	00208b00 	eoreq	r8, r0, r0, lsl #22
    1e9c:	09151300 	ldmdbeq	r5, {r8, r9, ip}
    1ea0:	1ec80000 	cdpne	0, 12, cr0, cr8, cr0, {0}
    1ea4:	00184000 	andseq	r4, r8, r0
    1ea8:	14010000 	strne	r0, [r1], #-0
    1eac:	00140a01 	andseq	r0, r4, r1, lsl #20
    1eb0:	1ecc1800 	cdpne	8, 12, cr1, cr12, cr0, {0}
    1eb4:	15b94000 	ldrne	r4, [r9, #0]!
    1eb8:	e02b0000 	eor	r0, fp, r0
    1ebc:	9240001e 	subls	r0, r0, #30
    1ec0:	23000015 	movwcs	r0, #21
    1ec4:	30015301 	andcc	r5, r1, r1, lsl #6
    1ec8:	01520123 	cmpeq	r2, r3, lsr #2
    1ecc:	51012330 	tstpl	r1, r0, lsr r3
    1ed0:	01233001 	teqeq	r3, r1
    1ed4:	eb090250 	bl	24281c <IRQ_STACK_SIZE+0x23a81c>
    1ed8:	d6300000 	ldrtle	r0, [r0], -r0
    1edc:	e0000000 	and	r0, r0, r0
    1ee0:	2c40001e 	mcrrcs	0, 1, r0, r0, cr14
    1ee4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ee8:	8d130115 	ldfhis	f0, [r3, #-84]	; 0xffffffac
    1eec:	20000008 	andcs	r0, r0, r8
    1ef0:	4840001f 	stmdami	r0, {r0, r1, r2, r3, r4}^
    1ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ef8:	149f011d 	ldrne	r0, [pc], #285	; 1f00 <ABORT_STACK_SIZE+0x1b00>
    1efc:	38220000 	stmdacc	r2!, {}	; <UNPREDICTABLE>
    1f00:	9240001f 	subls	r0, r0, #31
    1f04:	50000015 	andpl	r0, r0, r5, lsl r0
    1f08:	23000014 	movwcs	r0, #20
    1f0c:	0a035201 	beq	d6718 <IRQ_STACK_SIZE+0xce718>
    1f10:	01230120 	teqeq	r3, r0, lsr #2
    1f14:	100a0351 	andne	r0, sl, r1, asr r3
    1f18:	50012301 	andpl	r2, r1, r1, lsl #6
    1f1c:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    1f20:	001f5022 	andseq	r5, pc, r2, lsr #32
    1f24:	00159240 	andseq	r9, r5, r0, asr #4
    1f28:	00147000 	andseq	r7, r4, r0
    1f2c:	53012300 	movwpl	r2, #4864	; 0x1300
    1f30:	23007402 	movwcs	r7, #1026	; 0x402
    1f34:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    1f38:	50012300 	andpl	r2, r1, r0, lsl #6
    1f3c:	00e90902 	rsceq	r0, r9, r2, lsl #18
    1f40:	001f6422 	andseq	r6, pc, r2, lsr #8
    1f44:	00159240 	andseq	r9, r5, r0, asr #4
    1f48:	00149500 	andseq	r9, r4, r0, lsl #10
    1f4c:	53012300 	movwpl	r2, #4864	; 0x1300
    1f50:	23007402 	movwcs	r7, #1026	; 0x402
    1f54:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    1f58:	51012300 	mrspl	r2, SP_irq
    1f5c:	01233101 	teqeq	r3, r1, lsl #2
    1f60:	eb090250 	bl	2428a8 <IRQ_STACK_SIZE+0x23a8a8>
    1f64:	1f681800 	svcne	0x00681800
    1f68:	15b24000 	ldrne	r4, [r2, #0]!
    1f6c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1f70:	40001e94 	mulmi	r0, r4, lr
    1f74:	000015c0 	andeq	r1, r0, r0, asr #11
    1f78:	001e9c18 	andseq	r9, lr, r8, lsl ip
    1f7c:	0015c740 	andseq	ip, r5, r0, asr #14
    1f80:	1eb02200 	cdpne	2, 11, cr2, cr0, cr0, {0}
    1f84:	15ce4000 	strbne	r4, [lr]
    1f88:	14ca0000 	strbne	r0, [sl], #0
    1f8c:	01230000 	teqeq	r3, r0
    1f90:	7f740750 	svcvc	0x00740750
    1f94:	00752435 	rsbseq	r2, r5, r5, lsr r4
    1f98:	c8180021 	ldmdagt	r8, {r0, r5}
    1f9c:	df40001e 	svcle	0x0040001e
    1fa0:	18000015 	stmdane	r0, {r0, r2, r4}
    1fa4:	40001f10 	andmi	r1, r0, r0, lsl pc
    1fa8:	000015e6 	andeq	r1, r0, r6, ror #11
    1fac:	001f1418 	andseq	r1, pc, r8, lsl r4	; <UNPREDICTABLE>
    1fb0:	0015ed40 	andseq	lr, r5, r0, asr #26
    1fb4:	1f181800 	svcne	0x00181800
    1fb8:	15f44000 	ldrbne	r4, [r4, #0]!
    1fbc:	1c180000 	ldcne	0, cr0, [r8], {-0}
    1fc0:	de40001f 	mcrle	0, 2, r0, cr0, cr15, {0}
    1fc4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1fc8:	40001f20 	andmi	r1, r0, r0, lsr #30
    1fcc:	000015fb 	strdeq	r1, [r0], -fp
    1fd0:	001f6c18 	andseq	r6, pc, r8, lsl ip	; <UNPREDICTABLE>
    1fd4:	00160240 	andseq	r0, r6, r0, asr #4
    1fd8:	1f701800 	svcne	0x00701800
    1fdc:	16104000 	ldrne	r4, [r0], -r0
    1fe0:	7c190000 	ldcvc	0, cr0, [r9], {-0}
    1fe4:	0940001f 	stmdbeq	r0, {r0, r1, r2, r3, r4}^
    1fe8:	00000016 	andeq	r0, r0, r6, lsl r0
    1fec:	00063331 	andeq	r3, r6, r1, lsr r3
    1ff0:	2da70200 	sfmcs	f0, 4, [r7]
    1ff4:	32000015 	andcc	r0, r0, #21
    1ff8:	0000003c 	andeq	r0, r0, ip, lsr r0
    1ffc:	077a3100 	ldrbeq	r3, [sl, -r0, lsl #2]!
    2000:	aa020000 	bge	82008 <IRQ_STACK_SIZE+0x7a008>
    2004:	0000153e 	andeq	r1, r0, lr, lsr r5
    2008:	00003c32 	andeq	r3, r0, r2, lsr ip
    200c:	14330000 	ldrtne	r0, [r3], #-0
    2010:	02000005 	andeq	r0, r0, #5
    2014:	00003ccb 	andeq	r3, r0, fp, asr #25
    2018:	00155300 	andseq	r5, r5, r0, lsl #6
    201c:	003c3200 	eorseq	r3, ip, r0, lsl #4
    2020:	33000000 	movwcc	r0, #0
    2024:	0000064d 	andeq	r0, r0, sp, asr #12
    2028:	003cca02 	eorseq	ip, ip, r2, lsl #20
    202c:	15680000 	strbne	r0, [r8, #-0]!
    2030:	3c320000 	ldccc	0, cr0, [r2], #-0
    2034:	00000000 	andeq	r0, r0, r0
    2038:	00050633 	andeq	r0, r5, r3, lsr r6
    203c:	3cc80200 	sfmcc	f0, 2, [r8], {0}
    2040:	7d000000 	stcvc	0, cr0, [r0, #-0]
    2044:	32000015 	andcc	r0, r0, #21
    2048:	0000003c 	andeq	r0, r0, ip, lsr r0
    204c:	07a73300 	streq	r3, [r7, r0, lsl #6]!
    2050:	c9020000 	stmdbgt	r2, {}	; <UNPREDICTABLE>
    2054:	0000003c 	andeq	r0, r0, ip, lsr r0
    2058:	00001592 	muleq	r0, r2, r5
    205c:	00003c32 	andeq	r3, r0, r2, lsr ip
    2060:	bd310000 	ldclt	0, cr0, [r1, #-0]
    2064:	02000004 	andeq	r0, r0, #4
    2068:	0015b241 	andseq	fp, r5, r1, asr #4
    206c:	003c3200 	eorseq	r3, ip, r0, lsl #4
    2070:	c9320000 	ldmdbgt	r2!, {}	; <UNPREDICTABLE>
    2074:	32000000 	andcc	r0, r0, #0
    2078:	000000c9 	andeq	r0, r0, r9, asr #1
    207c:	0000c932 	andeq	ip, r0, r2, lsr r9
    2080:	8e340000 	cdphi	0, 3, cr0, cr4, cr0, {0}
    2084:	02000005 	andeq	r0, r0, #5
    2088:	054a346e 	strbeq	r3, [sl, #-1134]	; 0xfffffb92
    208c:	6f020000 	svcvs	0x00020000
    2090:	0005df34 	andeq	sp, r5, r4, lsr pc
    2094:	348d0200 	strcc	r0, [sp], #512	; 0x200
    2098:	000007b6 			; <UNDEFINED> instruction: 0x000007b6
    209c:	bf318c02 	svclt	0x00318c02
    20a0:	02000005 	andeq	r0, r0, #5
    20a4:	0015df9d 	mulseq	r5, sp, pc	; <UNPREDICTABLE>
    20a8:	003c3200 	eorseq	r3, ip, r0, lsl #4
    20ac:	34000000 	strcc	r0, [r0], #-0
    20b0:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    20b4:	26349402 	ldrtcs	r9, [r4], -r2, lsl #8
    20b8:	02000006 	andeq	r0, r0, #6
    20bc:	066934a6 	strbteq	r3, [r9], -r6, lsr #9
    20c0:	b1020000 	mrslt	r0, (UNDEF: 2)
    20c4:	0004c834 	andeq	ip, r4, r4, lsr r8
    20c8:	34930200 	ldrcc	r0, [r3], #512	; 0x200
    20cc:	0000065d 	andeq	r0, r0, sp, asr r6
    20d0:	8634a502 	ldrthi	sl, [r4], -r2, lsl #10
    20d4:	02000007 	andeq	r0, r0, #7
    20d8:	0602348a 	streq	r3, [r2], -sl, lsl #9
    20dc:	92020000 	andls	r0, r2, #0
    20e0:	00052534 	andeq	r2, r5, r4, lsr r5
    20e4:	358b0200 	strcc	r0, [fp, #512]	; 0x200
    20e8:	00000762 	andeq	r0, r0, r2, ror #14
    20ec:	3c329802 	ldccc	8, cr9, [r2], #-8
    20f0:	00000000 	andeq	r0, r0, r0
    20f4:	00038c00 	andeq	r8, r3, r0, lsl #24
    20f8:	00000400 	andeq	r0, r0, r0, lsl #8
    20fc:	04000005 	streq	r0, [r0], #-5
    2100:	00033f01 	andeq	r3, r3, r1, lsl #30
    2104:	08b90100 	ldmeq	r9!, {r8}
    2108:	03100000 	tsteq	r0, #0
    210c:	1f7c0000 	svcne	0x007c0000
    2110:	02804000 	addeq	r4, r0, #0
    2114:	03a80000 			; <UNDEFINED> instruction: 0x03a80000
    2118:	01020000 	mrseq	r0, (UNDEF: 2)
    211c:	0001b406 	andeq	fp, r1, r6, lsl #8
    2120:	08010200 	stmdaeq	r1, {r9}
    2124:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    2128:	6a050202 	bvs	142938 <IRQ_STACK_SIZE+0x13a938>
    212c:	02000000 	andeq	r0, r0, #0
    2130:	02be0702 	adcseq	r0, lr, #524288	; 0x80000
    2134:	04030000 	streq	r0, [r3], #-0
    2138:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    213c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2140:	0000020d 	andeq	r0, r0, sp, lsl #4
    2144:	05050802 	streq	r0, [r5, #-2050]	; 0xfffff7fe
    2148:	02000001 	andeq	r0, r0, #1
    214c:	02030708 	andeq	r0, r3, #8, 14	; 0x200000
    2150:	04020000 	streq	r0, [r2], #-0
    2154:	00010a05 	andeq	r0, r1, r5, lsl #20
    2158:	07040200 	streq	r0, [r4, -r0, lsl #4]
    215c:	00000074 	andeq	r0, r0, r4, ror r0
    2160:	08070402 	stmdaeq	r7, {r1, sl}
    2164:	02000002 	andeq	r0, r0, #2
    2168:	01bb0801 			; <UNDEFINED> instruction: 0x01bb0801
    216c:	e0040000 	and	r0, r4, r0
    2170:	01000008 	tsteq	r0, r8
    2174:	001f7c15 	andseq	r7, pc, r5, lsl ip	; <UNPREDICTABLE>
    2178:	00001840 	andeq	r1, r0, r0, asr #16
    217c:	9d9c0100 	ldflss	f0, [ip]
    2180:	05000000 	streq	r0, [r0, #-0]
    2184:	01006e65 	tsteq	r0, r5, ror #28
    2188:	00004115 	andeq	r4, r0, r5, lsl r1
    218c:	0020c200 	eoreq	ip, r0, r0, lsl #4
    2190:	11040000 	mrsne	r0, (UNDEF: 4)
    2194:	01000009 	tsteq	r0, r9
    2198:	001f941a 	andseq	r9, pc, sl, lsl r4	; <UNPREDICTABLE>
    219c:	00001440 	andeq	r1, r0, r0, asr #8
    21a0:	cd9c0100 	ldfgts	f0, [ip]
    21a4:	06000000 	streq	r0, [r0], -r0
    21a8:	00000885 	andeq	r0, r0, r5, lsl #17
    21ac:	00411a01 	subeq	r1, r1, r1, lsl #20
    21b0:	50010000 	andpl	r0, r1, r0
    21b4:	0000a006 	andeq	sl, r0, r6
    21b8:	411a0100 	tstmi	sl, r0, lsl #2
    21bc:	01000000 	mrseq	r0, (UNDEF: 0)
    21c0:	df040051 	svcle	0x00040051
    21c4:	01000007 	tsteq	r0, r7
    21c8:	001fa81f 	andseq	sl, pc, pc, lsl r8	; <UNPREDICTABLE>
    21cc:	00001840 	andeq	r1, r0, r0, asr #16
    21d0:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    21d4:	07000000 	streq	r0, [r0, -r0]
    21d8:	00000885 	andeq	r0, r0, r5, lsl #17
    21dc:	00411f01 	subeq	r1, r1, r1, lsl #30
    21e0:	20e30000 	rsccs	r0, r3, r0
    21e4:	d3060000 	movwle	r0, #24576	; 0x6000
    21e8:	01000007 	tsteq	r0, r7
    21ec:	0000411f 	andeq	r4, r0, pc, lsl r1
    21f0:	00510100 	subseq	r0, r1, r0, lsl #2
    21f4:	00088b04 	andeq	r8, r8, r4, lsl #22
    21f8:	c0240100 	eorgt	r0, r4, r0, lsl #2
    21fc:	4c40001f 	mcrrmi	0, 1, r0, r0, cr15
    2200:	01000000 	mrseq	r0, (UNDEF: 0)
    2204:	0001319c 	muleq	r1, ip, r1
    2208:	08850600 	stmeq	r5, {r9, sl}
    220c:	24010000 	strcs	r0, [r1], #-0
    2210:	00000041 	andeq	r0, r0, r1, asr #32
    2214:	fe075001 	cdp2	0, 0, cr5, cr7, cr1, {0}
    2218:	01000008 	tsteq	r0, r8
    221c:	00004124 	andeq	r4, r0, r4, lsr #2
    2220:	00210400 	eoreq	r0, r1, r0, lsl #8
    2224:	3d040000 	stccc	0, cr0, [r4, #-0]
    2228:	01000008 	tsteq	r0, r8
    222c:	00200c30 	eoreq	r0, r0, r0, lsr ip
    2230:	00004c40 	andeq	r4, r0, r0, asr #24
    2234:	639c0100 	orrsvs	r0, ip, #0, 2
    2238:	06000001 	streq	r0, [r0], -r1
    223c:	00000885 	andeq	r0, r0, r5, lsl #17
    2240:	00413001 	subeq	r3, r1, r1
    2244:	50010000 	andpl	r0, r1, r0
    2248:	0008fe07 	andeq	pc, r8, r7, lsl #28
    224c:	41300100 	teqmi	r0, r0, lsl #2
    2250:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    2254:	00000021 	andeq	r0, r0, r1, lsr #32
    2258:	00081904 	andeq	r1, r8, r4, lsl #18
    225c:	583c0100 	ldmdapl	ip!, {r8}
    2260:	84400020 	strbhi	r0, [r0], #-32	; 0xffffffe0
    2264:	01000000 	mrseq	r0, (UNDEF: 0)
    2268:	0001a69c 	muleq	r1, ip, r6
    226c:	08850700 	stmeq	r5, {r8, r9, sl}
    2270:	3c010000 	stccc	0, cr0, [r1], {-0}
    2274:	00000041 	andeq	r0, r0, r1, asr #32
    2278:	00002178 	andeq	r2, r0, r8, ror r1
    227c:	0008fe07 	andeq	pc, r8, r7, lsl #28
    2280:	413c0100 	teqmi	ip, r0, lsl #2
    2284:	b2000000 	andlt	r0, r0, #0
    2288:	07000021 	streq	r0, [r0, -r1, lsr #32]
    228c:	000007d3 	ldrdeq	r0, [r0], -r3
    2290:	00413c01 	subeq	r3, r1, r1, lsl #24
    2294:	21ec0000 	mvncs	r0, r0
    2298:	04000000 	streq	r0, [r0], #-0
    229c:	00000853 	andeq	r0, r0, r3, asr r8
    22a0:	20dc4801 	sbcscs	r4, ip, r1, lsl #16
    22a4:	008c4000 	addeq	r4, ip, r0
    22a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    22ac:	000001e9 	andeq	r0, r0, r9, ror #3
    22b0:	00088507 	andeq	r8, r8, r7, lsl #10
    22b4:	41480100 	mrsmi	r0, (UNDEF: 88)
    22b8:	26000000 	strcs	r0, [r0], -r0
    22bc:	07000022 	streq	r0, [r0, -r2, lsr #32]
    22c0:	000008fe 	strdeq	r0, [r0], -lr
    22c4:	00414801 	subeq	r4, r1, r1, lsl #16
    22c8:	22600000 	rsbcs	r0, r0, #0
    22cc:	f7070000 			; <UNDEFINED> instruction: 0xf7070000
    22d0:	01000008 	tsteq	r0, r8
    22d4:	00004148 	andeq	r4, r0, r8, asr #2
    22d8:	00229a00 	eoreq	r9, r2, r0, lsl #20
    22dc:	3d040000 	stccc	0, cr0, [r4, #-0]
    22e0:	01000002 	tsteq	r0, r2
    22e4:	00216854 	eoreq	r6, r1, r4, asr r8
    22e8:	00004840 	andeq	r4, r0, r0, asr #16
    22ec:	1d9c0100 	ldfnes	f0, [ip]
    22f0:	07000002 	streq	r0, [r0, -r2]
    22f4:	00000885 	andeq	r0, r0, r5, lsl #17
    22f8:	00415401 	subeq	r5, r1, r1, lsl #8
    22fc:	22d40000 	sbcscs	r0, r4, #0
    2300:	fe070000 	cdp2	0, 0, cr0, cr7, cr0, {0}
    2304:	01000008 	tsteq	r0, r8
    2308:	00004154 	andeq	r4, r0, r4, asr r1
    230c:	00230000 	eoreq	r0, r3, r0
    2310:	a0080000 	andge	r0, r8, r0
    2314:	01000008 	tsteq	r0, r8
    2318:	00004860 	andeq	r4, r0, r0, ror #16
    231c:	0021b000 	eoreq	fp, r1, r0
    2320:	00001c40 	andeq	r1, r0, r0, asr #24
    2324:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    2328:	07000002 	streq	r0, [r0, -r2]
    232c:	00000885 	andeq	r0, r0, r5, lsl #17
    2330:	00416001 	subeq	r6, r1, r1
    2334:	233a0000 	teqcs	sl, #0
    2338:	04000000 	streq	r0, [r0], #-0
    233c:	000002a8 	andeq	r0, r0, r8, lsr #5
    2340:	21cc6501 	biccs	r6, ip, r1, lsl #10
    2344:	00184000 	andseq	r4, r8, r0
    2348:	9c010000 	stcls	0, cr0, [r1], {-0}
    234c:	00000278 	andeq	r0, r0, r8, ror r2
    2350:	00088507 	andeq	r8, r8, r7, lsl #10
    2354:	41650100 	cmnmi	r5, r0, lsl #2
    2358:	5b000000 	blpl	2360 <ABORT_STACK_SIZE+0x1f60>
    235c:	06000023 	streq	r0, [r0], -r3, lsr #32
    2360:	000007f5 	strdeq	r0, [r0], -r5
    2364:	00416501 	subeq	r6, r1, r1, lsl #10
    2368:	51010000 	mrspl	r0, (UNDEF: 1)
    236c:	08c80400 	stmiaeq	r8, {sl}^
    2370:	6a010000 	bvs	42378 <IRQ_STACK_SIZE+0x3a378>
    2374:	400021e4 	andmi	r2, r0, r4, ror #3
    2378:	00000018 	andeq	r0, r0, r8, lsl r0
    237c:	02b99c01 	adcseq	r9, r9, #256	; 0x100
    2380:	04070000 	streq	r0, [r7], #-0
    2384:	01000009 	tsteq	r0, r9
    2388:	0000416a 	andeq	r4, r0, sl, ror #2
    238c:	00237c00 	eoreq	r7, r3, r0, lsl #24
    2390:	08f70600 	ldmeq	r7!, {r9, sl}^
    2394:	6a010000 	bvs	4239c <IRQ_STACK_SIZE+0x3a39c>
    2398:	00000041 	andeq	r0, r0, r1, asr #32
    239c:	fe075101 	cdp2	1, 0, cr5, cr7, cr1, {0}
    23a0:	01000008 	tsteq	r0, r8
    23a4:	0000416a 	andeq	r4, r0, sl, ror #2
    23a8:	00239d00 	eoreq	r9, r3, r0, lsl #26
    23ac:	c9090000 	stmdbgt	r9, {}	; <UNPREDICTABLE>
    23b0:	c9000002 	stmdbgt	r0, {r1}
    23b4:	0a000002 	beq	23c4 <ABORT_STACK_SIZE+0x1fc4>
    23b8:	00000064 	andeq	r0, r0, r4, rrx
    23bc:	040b0003 	streq	r0, [fp], #-3
    23c0:	000002cf 	andeq	r0, r0, pc, asr #5
    23c4:	00006b0c 	andeq	r6, r0, ip, lsl #22
    23c8:	08000d00 	stmdaeq	r0, {r8, sl, fp}
    23cc:	03010000 	movweq	r0, #4096	; 0x1000
    23d0:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    23d4:	71a80305 			; <UNDEFINED> instruction: 0x71a80305
    23d8:	070d4001 	streq	r4, [sp, -r1]
    23dc:	01000008 	tsteq	r0, r8
    23e0:	0002b905 	andeq	fp, r2, r5, lsl #18
    23e4:	c8030500 	stmdagt	r3, {r8, sl}
    23e8:	0d400171 	stfeqe	f0, [r0, #-452]	; 0xfffffe3c
    23ec:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
    23f0:	02b90601 	adcseq	r0, r9, #1048576	; 0x100000
    23f4:	03050000 	movweq	r0, #20480	; 0x5000
    23f8:	400171d8 	ldrdmi	r7, [r1], -r8
    23fc:	0008bf0d 	andeq	fp, r8, sp, lsl #30
    2400:	b9080100 	stmdblt	r8, {r8}
    2404:	05000002 	streq	r0, [r0, #-2]
    2408:	0171e803 	cmneq	r1, r3, lsl #16
    240c:	08100d40 	ldmdaeq	r0, {r6, r8, sl, fp}
    2410:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    2414:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2418:	71f80305 	mvnsvc	r0, r5, lsl #6
    241c:	740d4001 	strvc	r4, [sp], #-1
    2420:	01000008 	tsteq	r0, r8
    2424:	0002b90b 	andeq	fp, r2, fp, lsl #18
    2428:	18030500 	stmdane	r3, {r8, sl}
    242c:	0d400172 	stfeqe	f0, [r0, #-456]	; 0xfffffe38
    2430:	00000834 	andeq	r0, r0, r4, lsr r8
    2434:	02b90d01 	adcseq	r0, r9, #1, 26	; 0x40
    2438:	03050000 	movweq	r0, #20480	; 0x5000
    243c:	40017228 	andmi	r7, r1, r8, lsr #4
    2440:	00086c0d 	andeq	r6, r8, sp, lsl #24
    2444:	b90f0100 	stmdblt	pc, {r8}	; <UNPREDICTABLE>
    2448:	05000002 	streq	r0, [r0, #-2]
    244c:	01720803 	cmneq	r2, r3, lsl #16
    2450:	08d90d40 	ldmeq	r9, {r6, r8, sl, fp}^
    2454:	10010000 	andne	r0, r1, r0
    2458:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    245c:	71b80305 			; <UNDEFINED> instruction: 0x71b80305
    2460:	7d0d4001 	stcvc	0, cr4, [sp, #-4]
    2464:	01000008 	tsteq	r0, r8
    2468:	0002b912 	andeq	fp, r2, r2, lsl r9
    246c:	48030500 	stmdami	r3, {r8, sl}
    2470:	0d400172 	stfeqe	f0, [r0, #-456]	; 0xfffffe38
    2474:	000007d8 	ldrdeq	r0, [r0], -r8
    2478:	02b91301 	adcseq	r1, r9, #67108864	; 0x4000000
    247c:	03050000 	movweq	r0, #20480	; 0x5000
    2480:	40017238 	andmi	r7, r1, r8, lsr r2
    2484:	0016b800 	andseq	fp, r6, r0, lsl #16
    2488:	c0000400 	andgt	r0, r0, r0, lsl #8
    248c:	04000005 	streq	r0, [r0], #-5
    2490:	00033f01 	andeq	r3, r3, r1, lsl #30
    2494:	098b0100 	stmibeq	fp, {r8}
    2498:	03100000 	tsteq	r0, #0
    249c:	21fc0000 	mvnscs	r0, r0
    24a0:	1da84000 	stcne	0, cr4, [r8]
    24a4:	041d0000 	ldreq	r0, [sp], #-0
    24a8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    24ac:	000b2504 	andeq	r2, fp, r4, lsl #10
    24b0:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    24b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    24b8:	b4060102 	strlt	r0, [r6], #-258	; 0xfffffefe
    24bc:	02000001 	andeq	r0, r0, #1
    24c0:	01b20801 			; <UNDEFINED> instruction: 0x01b20801
    24c4:	02020000 	andeq	r0, r2, #0
    24c8:	00006a05 	andeq	r6, r0, r5, lsl #20
    24cc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    24d0:	000002be 			; <UNDEFINED> instruction: 0x000002be
    24d4:	0d070402 	cfstrseq	mvf0, [r7, #-8]
    24d8:	02000002 	andeq	r0, r0, #2
    24dc:	01050508 	tsteq	r5, r8, lsl #10
    24e0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    24e4:	00020307 	andeq	r0, r2, r7, lsl #6
    24e8:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    24ec:	0000010a 	andeq	r0, r0, sl, lsl #2
    24f0:	74070402 	strvc	r0, [r7], #-1026	; 0xfffffbfe
    24f4:	04000000 	streq	r0, [r0], #-0
    24f8:	07040204 	streq	r0, [r4, -r4, lsl #4]
    24fc:	00000208 	andeq	r0, r0, r8, lsl #4
    2500:	003a0405 	eorseq	r0, sl, r5, lsl #8
    2504:	04050000 	streq	r0, [r5], #-0
    2508:	00000087 	andeq	r0, r0, r7, lsl #1
    250c:	bb080102 	bllt	20291c <IRQ_STACK_SIZE+0x1fa91c>
    2510:	05000001 	streq	r0, [r0, #-1]
    2514:	00009404 	andeq	r9, r0, r4, lsl #8
    2518:	00870600 	addeq	r0, r7, r0, lsl #12
    251c:	c9070000 	stmdbgt	r7, {}	; <UNPREDICTABLE>
    2520:	02000009 	andeq	r0, r0, #9
    2524:	0000a428 	andeq	sl, r0, r8, lsr #8
    2528:	0ab10800 	beq	fec44530 <IRQ_STACK_BASE+0xbac44530>
    252c:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    2530:	0000bb00 	andeq	fp, r0, r0, lsl #22
    2534:	0a2c0900 	beq	b0493c <STACK_SIZE+0x30493c>
    2538:	00720000 	rsbseq	r0, r2, r0
    253c:	00000000 	andeq	r0, r0, r0
    2540:	000ab307 	andeq	fp, sl, r7, lsl #6
    2544:	99620200 	stmdbls	r2!, {r9}^
    2548:	0a000000 	beq	2550 <ABORT_STACK_SIZE+0x2150>
    254c:	2f560320 	svccs	0x00560320
    2550:	0b000001 	bleq	255c <ABORT_STACK_SIZE+0x215c>
    2554:	000000ed 	andeq	r0, r0, sp, ror #1
    2558:	004f5703 	subeq	r5, pc, r3, lsl #14
    255c:	0b000000 	bleq	2564 <ABORT_STACK_SIZE+0x2164>
    2560:	00000238 	andeq	r0, r0, r8, lsr r2
    2564:	004f5803 	subeq	r5, pc, r3, lsl #16
    2568:	0b040000 	bleq	102570 <IRQ_STACK_SIZE+0xfa570>
    256c:	00000460 	andeq	r0, r0, r0, ror #8
    2570:	004f5903 	subeq	r5, pc, r3, lsl #18
    2574:	0b080000 	bleq	20257c <IRQ_STACK_SIZE+0x1fa57c>
    2578:	00000468 	andeq	r0, r0, r8, ror #8
    257c:	004f5a03 	subeq	r5, pc, r3, lsl #20
    2580:	0b0c0000 	bleq	302588 <IRQ_STACK_SIZE+0x2fa588>
    2584:	000000d5 	ldrdeq	r0, [r0], -r5
    2588:	004f5b03 	subeq	r5, pc, r3, lsl #22
    258c:	0b100000 	bleq	402594 <IRQ_STACK_SIZE+0x3fa594>
    2590:	000000dd 	ldrdeq	r0, [r0], -sp
    2594:	004f5c03 	subeq	r5, pc, r3, lsl #24
    2598:	0b140000 	bleq	5025a0 <IRQ_STACK_SIZE+0x4fa5a0>
    259c:	000000c5 	andeq	r0, r0, r5, asr #1
    25a0:	004f5d03 	subeq	r5, pc, r3, lsl #26
    25a4:	0b180000 	bleq	6025ac <IRQ_STACK_SIZE+0x5fa5ac>
    25a8:	00000288 	andeq	r0, r0, r8, lsl #5
    25ac:	004f5e03 	subeq	r5, pc, r3, lsl #28
    25b0:	001c0000 	andseq	r0, ip, r0
    25b4:	00027c07 	andeq	r7, r2, r7, lsl #24
    25b8:	c65f0300 	ldrbgt	r0, [pc], -r0, lsl #6
    25bc:	0c000000 	stceq	0, cr0, [r0], {-0}
    25c0:	00000a31 	andeq	r0, r0, r1, lsr sl
    25c4:	6401c701 	strvs	ip, [r1], #-1793	; 0xfffff8ff
    25c8:	0d000001 	stceq	0, cr0, [r0, #-4]
    25cc:	c7010078 	smlsdxgt	r1, r8, r0, r0
    25d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    25d4:	0100790d 	tsteq	r0, sp, lsl #18
    25d8:	00002cc7 	andeq	r2, r0, r7, asr #25
    25dc:	0a8d0e00 	beq	fe345de4 <IRQ_STACK_BASE+0xba345de4>
    25e0:	c7010000 	strgt	r0, [r1, -r0]
    25e4:	00000048 	andeq	r0, r0, r8, asr #32
    25e8:	09470f00 	stmdbeq	r7, {r8, r9, sl, fp}^
    25ec:	27010000 	strcs	r0, [r1, -r0]
    25f0:	00002501 	andeq	r2, r0, r1, lsl #10
    25f4:	01820300 	orreq	r0, r2, r0, lsl #6
    25f8:	1e100000 	cdpne	0, 1, cr0, cr0, cr0, {0}
    25fc:	0100000a 	tsteq	r0, sl
    2600:	00250127 	eoreq	r0, r5, r7, lsr #2
    2604:	11000000 	mrsne	r0, (UNDEF: 0)
    2608:	00000b2c 	andeq	r0, r0, ip, lsr #22
    260c:	01017501 	tsteq	r1, r1, lsl #10
    2610:	0000026a 	andeq	r0, r0, sl, ror #4
    2614:	01007812 	tsteq	r0, r2, lsl r8
    2618:	002c0175 	eoreq	r0, ip, r5, ror r1
    261c:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2620:	01750100 	cmneq	r5, r0, lsl #2
    2624:	0000002c 	andeq	r0, r0, ip, lsr #32
    2628:	000a8d10 	andeq	r8, sl, r0, lsl sp
    262c:	01750100 	cmneq	r5, r0, lsl #2
    2630:	0000002c 	andeq	r0, r0, ip, lsr #32
    2634:	000a8b10 	andeq	r8, sl, r0, lsl fp
    2638:	01750100 	cmneq	r5, r0, lsl #2
    263c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2640:	000a1e10 	andeq	r1, sl, r0, lsl lr
    2644:	01750100 	cmneq	r5, r0, lsl #2
    2648:	0000002c 	andeq	r0, r0, ip, lsr #32
    264c:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    2650:	2c017501 	cfstr32cs	mvfx7, [r1], {1}
    2654:	12000000 	andne	r0, r0, #0
    2658:	0100797a 	tsteq	r0, sl, ror r9
    265c:	002c0175 	eoreq	r0, ip, r5, ror r1
    2660:	00130000 	andseq	r0, r3, r0
    2664:	0100000b 	tsteq	r0, fp
    2668:	004f0177 	subeq	r0, pc, r7, ror r1	; <UNPREDICTABLE>
    266c:	10130000 	andsne	r0, r3, r0
    2670:	0100000a 	tsteq	r0, sl
    2674:	004f0177 	subeq	r0, pc, r7, ror r1	; <UNPREDICTABLE>
    2678:	b3130000 	tstlt	r3, #0
    267c:	01000009 	tsteq	r0, r9
    2680:	004f0177 	subeq	r0, pc, r7, ror r1	; <UNPREDICTABLE>
    2684:	d8130000 	ldmdale	r3, {}	; <UNPREDICTABLE>
    2688:	01000009 	tsteq	r0, r9
    268c:	004f0178 	subeq	r0, pc, r8, ror r1	; <UNPREDICTABLE>
    2690:	b8130000 	ldmdalt	r3, {}	; <UNPREDICTABLE>
    2694:	01000009 	tsteq	r0, r9
    2698:	004f0178 	subeq	r0, pc, r8, ror r1	; <UNPREDICTABLE>
    269c:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
    26a0:	79010073 	stmdbvc	r1, {r0, r1, r4, r5, r6}
    26a4:	00003a01 	andeq	r3, r0, r1, lsl #20
    26a8:	73791400 	cmnvc	r9, #0, 8
    26ac:	01790100 	cmneq	r9, r0, lsl #2
    26b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    26b4:	00786314 	rsbseq	r6, r8, r4, lsl r3
    26b8:	3a017901 	bcc	60ac4 <IRQ_STACK_SIZE+0x58ac4>
    26bc:	14000000 	strne	r0, [r0], #-0
    26c0:	01007963 	tsteq	r0, r3, ror #18
    26c4:	003a0179 	eorseq	r0, sl, r9, ror r1
    26c8:	a3130000 	tstge	r3, #0
    26cc:	0100000a 	tsteq	r0, sl
    26d0:	026a017a 	rsbeq	r0, sl, #-2147483618	; 0x8000001e
    26d4:	aa130000 	bge	4c26dc <IRQ_STACK_SIZE+0x4ba6dc>
    26d8:	01000009 	tsteq	r0, r9
    26dc:	027a017b 	rsbseq	r0, sl, #-1073741794	; 0xc000001e
    26e0:	a8130000 	ldmdage	r3, {}	; <UNPREDICTABLE>
    26e4:	0100000a 	tsteq	r0, sl
    26e8:	002c017c 	eoreq	r0, ip, ip, ror r1
    26ec:	15000000 	strne	r0, [r0, #-0]
    26f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    26f4:	0000027a 	andeq	r0, r0, sl, ror r2
    26f8:	00006b16 	andeq	r6, r0, r6, lsl fp
    26fc:	15001f00 	strne	r1, [r0, #-3840]	; 0xfffff100
    2700:	0000003a 	andeq	r0, r0, sl, lsr r0
    2704:	0000028a 	andeq	r0, r0, sl, lsl #5
    2708:	00006b16 	andeq	r6, r0, r6, lsl fp
    270c:	11000700 	tstne	r0, r0, lsl #14
    2710:	00000ae2 	andeq	r0, r0, r2, ror #21
    2714:	0101be01 	tsteq	r1, r1, lsl #28
    2718:	0000034e 	andeq	r0, r0, lr, asr #6
    271c:	01007812 	tsteq	r0, r2, lsl r8
    2720:	002c01be 	strhteq	r0, [ip], -lr
    2724:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2728:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
    272c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2730:	000a8d10 	andeq	r8, sl, r0, lsl sp
    2734:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
    2738:	0000002c 	andeq	r0, r0, ip, lsr #32
    273c:	000a8b10 	andeq	r8, sl, r0, lsl fp
    2740:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
    2744:	0000002c 	andeq	r0, r0, ip, lsr #32
    2748:	000a1e10 	andeq	r1, sl, r0, lsl lr
    274c:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
    2750:	0000002c 	andeq	r0, r0, ip, lsr #32
    2754:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    2758:	2c01be01 	stccs	14, cr11, [r1], {1}
    275c:	12000000 	andne	r0, r0, #0
    2760:	0100797a 	tsteq	r0, sl, ror r9
    2764:	002c01be 	strhteq	r0, [ip], -lr
    2768:	d8130000 	ldmdale	r3, {}	; <UNPREDICTABLE>
    276c:	01000009 	tsteq	r0, r9
    2770:	004f01c0 	subeq	r0, pc, r0, asr #3
    2774:	b8130000 	ldmdalt	r3, {}	; <UNPREDICTABLE>
    2778:	01000009 	tsteq	r0, r9
    277c:	004f01c0 	subeq	r0, pc, r0, asr #3
    2780:	79140000 	ldmdbvc	r4, {}	; <UNPREDICTABLE>
    2784:	c1010073 	tstgt	r1, r3, ror r0
    2788:	00003a01 	andeq	r3, r0, r1, lsl #20
    278c:	73781400 	cmnvc	r8, #0, 8
    2790:	01c10100 	biceq	r0, r1, r0, lsl #2
    2794:	0000003a 	andeq	r0, r0, sl, lsr r0
    2798:	00796314 	rsbseq	r6, r9, r4, lsl r3
    279c:	3a01c101 	bcc	72ba8 <IRQ_STACK_SIZE+0x6aba8>
    27a0:	14000000 	strne	r0, [r0], #-0
    27a4:	01007863 	tsteq	r0, r3, ror #16
    27a8:	003a01c1 	eorseq	r0, sl, r1, asr #3
    27ac:	a3130000 	tstge	r3, #0
    27b0:	0100000a 	tsteq	r0, sl
    27b4:	026a01c2 	rsbeq	r0, sl, #-2147483600	; 0x80000030
    27b8:	aa130000 	bge	4c27c0 <IRQ_STACK_SIZE+0x4ba7c0>
    27bc:	01000009 	tsteq	r0, r9
    27c0:	027a01c3 	rsbseq	r0, sl, #-1073741776	; 0xc0000030
    27c4:	a8130000 	ldmdage	r3, {}	; <UNPREDICTABLE>
    27c8:	0100000a 	tsteq	r0, sl
    27cc:	002c01c4 	eoreq	r0, ip, r4, asr #3
    27d0:	11000000 	mrsne	r0, (UNDEF: 0)
    27d4:	0000092a 	andeq	r0, r0, sl, lsr #18
    27d8:	0101d901 	tsteq	r1, r1, lsl #18
    27dc:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    27e0:	01007812 	tsteq	r0, r2, lsl r8
    27e4:	002c01d9 	ldrdeq	r0, [ip], -r9	; <UNPREDICTABLE>
    27e8:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    27ec:	01d90100 	bicseq	r0, r9, r0, lsl #2
    27f0:	0000002c 	andeq	r0, r0, ip, lsr #32
    27f4:	000a8d10 	andeq	r8, sl, r0, lsl sp
    27f8:	01d90100 	bicseq	r0, r9, r0, lsl #2
    27fc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2800:	000a8b10 	andeq	r8, sl, r0, lsl fp
    2804:	01d90100 	bicseq	r0, r9, r0, lsl #2
    2808:	0000002c 	andeq	r0, r0, ip, lsr #32
    280c:	72747312 	rsbsvc	r7, r4, #1207959552	; 0x48000000
    2810:	01d90100 	bicseq	r0, r9, r0, lsl #2
    2814:	00000081 	andeq	r0, r0, r1, lsl #1
    2818:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    281c:	2c01d901 	stccs	9, cr13, [r1], {1}
    2820:	12000000 	andne	r0, r0, #0
    2824:	0100797a 	tsteq	r0, sl, ror r9
    2828:	002c01d9 	ldrdeq	r0, [ip], -r9	; <UNPREDICTABLE>
    282c:	1e130000 	cdpne	0, 1, cr0, cr3, cr0, {0}
    2830:	0100000a 	tsteq	r0, sl
    2834:	004f01db 	ldrdeq	r0, [pc], #-27	; <UNPREDICTABLE>
    2838:	11000000 	mrsne	r0, (UNDEF: 0)
    283c:	00000a3f 	andeq	r0, r0, pc, lsr sl
    2840:	01023701 	tsteq	r2, r1, lsl #14
    2844:	0000042a 	andeq	r0, r0, sl, lsr #8
    2848:	01007812 	tsteq	r0, r2, lsl r8
    284c:	002c0237 	eoreq	r0, ip, r7, lsr r2
    2850:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2854:	02370100 	eorseq	r0, r7, #0, 2
    2858:	0000002c 	andeq	r0, r0, ip, lsr #32
    285c:	000a8d10 	andeq	r8, sl, r0, lsl sp
    2860:	02370100 	eorseq	r0, r7, #0, 2
    2864:	0000002c 	andeq	r0, r0, ip, lsr #32
    2868:	000a8b10 	andeq	r8, sl, r0, lsl fp
    286c:	02370100 	eorseq	r0, r7, #0, 2
    2870:	0000002c 	andeq	r0, r0, ip, lsr #32
    2874:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    2878:	2c023701 	stccs	7, cr3, [r2], {1}
    287c:	12000000 	andne	r0, r0, #0
    2880:	0100797a 	tsteq	r0, sl, ror r9
    2884:	002c0237 	eoreq	r0, ip, r7, lsr r2
    2888:	66120000 	ldrvs	r0, [r2], -r0
    288c:	0100746d 	tsteq	r0, sp, ror #8
    2890:	00810237 	addeq	r0, r1, r7, lsr r2
    2894:	14170000 	ldrne	r0, [r7], #-0
    2898:	01007061 	tsteq	r0, r1, rrx
    289c:	00bb0239 	adcseq	r0, fp, r9, lsr r2
    28a0:	17130000 	ldrne	r0, [r3, -r0]
    28a4:	0100000a 	tsteq	r0, sl
    28a8:	042a023a 	strteq	r0, [sl], #-570	; 0xfffffdc6
    28ac:	15000000 	strne	r0, [r0, #-0]
    28b0:	00000087 	andeq	r0, r0, r7, lsl #1
    28b4:	0000043a 	andeq	r0, r0, sl, lsr r4
    28b8:	00006b16 	andeq	r6, r0, r6, lsl fp
    28bc:	1800ff00 	stmdane	r0, {r8, r9, sl, fp, ip, sp, lr, pc}
    28c0:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    28c4:	400021fc 	strdmi	r2, [r0], -ip
    28c8:	000007c4 	andeq	r0, r0, r4, asr #15
    28cc:	072c9c01 	streq	r9, [ip, -r1, lsl #24]!
    28d0:	c3190000 	tstgt	r9, #0
    28d4:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
    28d8:	19000023 	stmdbne	r0, {r0, r1, r5}
    28dc:	000003cd 	andeq	r0, r0, sp, asr #7
    28e0:	000023df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    28e4:	0003d719 	andeq	sp, r3, r9, lsl r7
    28e8:	00240000 	eoreq	r0, r4, r0
    28ec:	03e31900 	mvneq	r1, #0, 18
    28f0:	24210000 	strtcs	r0, [r1], #-0
    28f4:	ef190000 	svc	0x00190000
    28f8:	42000003 	andmi	r0, r0, #3
    28fc:	1a000024 	bne	2994 <ABORT_STACK_SIZE+0x2594>
    2900:	000003fa 	strdeq	r0, [r0], -sl
    2904:	1a049102 	bne	126d14 <IRQ_STACK_SIZE+0x11ed14>
    2908:	00000405 	andeq	r0, r0, r5, lsl #8
    290c:	17089102 	strne	r9, [r8, -r2, lsl #2]
    2910:	0004121b 	andeq	r1, r4, fp, lsl r2
    2914:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    2918:	041d1b7d 	ldreq	r1, [sp], #-2941	; 0xfffff483
    291c:	91030000 	mrsls	r0, (UNDEF: 3)
    2920:	051a7dd0 	ldreq	r7, [sl, #-3536]	; 0xfffff230
    2924:	06000004 	streq	r0, [r0], -r4
    2928:	016ecc03 	cmneq	lr, r3, lsl #24
    292c:	fa1c9f40 	blx	72a634 <IRQ_STACK_SIZE+0x722634>
    2930:	03000003 	movweq	r0, #3
    2934:	0003ef1c 	andeq	lr, r3, ip, lsl pc
    2938:	e31c0300 	tst	ip, #0, 6
    293c:	00000003 	andeq	r0, r0, r3
    2940:	0003d71d 	andeq	sp, r3, sp, lsl r7
    2944:	1cffff00 	ldclne	15, cr15, [pc]	; 294c <ABORT_STACK_SIZE+0x254c>
    2948:	000003cd 	andeq	r0, r0, sp, asr #7
    294c:	03c31c00 	biceq	r1, r3, #0, 24
    2950:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2954:	0000034e 	andeq	r0, r0, lr, asr #6
    2958:	40002218 	andmi	r2, r0, r8, lsl r2
    295c:	00000758 	andeq	r0, r0, r8, asr r7
    2960:	0c023e01 	stceq	14, cr3, [r2], {1}
    2964:	19000007 	stmdbne	r0, {r0, r1, r2}
    2968:	0000035b 	andeq	r0, r0, fp, asr r3
    296c:	0000246e 	andeq	r2, r0, lr, ror #8
    2970:	0003651c 	andeq	r6, r3, ip, lsl r5
    2974:	6f1d0000 	svcvs	0x001d0000
    2978:	ff000003 			; <UNDEFINED> instruction: 0xff000003
    297c:	037b1cff 	cmneq	fp, #65280	; 0xff00
    2980:	1c000000 	stcne	0, cr0, [r0], {-0}
    2984:	00000393 	muleq	r0, r3, r3
    2988:	039e1c03 	orrseq	r1, lr, #768	; 0x300
    298c:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    2990:	00000387 	andeq	r0, r0, r7, lsl #7
    2994:	000024bf 			; <UNDEFINED> instruction: 0x000024bf
    2998:	0007581f 	andeq	r5, r7, pc, lsl r8
    299c:	03a92000 			; <UNDEFINED> instruction: 0x03a92000
    29a0:	253d0000 	ldrcs	r0, [sp, #-0]!
    29a4:	821e0000 	andshi	r0, lr, #0
    29a8:	18000001 	stmdane	r0, {r0}
    29ac:	90400022 	subls	r0, r0, r2, lsr #32
    29b0:	01000007 	tsteq	r0, r7
    29b4:	063f01e4 	ldrteq	r0, [pc], -r4, ror #3
    29b8:	99190000 	ldmdbls	r9, {}	; <UNPREDICTABLE>
    29bc:	87000001 	strhi	r0, [r0, -r1]
    29c0:	19000025 	stmdbne	r0, {r0, r2, r5}
    29c4:	000001a3 	andeq	r0, r0, r3, lsr #3
    29c8:	000025a7 	andeq	r2, r0, r7, lsr #11
    29cc:	0001af19 	andeq	sl, r1, r9, lsl pc
    29d0:	00258700 	eoreq	r8, r5, r0, lsl #14
    29d4:	01c71900 	biceq	r1, r7, r0, lsl #18
    29d8:	25cb0000 	strbcs	r0, [fp]
    29dc:	d2190000 	andsle	r0, r9, #0
    29e0:	cb000001 	blgt	29ec <ABORT_STACK_SIZE+0x25ec>
    29e4:	19000025 	stmdbne	r0, {r0, r2, r5}
    29e8:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
    29ec:	000025eb 	andeq	r2, r0, fp, ror #11
    29f0:	00018f19 	andeq	r8, r1, r9, lsl pc
    29f4:	00261b00 	eoreq	r1, r6, r0, lsl #22
    29f8:	07901f00 	ldreq	r1, [r0, r0, lsl #30]
    29fc:	dd200000 	stcle	0, cr0, [r0, #-0]
    2a00:	3d000001 	stccc	0, cr0, [r0, #-4]
    2a04:	20000026 	andcs	r0, r0, r6, lsr #32
    2a08:	000001e9 	andeq	r0, r0, r9, ror #3
    2a0c:	00002675 	andeq	r2, r0, r5, ror r6
    2a10:	0001f520 	andeq	pc, r1, r0, lsr #10
    2a14:	0026ad00 	eoreq	sl, r6, r0, lsl #26
    2a18:	02012000 	andeq	r2, r1, #0
    2a1c:	26d50000 	ldrbcs	r0, [r5], r0
    2a20:	0d200000 	stceq	0, cr0, [r0, #-0]
    2a24:	43000002 	movwmi	r0, #2
    2a28:	20000027 	andcs	r0, r0, r7, lsr #32
    2a2c:	00000219 	andeq	r0, r0, r9, lsl r2
    2a30:	00002763 	andeq	r2, r0, r3, ror #14
    2a34:	00022420 	andeq	r2, r2, r0, lsr #8
    2a38:	0027a100 	eoreq	sl, r7, r0, lsl #2
    2a3c:	022f2000 	eoreq	r2, pc, #0
    2a40:	27b50000 	ldrcs	r0, [r5, r0]!
    2a44:	3a200000 	bcc	802a4c <STACK_SIZE+0x2a4c>
    2a48:	a1000002 	tstge	r0, r2
    2a4c:	1b000028 	blne	2af4 <ABORT_STACK_SIZE+0x26f4>
    2a50:	00000245 	andeq	r0, r0, r5, asr #4
    2a54:	7db09103 	ldfvcd	f1, [r0, #12]!
    2a58:	0002511b 	andeq	r5, r2, fp, lsl r1
    2a5c:	a8910300 	ldmge	r1, {r8, r9}
    2a60:	025d217d 	subseq	r2, sp, #1073741855	; 0x4000001f
    2a64:	3a1e0000 	bcc	782a6c <IRQ_STACK_SIZE+0x77aa6c>
    2a68:	44000001 	strmi	r0, [r0], #-1
    2a6c:	c8400024 	stmdagt	r0, {r2, r5}^
    2a70:	01000007 	tsteq	r0, r7
    2a74:	061101ae 	ldreq	r0, [r1], -lr, lsr #3
    2a78:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    2a7c:	fd000001 	stc2	0, cr0, [r0, #-4]
    2a80:	19000028 	stmdbne	r0, {r3, r5}
    2a84:	0000014f 	andeq	r0, r0, pc, asr #2
    2a88:	0000292c 	andeq	r2, r0, ip, lsr #18
    2a8c:	00014619 	andeq	r4, r1, r9, lsl r6
    2a90:	00296600 	eoreq	r6, r9, r0, lsl #12
    2a94:	3a220000 	bcc	882a9c <STACK_SIZE+0x82a9c>
    2a98:	b4000001 	strlt	r0, [r0], #-1
    2a9c:	08400025 	stmdaeq	r0, {r0, r2, r5}^
    2aa0:	01000001 	tsteq	r0, r1
    2aa4:	581901b7 	ldmdapl	r9, {r0, r1, r2, r4, r5, r7, r8}
    2aa8:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    2aac:	19000029 	stmdbne	r0, {r0, r3, r5}
    2ab0:	0000014f 	andeq	r0, r0, pc, asr #2
    2ab4:	00002a03 	andeq	r2, r0, r3, lsl #20
    2ab8:	00014619 	andeq	r4, r1, r9, lsl r6
    2abc:	002a3d00 	eoreq	r3, sl, r0, lsl #26
    2ac0:	00000000 	andeq	r0, r0, r0
    2ac4:	00028a23 	andeq	r8, r2, r3, lsr #20
    2ac8:	00224400 	eoreq	r4, r2, r0, lsl #8
    2acc:	0007f040 	andeq	pc, r7, r0, asr #32
    2ad0:	01e90100 	mvneq	r0, r0, lsl #2
    2ad4:	0002a119 	andeq	sl, r2, r9, lsl r1
    2ad8:	002aa700 	eoreq	sl, sl, r0, lsl #14
    2adc:	02ab1900 	adceq	r1, fp, #0, 18
    2ae0:	2abb0000 	bcs	feec2ae8 <IRQ_STACK_BASE+0xbaec2ae8>
    2ae4:	b7190000 	ldrlt	r0, [r9, -r0]
    2ae8:	a7000002 	strge	r0, [r0, -r2]
    2aec:	1900002a 	stmdbne	r0, {r1, r3, r5}
    2af0:	000002cf 	andeq	r0, r0, pc, asr #5
    2af4:	00002ad1 	ldrdeq	r2, [r0], -r1
    2af8:	0002da19 	andeq	sp, r2, r9, lsl sl
    2afc:	002ad100 	eoreq	sp, sl, r0, lsl #2
    2b00:	02c31900 	sbceq	r1, r3, #0, 18
    2b04:	2ae50000 	bcs	ff942b0c <IRQ_STACK_BASE+0xbb942b0c>
    2b08:	97190000 	ldrls	r0, [r9, -r0]
    2b0c:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
    2b10:	1f00002a 	svcne	0x0000002a
    2b14:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2b18:	0002e521 	andeq	lr, r2, r1, lsr #10
    2b1c:	02f12000 	rscseq	r2, r1, #0
    2b20:	2b1e0000 	blcs	782b28 <IRQ_STACK_SIZE+0x77ab28>
    2b24:	fd200000 	stc2	0, cr0, [r0, #-0]
    2b28:	32000002 	andcc	r0, r0, #2
    2b2c:	2000002b 	andcs	r0, r0, fp, lsr #32
    2b30:	00000308 	andeq	r0, r0, r8, lsl #6
    2b34:	00002b64 	andeq	r2, r0, r4, ror #22
    2b38:	00031320 	andeq	r1, r3, r0, lsr #6
    2b3c:	002bae00 	eoreq	sl, fp, r0, lsl #28
    2b40:	031e2000 	tsteq	lr, #0
    2b44:	2be60000 	blcs	ff982b4c <IRQ_STACK_BASE+0xbb982b4c>
    2b48:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    2b4c:	03000003 	movweq	r0, #3
    2b50:	1b7db091 	blne	1f6ed9c <STACK_SIZE+0x176ed9c>
    2b54:	00000335 	andeq	r0, r0, r5, lsr r3
    2b58:	7da89103 	stfvcd	f1, [r8, #12]!
    2b5c:	00034121 	andeq	r4, r3, r1, lsr #2
    2b60:	013a2300 	teqeq	sl, r0, lsl #6
    2b64:	27ac0000 	strcs	r0, [ip, r0]!
    2b68:	08104000 	ldmdaeq	r0, {lr}
    2b6c:	d2010000 	andle	r0, r1, #0
    2b70:	01581901 	cmpeq	r8, r1, lsl #18
    2b74:	2c660000 	stclcs	0, cr0, [r6], #-0
    2b78:	4f190000 	svcmi	0x00190000
    2b7c:	79000001 	stmdbvc	r0, {r0}
    2b80:	1900002c 	stmdbne	r0, {r2, r3, r5}
    2b84:	00000146 	andeq	r0, r0, r6, asr #2
    2b88:	00002cc0 	andeq	r2, r0, r0, asr #25
    2b8c:	00000000 	andeq	r0, r0, r0
    2b90:	223c2400 	eorscs	r2, ip, #0, 8
    2b94:	168e4000 	strne	r4, [lr], r0
    2b98:	01250000 	teqeq	r5, r0
    2b9c:	0c910252 	lfmeq	f0, 4, [r1], {82}	; 0x52
    2ba0:	05510125 	ldrbeq	r0, [r1, #-293]	; 0xfffffedb
    2ba4:	016ecc03 	cmneq	lr, r3, lsl #24
    2ba8:	50012540 	andpl	r2, r1, r0, asr #10
    2bac:	00007402 	andeq	r7, r0, r2, lsl #8
    2bb0:	0af62600 	beq	ffd8c3b8 <IRQ_STACK_BASE+0xbbd8c3b8>
    2bb4:	3a010000 	bcc	42bbc <IRQ_STACK_SIZE+0x3abbc>
    2bb8:	400029c0 	andmi	r2, r0, r0, asr #19
    2bbc:	00000004 	andeq	r0, r0, r4
    2bc0:	075a9c01 	ldrbeq	r9, [sl, -r1, lsl #24]
    2bc4:	c4270000 	strtgt	r0, [r7], #-0
    2bc8:	01000009 	tsteq	r0, r9
    2bcc:	0000743a 	andeq	r7, r0, sl, lsr r4
    2bd0:	28500100 	ldmdacs	r0, {r8}^
    2bd4:	00000af0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2bd8:	00743c01 	rsbseq	r3, r4, r1, lsl #24
    2bdc:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    2be0:	000009f7 	strdeq	r0, [r0], -r7
    2be4:	2a014301 	bcs	537f0 <IRQ_STACK_SIZE+0x4b7f0>
    2be8:	0000075a 	andeq	r0, r0, sl, asr r7
    2bec:	400029c4 	andmi	r2, r0, r4, asr #19
    2bf0:	00000068 	andeq	r0, r0, r8, rrx
    2bf4:	a9269c01 	stmdbge	r6!, {r0, sl, fp, ip, pc}
    2bf8:	01000001 	tsteq	r0, r1
    2bfc:	002a2c4f 	eoreq	r2, sl, pc, asr #24
    2c00:	0001c840 	andeq	ip, r1, r0, asr #16
    2c04:	969c0100 	ldrls	r0, [ip], r0, lsl #2
    2c08:	2b000007 	blcs	2c2c <ABORT_STACK_SIZE+0x282c>
    2c0c:	0000075a 	andeq	r0, r0, sl, asr r7
    2c10:	40002a2c 	andmi	r2, r0, ip, lsr #20
    2c14:	00000840 	andeq	r0, r0, r0, asr #16
    2c18:	26005101 	strcs	r5, [r0], -r1, lsl #2
    2c1c:	00000172 	andeq	r0, r0, r2, ror r1
    2c20:	2bf47b01 	blcs	ffd2182c <IRQ_STACK_BASE+0xbbd2182c>
    2c24:	01744000 	cmneq	r4, r0
    2c28:	9c010000 	stcls	0, cr0, [r1], {-0}
    2c2c:	00000802 	andeq	r0, r0, r2, lsl #16
    2c30:	0064692c 	rsbeq	r6, r4, ip, lsr #18
    2c34:	002c7b01 	eoreq	r7, ip, r1, lsl #22
    2c38:	2d2a0000 	stccs	0, cr0, [sl, #-0]
    2c3c:	652d0000 	strvs	r0, [sp, #-0]!
    2c40:	7b01006e 	blvc	42e00 <IRQ_STACK_SIZE+0x3ae00>
    2c44:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c48:	e52e5101 	str	r5, [lr, #-257]!	; 0xfffffeff
    2c4c:	01000000 	mrseq	r0, (UNDEF: 0)
    2c50:	0008027b 	andeq	r0, r8, fp, ror r2
    2c54:	002d7600 	eoreq	r7, sp, r0, lsl #12
    2c58:	0a9b2f00 	beq	fe6ce860 <IRQ_STACK_BASE+0xba6ce860>
    2c5c:	7d010000 	stcvc	0, cr0, [r1, #-0]
    2c60:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c64:	00002d97 	muleq	r0, r7, sp
    2c68:	000a062f 	andeq	r0, sl, pc, lsr #12
    2c6c:	2c7e0100 	ldfcse	f0, [lr], #-0
    2c70:	b5000000 	strlt	r0, [r0, #-0]
    2c74:	2f00002d 	svccs	0x0000002d
    2c78:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2c7c:	002c7f01 	eoreq	r7, ip, r1, lsl #30
    2c80:	2dd50000 	ldclcs	0, cr0, [r5]
    2c84:	05000000 	streq	r0, [r0, #-0]
    2c88:	00012f04 	andeq	r2, r1, r4, lsl #30
    2c8c:	02962600 	addseq	r2, r6, #0, 12
    2c90:	a1010000 	mrsge	r0, (UNDEF: 1)
    2c94:	40002d68 	andmi	r2, r0, r8, ror #26
    2c98:	0000017c 	andeq	r0, r0, ip, ror r1
    2c9c:	08659c01 	stmdaeq	r5!, {r0, sl, fp, ip, pc}^
    2ca0:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    2ca4:	a1010064 	tstge	r1, r4, rrx
    2ca8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2cac:	00002df3 	strdeq	r2, [r0], -r3
    2cb0:	006e652d 	rsbeq	r6, lr, sp, lsr #10
    2cb4:	002ca101 	eoreq	sl, ip, r1, lsl #2
    2cb8:	51010000 	mrspl	r0, (UNDEF: 1)
    2cbc:	000a9b2f 	andeq	r9, sl, pc, lsr #22
    2cc0:	2ca30100 	stfcss	f0, [r3]
    2cc4:	3f000000 	svccc	0x00000000
    2cc8:	2f00002e 	svccs	0x0000002e
    2ccc:	00000a06 	andeq	r0, r0, r6, lsl #20
    2cd0:	002ca401 	eoreq	sl, ip, r1, lsl #8
    2cd4:	2e5d0000 	cdpcs	0, 5, cr0, cr13, cr0, {0}
    2cd8:	df2f0000 	svcle	0x002f0000
    2cdc:	01000009 	tsteq	r0, r9
    2ce0:	00002ca5 	andeq	r2, r0, r5, lsr #25
    2ce4:	002e7100 	eoreq	r7, lr, r0, lsl #2
    2ce8:	3a180000 	bcc	602cf0 <IRQ_STACK_SIZE+0x5facf0>
    2cec:	e4000001 	str	r0, [r0], #-1
    2cf0:	3040002e 	subcc	r0, r0, lr, lsr #32
    2cf4:	01000000 	mrseq	r0, (UNDEF: 0)
    2cf8:	0008909c 	muleq	r8, ip, r0
    2cfc:	01461a00 	cmpeq	r6, r0, lsl #20
    2d00:	50010000 	andpl	r0, r1, r0
    2d04:	00014f19 	andeq	r4, r1, r9, lsl pc
    2d08:	002e8f00 	eoreq	r8, lr, r0, lsl #30
    2d0c:	01581a00 	cmpeq	r8, r0, lsl #20
    2d10:	52010000 	andpl	r0, r1, #0
    2d14:	096e3000 	stmdbeq	lr!, {ip, sp}^
    2d18:	cc010000 	stcgt	0, cr0, [r1], {-0}
    2d1c:	0000004f 	andeq	r0, r0, pc, asr #32
    2d20:	40002f14 	andmi	r2, r0, r4, lsl pc
    2d24:	00000028 	andeq	r0, r0, r8, lsr #32
    2d28:	08c49c01 	stmiaeq	r4, {r0, sl, fp, ip, pc}^
    2d2c:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    2d30:	2ccc0100 	stfcse	f0, [ip], {0}
    2d34:	b0000000 	andlt	r0, r0, r0
    2d38:	2c00002e 	stccs	0, cr0, [r0], {46}	; 0x2e
    2d3c:	cc010079 	stcgt	0, cr0, [r1], {121}	; 0x79
    2d40:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d44:	00002ed1 	ldrdeq	r2, [r0], -r1
    2d48:	0b0f3000 	bleq	3ced50 <IRQ_STACK_SIZE+0x3c6d50>
    2d4c:	d1010000 	mrsle	r0, (UNDEF: 1)
    2d50:	00000072 	andeq	r0, r0, r2, ror r0
    2d54:	40002f3c 	andmi	r2, r0, ip, lsr pc
    2d58:	00000024 	andeq	r0, r0, r4, lsr #32
    2d5c:	08f69c01 	ldmeq	r6!, {r0, sl, fp, ip, pc}^
    2d60:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    2d64:	2cd10100 	ldfcse	f0, [r1], {0}
    2d68:	f2000000 	vhadd.s8	d0, d0, d0
    2d6c:	2d00002e 	stccs	0, cr0, [r0, #-184]	; 0xffffff48
    2d70:	d1010079 	tstle	r1, r9, ror r0
    2d74:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d78:	26005101 	strcs	r5, [r0], -r1, lsl #2
    2d7c:	00000091 	muleq	r0, r1, r0
    2d80:	2f60d601 	svccs	0x0060d601
    2d84:	00884000 	addeq	r4, r8, r0
    2d88:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d8c:	0000094d 	andeq	r0, r0, sp, asr #18
    2d90:	01007831 	tsteq	r0, r1, lsr r8
    2d94:	00002cd8 	ldrdeq	r2, [r0], -r8
    2d98:	002f1300 	eoreq	r1, pc, r0, lsl #6
    2d9c:	00793100 	rsbseq	r3, r9, r0, lsl #2
    2da0:	002cd801 	eoreq	sp, ip, r1, lsl #16
    2da4:	2f320000 	svccs	0x00320000
    2da8:	3a320000 	bcc	c82db0 <STACK_SIZE+0x482db0>
    2dac:	a0000001 	andge	r0, r0, r1
    2db0:	6840002f 	stmdavs	r0, {r0, r1, r2, r3, r5}^
    2db4:	01000008 	tsteq	r0, r8
    2db8:	015819de 	ldrsbeq	r1, [r8, #-158]	; 0xffffff62
    2dbc:	2f510000 	svccs	0x00510000
    2dc0:	4f330000 	svcmi	0x00330000
    2dc4:	19000001 	stmdbne	r0, {r0}
    2dc8:	00000146 	andeq	r0, r0, r6, asr #2
    2dcc:	00002f65 	andeq	r2, r0, r5, ror #30
    2dd0:	51260000 	teqpl	r6, r0
    2dd4:	01000009 	tsteq	r0, r9
    2dd8:	002fe8e3 	eoreq	lr, pc, r3, ror #17
    2ddc:	00008840 	andeq	r8, r0, r0, asr #16
    2de0:	af9c0100 	svcge	0x009c0100
    2de4:	2e000009 	cdpcs	0, 0, cr0, cr0, cr9, {0}
    2de8:	00000a8d 	andeq	r0, r0, sp, lsl #21
    2dec:	002ce301 	eoreq	lr, ip, r1, lsl #6
    2df0:	2f850000 	svccs	0x00850000
    2df4:	78310000 	ldmdavc	r1!, {}	; <UNPREDICTABLE>
    2df8:	2ce50100 	stfcse	f0, [r5]
    2dfc:	a6000000 	strge	r0, [r0], -r0
    2e00:	3100002f 	tstcc	r0, pc, lsr #32
    2e04:	e5010079 	str	r0, [r1, #-121]	; 0xffffff87
    2e08:	0000002c 	andeq	r0, r0, ip, lsr #32
    2e0c:	00002fc5 	andeq	r2, r0, r5, asr #31
    2e10:	00013a32 	andeq	r3, r1, r2, lsr sl
    2e14:	00302800 	eorseq	r2, r0, r0, lsl #16
    2e18:	00088040 	andeq	r8, r8, r0, asr #32
    2e1c:	33eb0100 	mvncc	r0, #0, 2
    2e20:	00000158 	andeq	r0, r0, r8, asr r1
    2e24:	00014f33 	andeq	r4, r1, r3, lsr pc
    2e28:	01461900 	cmpeq	r6, r0, lsl #18
    2e2c:	2fe40000 	svccs	0x00e40000
    2e30:	00000000 	andeq	r0, r0, r0
    2e34:	000a4a26 	andeq	r4, sl, r6, lsr #20
    2e38:	70f00100 	rscsvc	r0, r0, r0, lsl #2
    2e3c:	14400030 	strbne	r0, [r0], #-48	; 0xffffffd0
    2e40:	01000000 	mrseq	r0, (UNDEF: 0)
    2e44:	0009e79c 	muleq	r9, ip, r7
    2e48:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    2e4c:	09e7f001 	stmibeq	r7!, {r0, ip, sp, lr, pc}^
    2e50:	50010000 	andpl	r0, r1, r0
    2e54:	0100792d 	tsteq	r0, sp, lsr #18
    2e58:	0009e7f0 	strdeq	lr, [r9], -r0
    2e5c:	2d510100 	ldfcse	f0, [r1, #-0]
    2e60:	01007066 	tsteq	r0, r6, rrx
    2e64:	0009edf0 	strdeq	lr, [r9], -r0
    2e68:	00520100 	subseq	r0, r2, r0, lsl #2
    2e6c:	002c0405 	eoreq	r0, ip, r5, lsl #8
    2e70:	04050000 	streq	r0, [r5], #-0
    2e74:	000009f3 	strdeq	r0, [r0], -r3
    2e78:	00004806 	andeq	r4, r0, r6, lsl #16
    2e7c:	022b2600 	eoreq	r2, fp, #0, 12
    2e80:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    2e84:	40003084 	andmi	r3, r0, r4, lsl #1
    2e88:	000000a4 	andeq	r0, r0, r4, lsr #1
    2e8c:	0a959c01 	beq	fe569e98 <IRQ_STACK_BASE+0xba569e98>
    2e90:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    2e94:	2cf60100 	ldfcse	f0, [r6]
    2e98:	01000000 	mrseq	r0, (UNDEF: 0)
    2e9c:	00792c50 	rsbseq	r2, r9, r0, asr ip
    2ea0:	002cf601 	eoreq	pc, ip, r1, lsl #12
    2ea4:	30040000 	andcc	r0, r4, r0
    2ea8:	662c0000 	strtvs	r0, [ip], -r0
    2eac:	f6010070 			; <UNDEFINED> instruction: 0xf6010070
    2eb0:	000009ed 	andeq	r0, r0, sp, ror #19
    2eb4:	00003023 	andeq	r3, r0, r3, lsr #32
    2eb8:	0009e42f 	andeq	lr, r9, pc, lsr #8
    2ebc:	2cf80100 	ldfcse	f0, [r8]
    2ec0:	44000000 	strmi	r0, [r0], #-0
    2ec4:	2f000030 	svccs	0x00000030
    2ec8:	00000a5b 	andeq	r0, r0, fp, asr sl
    2ecc:	002cf801 	eoreq	pc, ip, r1, lsl #16
    2ed0:	30570000 	subscc	r0, r7, r0
    2ed4:	78310000 	ldmdavc	r1!, {}	; <UNPREDICTABLE>
    2ed8:	f9010078 			; <UNDEFINED> instruction: 0xf9010078
    2edc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2ee0:	0000306a 	andeq	r3, r0, sl, rrx
    2ee4:	00797931 	rsbseq	r7, r9, r1, lsr r9
    2ee8:	002cf901 	eoreq	pc, ip, r1, lsl #18
    2eec:	30890000 	addcc	r0, r9, r0
    2ef0:	3a320000 	bcc	c82ef8 <STACK_SIZE+0x482ef8>
    2ef4:	d0000001 	andle	r0, r0, r1
    2ef8:	98400030 	stmdals	r0, {r4, r5}^
    2efc:	01000008 	tsteq	r0, r8
    2f00:	015819ff 	ldrsheq	r1, [r8, #-159]	; 0xffffff61
    2f04:	30a80000 	adccc	r0, r8, r0
    2f08:	4f330000 	svcmi	0x00330000
    2f0c:	19000001 	stmdbne	r0, {r0}
    2f10:	00000146 	andeq	r0, r0, r6, asr #2
    2f14:	000030d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    2f18:	7c340000 	ldcvc	0, cr0, [r4], #-0
    2f1c:	01000009 	tsteq	r0, r9
    2f20:	31280104 	teqcc	r8, r4, lsl #2
    2f24:	008c4000 	addeq	r4, ip, r0
    2f28:	9c010000 	stcls	0, cr0, [r1], {-0}
    2f2c:	00000b3e 	andeq	r0, r0, lr, lsr fp
    2f30:	01007835 	tsteq	r0, r5, lsr r8
    2f34:	002c0104 	eoreq	r0, ip, r4, lsl #2
    2f38:	50010000 	andpl	r0, r1, r0
    2f3c:	01007936 	tsteq	r0, r6, lsr r9
    2f40:	002c0104 	eoreq	r0, ip, r4, lsl #2
    2f44:	30f80000 	rscscc	r0, r8, r0
    2f48:	66360000 	ldrtvs	r0, [r6], -r0
    2f4c:	04010070 	streq	r0, [r1], #-112	; 0xffffff90
    2f50:	0009ed01 	andeq	lr, r9, r1, lsl #26
    2f54:	00311900 	eorseq	r1, r1, r0, lsl #18
    2f58:	09e43700 	stmibeq	r4!, {r8, r9, sl, ip, sp}^
    2f5c:	04010000 	streq	r0, [r1], #-0
    2f60:	00002c01 	andeq	r2, r0, r1, lsl #24
    2f64:	00313a00 	eorseq	r3, r1, r0, lsl #20
    2f68:	0a5b3800 	beq	16d0f70 <STACK_SIZE+0xed0f70>
    2f6c:	04010000 	streq	r0, [r1], #-0
    2f70:	00002c01 	andeq	r2, r0, r1, lsl #24
    2f74:	00910200 	addseq	r0, r1, r0, lsl #4
    2f78:	00787839 	rsbseq	r7, r8, r9, lsr r8
    2f7c:	2c010601 	stccs	6, cr0, [r1], {1}
    2f80:	5b000000 	blpl	2f88 <ABORT_STACK_SIZE+0x2b88>
    2f84:	39000031 	stmdbcc	r0, {r0, r4, r5}
    2f88:	01007979 	tsteq	r0, r9, ror r9
    2f8c:	002c0106 	eoreq	r0, ip, r6, lsl #2
    2f90:	316f0000 	cmncc	pc, r0
    2f94:	3a230000 	bcc	8c2f9c <STACK_SIZE+0xc2f9c>
    2f98:	68000001 	stmdavs	r0, {r0}
    2f9c:	b0400031 	sublt	r0, r0, r1, lsr r0
    2fa0:	01000008 	tsteq	r0, r8
    2fa4:	5819010c 	ldmdapl	r9, {r2, r3, r8}
    2fa8:	b8000001 	stmdalt	r0, {r0}
    2fac:	19000031 	stmdbne	r0, {r0, r4, r5}
    2fb0:	0000014f 	andeq	r0, r0, pc, asr #2
    2fb4:	000031d7 	ldrdeq	r3, [r0], -r7
    2fb8:	00014619 	andeq	r4, r1, r9, lsl r6
    2fbc:	0031ea00 	eorseq	lr, r1, r0, lsl #20
    2fc0:	34000000 	strcc	r0, [r0], #-0
    2fc4:	0000004d 	andeq	r0, r0, sp, asr #32
    2fc8:	b4011101 	strlt	r1, [r1], #-257	; 0xfffffeff
    2fcc:	28400031 	stmdacs	r0, {r0, r4, r5}^
    2fd0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fd4:	000b719c 	muleq	fp, ip, r1
    2fd8:	02da3800 	sbcseq	r3, sl, #0, 16
    2fdc:	11010000 	mrsne	r0, (UNDEF: 1)
    2fe0:	00002c01 	andeq	r2, r0, r1, lsl #24
    2fe4:	38500100 	ldmdacc	r0, {r8}^
    2fe8:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    2fec:	2c011101 	stfcss	f1, [r1], {1}
    2ff0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ff4:	38340051 	ldmdacc	r4!, {r0, r4, r6}
    2ff8:	01000001 	tsteq	r0, r1
    2ffc:	31dc0119 	bicscc	r0, ip, r9, lsl r1
    3000:	00344000 	eorseq	r4, r4, r0
    3004:	9c010000 	stcls	0, cr0, [r1], {-0}
    3008:	00000ba4 	andeq	r0, r0, r4, lsr #23
    300c:	0002da38 	andeq	sp, r2, r8, lsr sl
    3010:	01190100 	tsteq	r9, r0, lsl #2
    3014:	0000002c 	andeq	r0, r0, ip, lsr #32
    3018:	b6385001 	ldrtlt	r5, [r8], -r1
    301c:	01000002 	tsteq	r0, r2
    3020:	002c0119 	eoreq	r0, ip, r9, lsl r1
    3024:	51010000 	mrspl	r0, (UNDEF: 1)
    3028:	01641800 	cmneq	r4, r0, lsl #16
    302c:	32100000 	andscc	r0, r0, #0
    3030:	001c4000 	andseq	r4, ip, r0
    3034:	9c010000 	stcls	0, cr0, [r1], {-0}
    3038:	00000bc1 	andeq	r0, r0, r1, asr #23
    303c:	00017519 	andeq	r7, r1, r9, lsl r5
    3040:	00320a00 	eorseq	r0, r2, r0, lsl #20
    3044:	c5340000 	ldrgt	r0, [r4, #-0]!
    3048:	01000001 	tsteq	r0, r1
    304c:	322c012c 	eorcc	r0, ip, #44, 2
    3050:	00244000 	eoreq	r4, r4, r0
    3054:	9c010000 	stcls	0, cr0, [r1], {-0}
    3058:	00000be6 	andeq	r0, r0, r6, ror #23
    305c:	00033938 	andeq	r3, r3, r8, lsr r9
    3060:	012c0100 	teqeq	ip, r0, lsl #2
    3064:	0000002c 	andeq	r0, r0, ip, lsr #32
    3068:	34005001 	strcc	r5, [r0], #-1
    306c:	00000aca 	andeq	r0, r0, sl, asr #21
    3070:	50013f01 	andpl	r3, r1, r1, lsl #30
    3074:	44400032 	strbmi	r0, [r0], #-50	; 0xffffffce
    3078:	01000001 	tsteq	r0, r1
    307c:	000cf19c 	muleq	ip, ip, r1
    3080:	00783600 	rsbseq	r3, r8, r0, lsl #12
    3084:	2c013f01 	stccs	15, cr3, [r1], {1}
    3088:	31000000 	mrscc	r0, (UNDEF: 0)
    308c:	36000032 			; <UNDEFINED> instruction: 0x36000032
    3090:	3f010079 	svccc	0x00010079
    3094:	00002c01 	andeq	r2, r0, r1, lsl #24
    3098:	00324f00 	eorseq	r4, r2, r0, lsl #30
    309c:	70663600 	rsbvc	r3, r6, r0, lsl #12
    30a0:	013f0100 	teqeq	pc, r0, lsl #2
    30a4:	00000072 	andeq	r0, r0, r2, ror r0
    30a8:	0000326e 	andeq	r3, r0, lr, ror #4
    30ac:	00787839 	rsbseq	r7, r8, r9, lsr r8
    30b0:	2c014201 	sfmcs	f4, 4, [r1], {1}
    30b4:	9a000000 	bls	30bc <ABORT_STACK_SIZE+0x2cbc>
    30b8:	39000032 	stmdbcc	r0, {r1, r4, r5}
    30bc:	01007979 	tsteq	r0, r9, ror r9
    30c0:	002c0142 	eoreq	r0, ip, r2, asr #2
    30c4:	32d10000 	sbcscc	r0, r1, #0
    30c8:	70390000 	eorsvc	r0, r9, r0
    30cc:	01420100 	mrseq	r0, (UNDEF: 82)
    30d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    30d4:	000032fe 	strdeq	r3, [r0], -lr
    30d8:	01007439 	tsteq	r0, r9, lsr r4
    30dc:	007b0143 	rsbseq	r0, fp, r3, asr #2
    30e0:	33620000 	cmncc	r2, #0
    30e4:	72390000 	eorsvc	r0, r9, #0
    30e8:	01007761 	tsteq	r0, r1, ror #14
    30ec:	007b0145 	rsbseq	r0, fp, r5, asr #2
    30f0:	33a10000 			; <UNDEFINED> instruction: 0x33a10000
    30f4:	773a0000 	ldrvc	r0, [sl, -r0]!
    30f8:	01460100 	mrseq	r0, (UNDEF: 86)
    30fc:	0000004f 	andeq	r0, r0, pc, asr #32
    3100:	68395701 	ldmdavs	r9!, {r0, r8, r9, sl, ip, lr}
    3104:	01470100 	mrseq	r0, (UNDEF: 87)
    3108:	0000004f 	andeq	r0, r0, pc, asr #32
    310c:	000033e2 	andeq	r3, r0, r2, ror #7
    3110:	64617039 	strbtvs	r7, [r1], #-57	; 0xffffffc7
    3114:	01480100 	mrseq	r0, (UNDEF: 88)
    3118:	0000004f 	andeq	r0, r0, pc, asr #32
    311c:	00003402 	andeq	r3, r0, r2, lsl #8
    3120:	00013a1e 	andeq	r3, r1, lr, lsl sl
    3124:	00331c00 	eorseq	r1, r3, r0, lsl #24
    3128:	0008d040 	andeq	sp, r8, r0, asr #32
    312c:	015c0100 	cmpeq	ip, r0, lsl #2
    3130:	00000cc3 	andeq	r0, r0, r3, asr #25
    3134:	00015819 	andeq	r5, r1, r9, lsl r8
    3138:	00342100 	eorseq	r2, r4, r0, lsl #2
    313c:	014f3300 	mrseq	r3, (UNDEF: 127)
    3140:	46330000 	ldrtmi	r0, [r3], -r0
    3144:	00000001 	andeq	r0, r0, r1
    3148:	0032f024 	eorseq	pc, r2, r4, lsr #32
    314c:	0016ad40 	andseq	sl, r6, r0, asr #26
    3150:	53012500 	movwpl	r2, #5376	; 0x1500
    3154:	25007702 	strcs	r7, [r0, #-1794]	; 0xfffff8fe
    3158:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
    315c:	51012500 	tstpl	r1, r0, lsl #10
    3160:	5201f303 	andpl	pc, r1, #201326592	; 0xc000000
    3164:	05500125 	ldrbeq	r0, [r0, #-293]	; 0xfffffedb
    3168:	016edc03 	cmneq	lr, r3, lsl #24
    316c:	7d022540 	cfstr32vc	mvfx2, [r2, #-256]	; 0xffffff00
    3170:	007a0200 	rsbseq	r0, sl, r0, lsl #4
    3174:	82180000 	andshi	r0, r8, #0
    3178:	94000001 	strls	r0, [r0], #-1
    317c:	c8400033 	stmdagt	r0, {r0, r1, r4, r5}^
    3180:	01000003 	tsteq	r0, r3
    3184:	000df99c 	muleq	sp, ip, r9
    3188:	018f1900 	orreq	r1, pc, r0, lsl #18
    318c:	34340000 	ldrtcc	r0, [r4], #-0
    3190:	99190000 	ldmdbls	r9, {}	; <UNPREDICTABLE>
    3194:	54000001 	strpl	r0, [r0], #-1
    3198:	19000034 	stmdbne	r0, {r2, r4, r5}
    319c:	000001a3 	andeq	r0, r0, r3, lsr #3
    31a0:	0000348b 	andeq	r3, r0, fp, lsl #9
    31a4:	0001af19 	andeq	sl, r1, r9, lsl pc
    31a8:	0034ab00 	eorseq	sl, r4, r0, lsl #22
    31ac:	01bb1900 			; <UNDEFINED> instruction: 0x01bb1900
    31b0:	34cb0000 	strbcc	r0, [fp], #0
    31b4:	c71a0000 	ldrgt	r0, [sl, -r0]
    31b8:	02000001 	andeq	r0, r0, #1
    31bc:	d21a0491 	andsle	r0, sl, #-1862270976	; 0x91000000
    31c0:	02000001 	andeq	r0, r0, #1
    31c4:	dd200891 	stcle	8, cr0, [r0, #-580]!	; 0xfffffdbc
    31c8:	d2000001 	andle	r0, r0, #1
    31cc:	20000035 	andcs	r0, r0, r5, lsr r0
    31d0:	000001e9 	andeq	r0, r0, r9, ror #3
    31d4:	000037a5 	andeq	r3, r0, r5, lsr #15
    31d8:	0001f520 	andeq	pc, r1, r0, lsr #10
    31dc:	0039e100 	eorseq	lr, r9, r0, lsl #2
    31e0:	02012000 	andeq	r2, r1, #0
    31e4:	3b380000 	blcc	e031ec <STACK_SIZE+0x6031ec>
    31e8:	0d200000 	stceq	0, cr0, [r0, #-0]
    31ec:	9b000002 	blls	31fc <ABORT_STACK_SIZE+0x2dfc>
    31f0:	2000003e 	andcs	r0, r0, lr, lsr r0
    31f4:	00000219 	andeq	r0, r0, r9, lsl r2
    31f8:	00003ebb 			; <UNDEFINED> instruction: 0x00003ebb
    31fc:	00022420 	andeq	r2, r2, r0, lsr #8
    3200:	003ef900 	eorseq	pc, lr, r0, lsl #18
    3204:	022f2000 	eoreq	r2, pc, #0
    3208:	3f0d0000 	svccc	0x000d0000
    320c:	3a200000 	bcc	803214 <STACK_SIZE+0x3214>
    3210:	73000002 	movwvc	r0, #2
    3214:	1b00003f 	blne	3318 <ABORT_STACK_SIZE+0x2f18>
    3218:	00000245 	andeq	r0, r0, r5, asr #4
    321c:	1b409102 	blne	102762c <STACK_SIZE+0x82762c>
    3220:	00000251 	andeq	r0, r0, r1, asr r2
    3224:	7fb89103 	svcvc	0x00b89103
    3228:	00025d20 	andeq	r5, r2, r0, lsr #26
    322c:	003fd900 	eorseq	sp, pc, r0, lsl #18
    3230:	013a1e00 	teqeq	sl, r0, lsl #28
    3234:	35600000 	strbcc	r0, [r0, #-0]!
    3238:	09104000 	ldmdbeq	r0, {lr}
    323c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    3240:	000dd401 	andeq	sp, sp, r1, lsl #8
    3244:	01583300 	cmpeq	r8, r0, lsl #6
    3248:	4f330000 	svcmi	0x00330000
    324c:	19000001 	stmdbne	r0, {r0}
    3250:	00000146 	andeq	r0, r0, r6, asr #2
    3254:	00004061 	andeq	r4, r0, r1, rrx
    3258:	013a2300 	teqeq	sl, r0, lsl #6
    325c:	35fc0000 	ldrbcc	r0, [ip, #0]!
    3260:	09304000 	ldmdbeq	r0!, {lr}
    3264:	b7010000 	strlt	r0, [r1, -r0]
    3268:	01583301 	cmpeq	r8, r1, lsl #6
    326c:	4f330000 	svcmi	0x00330000
    3270:	19000001 	stmdbne	r0, {r0}
    3274:	00000146 	andeq	r0, r0, r6, asr #2
    3278:	00004084 	andeq	r4, r0, r4, lsl #1
    327c:	8a180000 	bhi	603284 <IRQ_STACK_SIZE+0x5fb284>
    3280:	5c000002 	stcpl	0, cr0, [r0], {2}
    3284:	74400037 	strbvc	r0, [r0], #-55	; 0xffffffc9
    3288:	01000001 	tsteq	r0, r1
    328c:	000eba9c 	muleq	lr, ip, sl
    3290:	02971900 	addseq	r1, r7, #0, 18
    3294:	40a70000 	adcmi	r0, r7, r0
    3298:	a1190000 	tstge	r9, r0
    329c:	c7000002 	strgt	r0, [r0, -r2]
    32a0:	19000040 	stmdbne	r0, {r6}
    32a4:	000002ab 	andeq	r0, r0, fp, lsr #5
    32a8:	000040fe 	strdeq	r4, [r0], -lr
    32ac:	0002b719 	andeq	fp, r2, r9, lsl r7
    32b0:	00411e00 	subeq	r1, r1, r0, lsl #28
    32b4:	02c31a00 	sbceq	r1, r3, #0, 20
    32b8:	91020000 	mrsls	r0, (UNDEF: 2)
    32bc:	02cf1a00 	sbceq	r1, pc, #0, 20
    32c0:	91020000 	mrsls	r0, (UNDEF: 2)
    32c4:	02da1a04 	sbcseq	r1, sl, #4, 20	; 0x4000
    32c8:	91020000 	mrsls	r0, (UNDEF: 2)
    32cc:	02e52008 	rsceq	r2, r5, #8
    32d0:	413e0000 	teqmi	lr, r0
    32d4:	f13b0000 			; <UNDEFINED> instruction: 0xf13b0000
    32d8:	00000002 	andeq	r0, r0, r2
    32dc:	0002fd20 	andeq	pc, r2, r0, lsr #26
    32e0:	00416600 	subeq	r6, r1, r0, lsl #12
    32e4:	03082000 	movweq	r2, #32768	; 0x8000
    32e8:	41980000 	orrsmi	r0, r8, r0
    32ec:	13200000 	teqne	r0, #0
    32f0:	d6000003 	strle	r0, [r0], -r3
    32f4:	20000041 	andcs	r0, r0, r1, asr #32
    32f8:	0000031e 	andeq	r0, r0, lr, lsl r3
    32fc:	0000420d 	andeq	r4, r0, sp, lsl #4
    3300:	0003291b 	andeq	r2, r3, fp, lsl r9
    3304:	40910200 	addsmi	r0, r1, r0, lsl #4
    3308:	0003351b 	andeq	r3, r3, fp, lsl r5
    330c:	b8910300 	ldmlt	r1, {r8, r9}
    3310:	0341207f 	movteq	r2, #4223	; 0x107f
    3314:	42440000 	submi	r0, r4, #0
    3318:	3a230000 	bcc	8c3320 <STACK_SIZE+0xc3320>
    331c:	54000001 	strpl	r0, [r0], #-1
    3320:	50400038 	subpl	r0, r0, r8, lsr r0
    3324:	01000009 	tsteq	r0, r9
    3328:	583301d2 	ldmdapl	r3!, {r1, r4, r6, r7, r8}
    332c:	33000001 	movwcc	r0, #1
    3330:	0000014f 	andeq	r0, r0, pc, asr #2
    3334:	00014619 	andeq	r4, r1, r9, lsl r6
    3338:	00429c00 	subeq	r9, r2, r0, lsl #24
    333c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3340:	0000034e 	andeq	r0, r0, lr, asr #6
    3344:	400038d0 	ldrdmi	r3, [r0], -r0
    3348:	0000021c 	andeq	r0, r0, ip, lsl r2
    334c:	0ffc9c01 	svceq	0x00fc9c01
    3350:	5b190000 	blpl	643358 <IRQ_STACK_SIZE+0x63b358>
    3354:	bf000003 	svclt	0x00000003
    3358:	19000042 	stmdbne	r0, {r1, r6}
    335c:	00000365 	andeq	r0, r0, r5, ror #6
    3360:	000042f7 	strdeq	r4, [r0], -r7
    3364:	00036f19 	andeq	r6, r3, r9, lsl pc
    3368:	00431700 	subeq	r1, r3, r0, lsl #14
    336c:	037b1900 	cmneq	fp, #0, 18
    3370:	43370000 	teqmi	r7, #0
    3374:	87190000 	ldrhi	r0, [r9, -r0]
    3378:	57000003 	strpl	r0, [r0, -r3]
    337c:	1a000043 	bne	3490 <ABORT_STACK_SIZE+0x3090>
    3380:	00000393 	muleq	r0, r3, r3
    3384:	1a049102 	bne	127794 <IRQ_STACK_SIZE+0x11f794>
    3388:	0000039e 	muleq	r0, lr, r3
    338c:	20089102 	andcs	r9, r8, r2, lsl #2
    3390:	000003a9 	andeq	r0, r0, r9, lsr #7
    3394:	000043d4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3398:	00028a1e 	andeq	r8, r2, lr, lsl sl
    339c:	00391000 	eorseq	r1, r9, r0
    33a0:	00097040 	andeq	r7, r9, r0, asr #32
    33a4:	01e90100 	mvneq	r0, r0, lsl #2
    33a8:	00000fcb 	andeq	r0, r0, fp, asr #31
    33ac:	0002da33 	andeq	sp, r2, r3, lsr sl
    33b0:	02cf3300 	sbceq	r3, pc, #0, 6
    33b4:	c3190000 	tstgt	r9, #0
    33b8:	18000002 	stmdane	r0, {r1}
    33bc:	33000044 	movwcc	r0, #68	; 0x44
    33c0:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    33c4:	0002ab33 	andeq	sl, r2, r3, lsr fp
    33c8:	02a11a00 	adceq	r1, r1, #0, 20
    33cc:	91030000 	mrsls	r0, (UNDEF: 3)
    33d0:	97197efc 			; <UNDEFINED> instruction: 0x97197efc
    33d4:	2b000002 	blcs	33e4 <ABORT_STACK_SIZE+0x2fe4>
    33d8:	1f000044 	svcne	0x00000044
    33dc:	00000970 	andeq	r0, r0, r0, ror r9
    33e0:	0002e521 	andeq	lr, r2, r1, lsr #10
    33e4:	02f13b00 	rscseq	r3, r1, #0, 22
    33e8:	20000000 	andcs	r0, r0, r0
    33ec:	000002fd 	strdeq	r0, [r0], -sp
    33f0:	00004440 	andeq	r4, r0, r0, asr #8
    33f4:	00030820 	andeq	r0, r3, r0, lsr #16
    33f8:	00447200 	subeq	r7, r4, r0, lsl #4
    33fc:	03132000 	tsteq	r3, #0
    3400:	44b00000 	ldrtmi	r0, [r0], #0
    3404:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    3408:	e7000003 	str	r0, [r0, -r3]
    340c:	1b000044 	blne	3524 <ABORT_STACK_SIZE+0x3124>
    3410:	00000329 	andeq	r0, r0, r9, lsr #6
    3414:	7fb09103 	svcvc	0x00b09103
    3418:	0003351b 	andeq	r3, r3, fp, lsl r5
    341c:	a8910300 	ldmge	r1, {r8, r9}
    3420:	0341207f 	movteq	r2, #4223	; 0x107f
    3424:	451e0000 	ldrmi	r0, [lr, #-0]
    3428:	3a230000 	bcc	8c3430 <STACK_SIZE+0xc3430>
    342c:	64000001 	strvs	r0, [r0], #-1
    3430:	9040003a 	subls	r0, r0, sl, lsr r0
    3434:	01000009 	tsteq	r0, r9
    3438:	583301d2 	ldmdapl	r3!, {r1, r4, r6, r7, r8}
    343c:	33000001 	movwcc	r0, #1
    3440:	0000014f 	andeq	r0, r0, pc, asr #2
    3444:	00014619 	andeq	r4, r1, r9, lsl r6
    3448:	00457600 	subeq	r7, r5, r0, lsl #12
    344c:	00000000 	andeq	r0, r0, r0
    3450:	00398824 	eorseq	r8, r9, r4, lsr #16
    3454:	00018240 	andeq	r8, r1, r0, asr #4
    3458:	53012500 	movwpl	r2, #5376	; 0x1500
    345c:	7f949104 	svcvc	0x00949104
    3460:	52012506 	andpl	r2, r1, #25165824	; 0x1800000
    3464:	7f989104 	svcvc	0x00989104
    3468:	51012506 	tstpl	r1, r6, lsl #10
    346c:	7efc9104 	nrmvce	f1, f4
    3470:	7d022506 	cfstr32vc	mvfx2, [r2, #-24]	; 0xffffffe8
    3474:	00790208 	rsbseq	r0, r9, r8, lsl #4
    3478:	047d0225 	ldrbteq	r0, [sp], #-549	; 0xfffffddb
    347c:	00007a02 	andeq	r7, r0, r2, lsl #20
    3480:	0a703400 	beq	1c10488 <STACK_SIZE+0x1410488>
    3484:	ef010000 	svc	0x00010000
    3488:	003aec01 	eorseq	lr, sl, r1, lsl #24
    348c:	00008040 	andeq	r8, r0, r0, asr #32
    3490:	da9c0100 	ble	fe703898 <IRQ_STACK_BASE+0xba703898>
    3494:	36000010 			; <UNDEFINED> instruction: 0x36000010
    3498:	01003178 	tsteq	r0, r8, ror r1
    349c:	002c01ef 	eoreq	r0, ip, pc, ror #3
    34a0:	45990000 	ldrmi	r0, [r9]
    34a4:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    34a8:	ef010031 	svc	0x00010031
    34ac:	00002c01 	andeq	r2, r0, r1, lsl #24
    34b0:	0045ba00 	subeq	fp, r5, r0, lsl #20
    34b4:	32783600 	rsbscc	r3, r8, #0, 12
    34b8:	01ef0100 	mvneq	r0, r0, lsl #2
    34bc:	0000002c 	andeq	r0, r0, ip, lsr #32
    34c0:	000045e6 	andeq	r4, r0, r6, ror #11
    34c4:	00327936 	eorseq	r7, r2, r6, lsr r9
    34c8:	2c01ef01 	stccs	15, cr14, [r1], {1}
    34cc:	07000000 	streq	r0, [r0, -r0]
    34d0:	38000046 	stmdacc	r0, {r1, r2, r6}
    34d4:	00000a8d 	andeq	r0, r0, sp, lsl #21
    34d8:	2c01ef01 	stccs	15, cr14, [r1], {1}
    34dc:	02000000 	andeq	r0, r0, #0
    34e0:	693a0091 	ldmdbvs	sl!, {r0, r4, r7}
    34e4:	01f10100 	mvnseq	r0, r0, lsl #2
    34e8:	0000002c 	andeq	r0, r0, ip, lsr #32
    34ec:	6a395101 	bvs	e578f8 <STACK_SIZE+0x6578f8>
    34f0:	01f10100 	mvnseq	r0, r0, lsl #2
    34f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    34f8:	00004628 	andeq	r4, r0, r8, lsr #12
    34fc:	3178783a 	cmncc	r8, sl, lsr r8
    3500:	01f20100 	mvnseq	r0, r0, lsl #2
    3504:	0000002c 	andeq	r0, r0, ip, lsr #32
    3508:	79395001 	ldmdbvc	r9!, {r0, ip, lr}
    350c:	01003179 	tsteq	r0, r9, ror r1
    3510:	002c01f2 	strdeq	r0, [ip], -r2	; <UNPREDICTABLE>
    3514:	46460000 	strbmi	r0, [r6], -r0
    3518:	783a0000 	ldmdavc	sl!, {}	; <UNPREDICTABLE>
    351c:	01003278 	tsteq	r0, r8, ror r2
    3520:	002c01f2 	strdeq	r0, [ip], -r2	; <UNPREDICTABLE>
    3524:	52010000 	andpl	r0, r1, #0
    3528:	3279793a 	rsbscc	r7, r9, #950272	; 0xe8000
    352c:	01f20100 	mvnseq	r0, r0, lsl #2
    3530:	0000002c 	andeq	r0, r0, ip, lsr #32
    3534:	3a235301 	bcc	8d8140 <STACK_SIZE+0xd8140>
    3538:	30000001 	andcc	r0, r0, r1
    353c:	b040003b 	sublt	r0, r0, fp, lsr r0
    3540:	01000009 	tsteq	r0, r9
    3544:	5833020e 	ldmdapl	r3!, {r1, r2, r3, r9}
    3548:	19000001 	stmdbne	r0, {r0}
    354c:	0000014f 	andeq	r0, r0, pc, asr #2
    3550:	00004659 	andeq	r4, r0, r9, asr r6
    3554:	00014619 	andeq	r4, r1, r9, lsl r6
    3558:	00466c00 	subeq	r6, r6, r0, lsl #24
    355c:	34000000 	strcc	r0, [r0], #-0
    3560:	00000a7d 	andeq	r0, r0, sp, ror sl
    3564:	6c021301 	stcvs	3, cr1, [r2], {1}
    3568:	b440003b 	strblt	r0, [r0], #-59	; 0xffffffc5
    356c:	01000001 	tsteq	r0, r1
    3570:	00129b9c 	mulseq	r2, ip, fp
    3574:	31783600 	cmncc	r8, r0, lsl #12
    3578:	02130100 	andseq	r0, r3, #0, 2
    357c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3580:	0000468c 	andeq	r4, r0, ip, lsl #13
    3584:	00317936 	eorseq	r7, r1, r6, lsr r9
    3588:	2c021301 	stccs	3, cr1, [r2], {1}
    358c:	d1000000 	mrsle	r0, (UNDEF: 0)
    3590:	36000046 	strcc	r0, [r0], -r6, asr #32
    3594:	01003278 	tsteq	r0, r8, ror r2
    3598:	002c0213 	eoreq	r0, ip, r3, lsl r2
    359c:	47160000 	ldrmi	r0, [r6, -r0]
    35a0:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    35a4:	13010032 	movwne	r0, #4146	; 0x1032
    35a8:	00002c02 	andeq	r2, r0, r2, lsl #24
    35ac:	00476700 	subeq	r6, r7, r0, lsl #14
    35b0:	0a8d3700 	beq	fe3511b8 <IRQ_STACK_BASE+0xba3511b8>
    35b4:	13010000 	movwne	r0, #4096	; 0x1000
    35b8:	00002c02 	andeq	r2, r0, r2, lsl #24
    35bc:	0047b800 	subeq	fp, r7, r0, lsl #16
    35c0:	00793900 	rsbseq	r3, r9, r0, lsl #18
    35c4:	25021501 	strcs	r1, [r2, #-1281]	; 0xfffffaff
    35c8:	e4000000 	str	r0, [r0], #-0
    35cc:	3a000047 	bcc	36f0 <ABORT_STACK_SIZE+0x32f0>
    35d0:	15010078 	strne	r0, [r1, #-120]	; 0xffffff88
    35d4:	00002502 	andeq	r2, r0, r2, lsl #10
    35d8:	91900500 	orrsls	r0, r0, r0, lsl #10
    35dc:	39089302 	stmdbcc	r8, {r1, r8, r9, ip, pc}
    35e0:	01007964 	tsteq	r0, r4, ror #18
    35e4:	00250216 	eoreq	r0, r5, r6, lsl r2
    35e8:	480a0000 	stmdami	sl, {}	; <UNPREDICTABLE>
    35ec:	64390000 	ldrtvs	r0, [r9], #-0
    35f0:	16010078 			; <UNDEFINED> instruction: 0x16010078
    35f4:	00002502 	andeq	r2, r0, r2, lsl #10
    35f8:	0048bd00 	subeq	fp, r8, r0, lsl #26
    35fc:	79653900 	stmdbvc	r5!, {r8, fp, ip, sp}^
    3600:	02170100 	andseq	r0, r7, #0, 2
    3604:	00000025 	andeq	r0, r0, r5, lsr #32
    3608:	0000492f 	andeq	r4, r0, pc, lsr #18
    360c:	00786539 	rsbseq	r6, r8, r9, lsr r5
    3610:	25021701 	strcs	r1, [r2, #-1793]	; 0xfffff8ff
    3614:	5a000000 	bpl	361c <ABORT_STACK_SIZE+0x321c>
    3618:	1e000049 	cdpne	0, 0, cr0, cr0, cr9, {2}
    361c:	00000164 	andeq	r0, r0, r4, ror #2
    3620:	40003b90 	mulmi	r0, r0, fp
    3624:	000009c8 	andeq	r0, r0, r8, asr #19
    3628:	b4021901 	strlt	r1, [r2], #-2305	; 0xfffff6ff
    362c:	19000011 	stmdbne	r0, {r0, r4}
    3630:	00000175 	andeq	r0, r0, r5, ror r1
    3634:	0000480a 	andeq	r4, r0, sl, lsl #16
    3638:	01641e00 	cmneq	r4, r0, lsl #28
    363c:	3b9c0000 	blcc	fe703644 <IRQ_STACK_BASE+0xba703644>
    3640:	09e04000 	stmibeq	r0!, {lr}^
    3644:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    3648:	0011d202 	andseq	sp, r1, r2, lsl #4
    364c:	01751900 	cmneq	r5, r0, lsl #18
    3650:	48bd0000 	popmi	{}	; <UNPREDICTABLE>
    3654:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3658:	00000164 	andeq	r0, r0, r4, ror #2
    365c:	40003bc0 	andmi	r3, r0, r0, asr #23
    3660:	00000a08 	andeq	r0, r0, r8, lsl #20
    3664:	f0021b01 			; <UNDEFINED> instruction: 0xf0021b01
    3668:	19000011 	stmdbne	r0, {r0, r4}
    366c:	00000175 	andeq	r0, r0, r5, ror r1
    3670:	00004980 	andeq	r4, r0, r0, lsl #19
    3674:	013a1e00 	teqeq	sl, r0, lsl #28
    3678:	3c140000 	ldccc	0, cr0, [r4], {-0}
    367c:	0a204000 	beq	813684 <STACK_SIZE+0x13684>
    3680:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    3684:	00122002 	andseq	r2, r2, r2
    3688:	01581900 	cmpeq	r8, r0, lsl #18
    368c:	49970000 	ldmibmi	r7, {}	; <UNPREDICTABLE>
    3690:	4f190000 	svcmi	0x00190000
    3694:	aa000001 	bge	36a0 <ABORT_STACK_SIZE+0x32a0>
    3698:	19000049 	stmdbne	r0, {r0, r3, r6}
    369c:	00000146 	andeq	r0, r0, r6, asr #2
    36a0:	000049c5 	andeq	r4, r0, r5, asr #19
    36a4:	013a1e00 	teqeq	sl, r0, lsl #28
    36a8:	3c500000 	mracc	r0, r0, acc0
    36ac:	0a504000 	beq	14136b4 <STACK_SIZE+0xc136b4>
    36b0:	32010000 	andcc	r0, r1, #0
    36b4:	00125002 	andseq	r5, r2, r2
    36b8:	01581900 	cmpeq	r8, r0, lsl #18
    36bc:	49e00000 	stmibmi	r0!, {}^	; <UNPREDICTABLE>
    36c0:	4f190000 	svcmi	0x00190000
    36c4:	f3000001 	vhadd.u8	d0, d0, d1
    36c8:	19000049 	stmdbne	r0, {r0, r3, r6}
    36cc:	00000146 	andeq	r0, r0, r6, asr #2
    36d0:	00004a0e 	andeq	r4, r0, lr, lsl #20
    36d4:	013a1e00 	teqeq	sl, r0, lsl #28
    36d8:	3cd40000 	ldclcc	0, cr0, [r4], {0}
    36dc:	0a784000 	beq	1e136e4 <STACK_SIZE+0x16136e4>
    36e0:	20010000 	andcs	r0, r1, r0
    36e4:	00128002 	andseq	r8, r2, r2
    36e8:	01581900 	cmpeq	r8, r0, lsl #18
    36ec:	4a290000 	bmi	a436f4 <STACK_SIZE+0x2436f4>
    36f0:	4f190000 	svcmi	0x00190000
    36f4:	3c000001 	stccc	0, cr0, [r0], {1}
    36f8:	1900004a 	stmdbne	r0, {r1, r3, r6}
    36fc:	00000146 	andeq	r0, r0, r6, asr #2
    3700:	00004a57 	andeq	r4, r0, r7, asr sl
    3704:	01642200 	cmneq	r4, r0, lsl #4
    3708:	3d140000 	ldccc	0, cr0, [r4, #-0]
    370c:	00044000 	andeq	r4, r4, r0
    3710:	2a010000 	bcs	43718 <IRQ_STACK_SIZE+0x3b718>
    3714:	01751902 	cmneq	r5, r2, lsl #18
    3718:	4a720000 	bmi	1c83720 <STACK_SIZE+0x1483720>
    371c:	00000000 	andeq	r0, r0, r0
    3720:	0003b618 	andeq	fp, r3, r8, lsl r6
    3724:	003d2000 	eorseq	r2, sp, r0
    3728:	00023840 	andeq	r3, r2, r0, asr #16
    372c:	6b9c0100 	blvs	fe703b34 <IRQ_STACK_BASE+0xba703b34>
    3730:	19000014 	stmdbne	r0, {r2, r4}
    3734:	000003c3 	andeq	r0, r0, r3, asr #7
    3738:	00004a9d 	muleq	r0, sp, sl
    373c:	0003cd19 	andeq	ip, r3, r9, lsl sp
    3740:	004acb00 	subeq	ip, sl, r0, lsl #22
    3744:	03d71900 	bicseq	r1, r7, #0, 18
    3748:	4aeb0000 	bmi	ffac3750 <IRQ_STACK_BASE+0xbbac3750>
    374c:	e3190000 	tst	r9, #0
    3750:	0b000003 	bleq	3764 <ABORT_STACK_SIZE+0x3364>
    3754:	1900004b 	stmdbne	r0, {r0, r1, r3, r6}
    3758:	000003ef 	andeq	r0, r0, pc, ror #7
    375c:	00004b2b 	andeq	r4, r0, fp, lsr #22
    3760:	0003fa1a 	andeq	pc, r3, sl, lsl sl	; <UNPREDICTABLE>
    3764:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3768:	0004051a 	andeq	r0, r4, sl, lsl r5
    376c:	08910200 	ldmeq	r1, {r9}
    3770:	04121b17 	ldreq	r1, [r2], #-2839	; 0xfffff4e9
    3774:	91030000 	mrsls	r0, (UNDEF: 3)
    3778:	1d1b7da4 	ldcne	13, cr7, [fp, #-656]	; 0xfffffd70
    377c:	03000004 	movweq	r0, #4
    3780:	1e7dd091 	mrcne	0, 3, sp, cr13, cr1, {4}
    3784:	0000034e 	andeq	r0, r0, lr, asr #6
    3788:	40003d4c 	andmi	r3, r0, ip, asr #26
    378c:	00000aa8 	andeq	r0, r0, r8, lsr #21
    3790:	4c023e01 	stcmi	14, cr3, [r2], {1}
    3794:	1a000014 	bne	37ec <ABORT_STACK_SIZE+0x33ec>
    3798:	0000039e 	muleq	r0, lr, r3
    379c:	931a5901 	tstls	sl, #16384	; 0x4000
    37a0:	01000003 	tsteq	r0, r3
    37a4:	0387195a 	orreq	r1, r7, #1474560	; 0x168000
    37a8:	4b570000 	blmi	15c37b0 <STACK_SIZE+0xdc37b0>
    37ac:	7b1a0000 	blvc	6837b4 <IRQ_STACK_SIZE+0x67b7b4>
    37b0:	03000003 	movweq	r0, #3
    37b4:	1a7d9491 	bne	1f68a00 <STACK_SIZE+0x1768a00>
    37b8:	0000036f 	andeq	r0, r0, pc, ror #6
    37bc:	7d989103 	ldfvcd	f1, [r8, #12]
    37c0:	0003651a 	andeq	r6, r3, sl, lsl r5
    37c4:	f8910300 			; <UNDEFINED> instruction: 0xf8910300
    37c8:	035b197c 	cmpeq	fp, #124, 18	; 0x1f0000
    37cc:	4ba60000 	blmi	fe9837d4 <IRQ_STACK_BASE+0xba9837d4>
    37d0:	a81f0000 	ldmdage	pc, {}	; <UNPREDICTABLE>
    37d4:	2000000a 	andcs	r0, r0, sl
    37d8:	000003a9 	andeq	r0, r0, r9, lsr #7
    37dc:	00004bd3 	ldrdeq	r4, [r0], -r3
    37e0:	00028a1e 	andeq	r8, r2, lr, lsl sl
    37e4:	003d4c00 	eorseq	r4, sp, r0, lsl #24
    37e8:	000ad040 	andeq	sp, sl, r0, asr #32
    37ec:	01e90100 	mvneq	r0, r0, lsl #2
    37f0:	00001413 	andeq	r1, r0, r3, lsl r4
    37f4:	0002da33 	andeq	sp, r2, r3, lsr sl
    37f8:	02cf3300 	sbceq	r3, pc, #0, 6
    37fc:	c3190000 	tstgt	r9, #0
    3800:	17000002 	strne	r0, [r0, -r2]
    3804:	3300004c 	movwcc	r0, #76	; 0x4c
    3808:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    380c:	0002ab33 	andeq	sl, r2, r3, lsr fp
    3810:	02a11a00 	adceq	r1, r1, #0, 20
    3814:	91030000 	mrsls	r0, (UNDEF: 3)
    3818:	97197cf8 			; <UNDEFINED> instruction: 0x97197cf8
    381c:	2a000002 	bcs	382c <ABORT_STACK_SIZE+0x342c>
    3820:	1f00004c 	svcne	0x0000004c
    3824:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3828:	0002e521 	andeq	lr, r2, r1, lsr #10
    382c:	02f13b00 	rscseq	r3, r1, #0, 22
    3830:	20000000 	andcs	r0, r0, r0
    3834:	000002fd 	strdeq	r0, [r0], -sp
    3838:	00004c3f 	andeq	r4, r0, pc, lsr ip
    383c:	00030820 	andeq	r0, r3, r0, lsr #16
    3840:	004c7100 	subeq	r7, ip, r0, lsl #2
    3844:	03132000 	tsteq	r3, #0
    3848:	4caf0000 	stcmi	0, cr0, [pc]	; 3850 <ABORT_STACK_SIZE+0x3450>
    384c:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    3850:	e6000003 	str	r0, [r0], -r3
    3854:	1b00004c 	blne	398c <ABORT_STACK_SIZE+0x358c>
    3858:	00000329 	andeq	r0, r0, r9, lsr #6
    385c:	7db09103 	ldfvcd	f1, [r0, #12]!
    3860:	0003351b 	andeq	r3, r3, fp, lsl r5
    3864:	a8910300 	ldmge	r1, {r8, r9}
    3868:	0341207d 	movteq	r2, #4221	; 0x107d
    386c:	4d1d0000 	ldcmi	0, cr0, [sp, #-0]
    3870:	3a230000 	bcc	8c3878 <STACK_SIZE+0xc3878>
    3874:	d0000001 	andle	r0, r0, r1
    3878:	f040003e 			; <UNDEFINED> instruction: 0xf040003e
    387c:	0100000a 	tsteq	r0, sl
    3880:	583301d2 	ldmdapl	r3!, {r1, r4, r6, r7, r8}
    3884:	33000001 	movwcc	r0, #1
    3888:	0000014f 	andeq	r0, r0, pc, asr #2
    388c:	00014619 	andeq	r4, r1, r9, lsl r6
    3890:	004d7500 	subeq	r7, sp, r0, lsl #10
    3894:	00000000 	andeq	r0, r0, r0
    3898:	003df024 	eorseq	pc, sp, r4, lsr #32
    389c:	00018240 	andeq	r8, r1, r0, asr #4
    38a0:	53012500 	movwpl	r2, #5376	; 0x1500
    38a4:	7d949104 	ldfvcd	f1, [r4, #16]
    38a8:	52012506 	andpl	r2, r1, #25165824	; 0x1800000
    38ac:	7d989104 	ldfvcd	f1, [r8, #16]
    38b0:	51012506 	tstpl	r1, r6, lsl #10
    38b4:	7cf89104 	ldfvcp	f1, [r8], #16
    38b8:	7d022506 	cfstr32vc	mvfx2, [r2, #-24]	; 0xffffffe8
    38bc:	00790208 	rsbseq	r0, r9, r8, lsl #4
    38c0:	047d0225 	ldrbteq	r0, [sp], #-549	; 0xfffffddb
    38c4:	25007a02 	strcs	r7, [r0, #-2562]	; 0xfffff5fe
    38c8:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    38cc:	00000075 	andeq	r0, r0, r5, ror r0
    38d0:	3d802400 	cfstrscc	mvf2, [r0]
    38d4:	168e4000 	strne	r4, [lr], r0
    38d8:	01250000 	teqeq	r5, r0
    38dc:	0c910252 	lfmeq	f0, 4, [r1], {82}	; 0x52
    38e0:	03510125 	cmpeq	r1, #1073741833	; 0x40000009
    38e4:	25060891 	strcs	r0, [r6, #-2193]	; 0xfffff76f
    38e8:	91035001 	tstls	r3, r1
    38ec:	00007dd0 	ldrdeq	r7, [r0], -r0
    38f0:	00099634 	andeq	r9, r9, r4, lsr r6
    38f4:	02420100 	subeq	r0, r2, #0, 2
    38f8:	40003f58 	andmi	r3, r0, r8, asr pc
    38fc:	0000004c 	andeq	r0, r0, ip, asr #32
    3900:	14be9c01 	ldrtne	r9, [lr], #3073	; 0xc01
    3904:	9c240000 	stcls	0, cr0, [r4], #-0
    3908:	3a40003f 	bcc	1003a0c <STACK_SIZE+0x803a0c>
    390c:	25000004 	strcs	r0, [r0, #-4]
    3910:	30015301 	andcc	r5, r1, r1, lsl #6
    3914:	03520125 	cmpeq	r2, #1073741833	; 0x40000009
    3918:	25ffff0a 	ldrbcs	pc, [pc, #3850]!	; 482a <SVC_STACK_SIZE+0x82a>	; <UNPREDICTABLE>
    391c:	30015101 	andcc	r5, r1, r1, lsl #2
    3920:	01500125 	cmpeq	r0, r5, lsr #2
    3924:	7d022530 	cfstr32vc	mvfx2, [r2, #-192]	; 0xffffff40
    3928:	2531010c 	ldrcs	r0, [r1, #-268]!	; 0xfffffef4
    392c:	05087d02 	streq	r7, [r8, #-3330]	; 0xfffff2fe
    3930:	016ecc03 	cmneq	lr, r3, lsl #24
    3934:	7d022540 	cfstr32vc	mvfx2, [r2, #-256]	; 0xffffff00
    3938:	25330104 	ldrcs	r0, [r3, #-260]!	; 0xfffffefc
    393c:	01007d02 	tsteq	r0, r2, lsl #26
    3940:	15000033 	strne	r0, [r0, #-51]	; 0xffffffcd
    3944:	0000003a 	andeq	r0, r0, sl, lsr r0
    3948:	000014ce 	andeq	r1, r0, lr, asr #9
    394c:	00006b16 	andeq	r6, r0, r6, lsl fp
    3950:	3c001400 	cfstrscc	mvf1, [r0], {-0}
    3954:	00000aff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3958:	e0016401 	and	r6, r1, r1, lsl #8
    395c:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3960:	012c1003 	teqeq	ip, r3
    3964:	14be0640 	ldrtne	r0, [lr], #1600	; 0x640
    3968:	3a150000 	bcc	543970 <IRQ_STACK_SIZE+0x53b970>
    396c:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    3970:	16000014 			; <UNDEFINED> instruction: 0x16000014
    3974:	0000006b 	andeq	r0, r0, fp, rrx
    3978:	0f3c001d 	svceq	0x003c001d
    397c:	0100000a 	tsteq	r0, sl
    3980:	15070165 	strne	r0, [r7, #-357]	; 0xfffffe9b
    3984:	03050000 	movweq	r0, #20480	; 0x5000
    3988:	40012c28 	andmi	r2, r1, r8, lsr #24
    398c:	0014e506 	andseq	lr, r4, r6, lsl #10
    3990:	09b23c00 	ldmibeq	r2!, {sl, fp, ip, sp}
    3994:	66010000 	strvs	r0, [r1], -r0
    3998:	00151e01 	andseq	r1, r5, r1, lsl #28
    399c:	48030500 	stmdami	r3, {r8, sl}
    39a0:	0640012c 	strbeq	r0, [r0], -ip, lsr #2
    39a4:	000014e5 	andeq	r1, r0, r5, ror #9
    39a8:	00003a15 	andeq	r3, r0, r5, lsl sl
    39ac:	00153300 	andseq	r3, r5, r0, lsl #6
    39b0:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    39b4:	00150000 	andseq	r0, r5, r0
    39b8:	6f68633a 	svcvs	0x0068633a
    39bc:	01670100 	cmneq	r7, r0, lsl #2
    39c0:	00001545 	andeq	r1, r0, r5, asr #10
    39c4:	59700305 	ldmdbpl	r0!, {r0, r2, r8, r9}^
    39c8:	23064001 	movwcs	r4, #24577	; 0x6001
    39cc:	3c000015 	stccc	0, cr0, [r0], {21}
    39d0:	000009a5 	andeq	r0, r0, r5, lsr #19
    39d4:	5c016801 	stcpl	8, cr6, [r1], {1}
    39d8:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    39dc:	01598803 	cmpeq	r9, r3, lsl #16
    39e0:	15230640 	strne	r0, [r3, #-1600]!	; 0xfffff9c0
    39e4:	4c3c0000 	ldcmi	0, cr0, [ip], #-0
    39e8:	01000009 	tsteq	r0, r9
    39ec:	15730169 	ldrbne	r0, [r3, #-361]!	; 0xfffffe97
    39f0:	03050000 	movweq	r0, #20480	; 0x5000
    39f4:	400159a0 	andmi	r5, r1, r0, lsr #19
    39f8:	00152306 	andseq	r2, r5, r6, lsl #6
    39fc:	004f1500 	subeq	r1, pc, r0, lsl #10
    3a00:	15880000 	strne	r0, [r8]
    3a04:	6b160000 	blvs	583a0c <IRQ_STACK_SIZE+0x57ba0c>
    3a08:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3a0c:	0a233d00 	beq	8d2e14 <STACK_SIZE+0xd2e14>
    3a10:	23010000 	movwcs	r0, #4096	; 0x1000
    3a14:	00001578 	andeq	r1, r0, r8, ror r5
    3a18:	72580305 	subsvc	r0, r8, #335544320	; 0x14000000
    3a1c:	2f154001 	svccs	0x00154001
    3a20:	a9000001 	stmdbge	r0, {r0}
    3a24:	16000015 			; <UNDEFINED> instruction: 0x16000015
    3a28:	0000006b 	andeq	r0, r0, fp, rrx
    3a2c:	3c3d0004 	ldccc	0, cr0, [sp], #-16
    3a30:	01000009 	tsteq	r0, r9
    3a34:	00159924 	andseq	r9, r5, r4, lsr #18
    3a38:	64030500 	strvs	r0, [r3], #-1280	; 0xfffffb00
    3a3c:	3d40017b 	stfcce	f0, [r0, #-492]	; 0xfffffe14
    3a40:	000009ea 	andeq	r0, r0, sl, ror #19
    3a44:	004f2601 	subeq	r2, pc, r1, lsl #12
    3a48:	03050000 	movweq	r0, #20480	; 0x5000
    3a4c:	40017c04 	andmi	r7, r1, r4, lsl #24
    3a50:	000abb3d 	andeq	fp, sl, sp, lsr fp
    3a54:	4f270100 	svcmi	0x00270100
    3a58:	05000000 	streq	r0, [r0, #-0]
    3a5c:	017c0803 	cmneq	ip, r3, lsl #16
    3a60:	004f1540 	subeq	r1, pc, r0, asr #10
    3a64:	15ec0000 	strbne	r0, [ip, #0]!
    3a68:	6b160000 	blvs	583a70 <IRQ_STACK_SIZE+0x57ba70>
    3a6c:	01000000 	mrseq	r0, (UNDEF: 0)
    3a70:	0a623d00 	beq	1892e78 <STACK_SIZE+0x1092e78>
    3a74:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    3a78:	000015dc 	ldrdeq	r1, [r0], -ip
    3a7c:	7c100305 	ldcvc	3, cr0, [r0], {5}
    3a80:	bd3d4001 	ldclt	0, cr4, [sp, #-4]!
    3a84:	01000009 	tsteq	r0, r9
    3a88:	00160e41 	andseq	r0, r6, r1, asr #28
    3a8c:	60030500 	andvs	r0, r3, r0, lsl #10
    3a90:	0540017b 	strbeq	r0, [r0, #-379]	; 0xfffffe85
    3a94:	00161404 	andseq	r1, r6, r4, lsl #8
    3a98:	00483e00 	subeq	r3, r8, r0, lsl #28
    3a9c:	3a150000 	bcc	543aa4 <IRQ_STACK_SIZE+0x53baa4>
    3aa0:	2a000000 	bcs	3aa8 <ABORT_STACK_SIZE+0x36a8>
    3aa4:	3f000016 	svccc	0x00000016
    3aa8:	0000006b 	andeq	r0, r0, fp, rrx
    3aac:	3d000fff 	stccc	15, cr0, [r0, #-1020]	; 0xfffffc04
    3ab0:	00000a93 	muleq	r0, r3, sl
    3ab4:	163b0104 	ldrtne	r0, [fp], -r4, lsl #2
    3ab8:	03050000 	movweq	r0, #20480	; 0x5000
    3abc:	400159b8 			; <UNDEFINED> instruction: 0x400159b8
    3ac0:	00161906 	andseq	r1, r6, r6, lsl #18
    3ac4:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3ac8:	16510000 	ldrbne	r0, [r1], -r0
    3acc:	6b3f0000 	blvs	fc3ad4 <STACK_SIZE+0x7c3ad4>
    3ad0:	00000000 	andeq	r0, r0, r0
    3ad4:	063d002d 	ldrteq	r0, [sp], -sp, lsr #32
    3ad8:	0500000b 	streq	r0, [r0, #-11]
    3adc:	00166201 	andseq	r6, r6, r1, lsl #4
    3ae0:	68030500 	stmdavs	r3, {r8, sl}
    3ae4:	0640012c 	strbeq	r0, [r0], -ip, lsr #2
    3ae8:	00001640 	andeq	r1, r0, r0, asr #12
    3aec:	00003a15 	andeq	r3, r0, r5, lsl sl
    3af0:	00167800 	andseq	r7, r6, r0, lsl #16
    3af4:	006b3f00 	rsbeq	r3, fp, r0, lsl #30
    3af8:	45070000 	strmi	r0, [r7, #-0]
    3afc:	09333d00 	ldmdbeq	r3!, {r8, sl, fp, ip, sp}
    3b00:	01060000 	mrseq	r0, (UNDEF: 6)
    3b04:	00001689 	andeq	r1, r0, r9, lsl #13
    3b08:	e7080305 	str	r0, [r8, -r5, lsl #6]
    3b0c:	67064000 	strvs	r4, [r6, -r0]
    3b10:	40000016 	andmi	r0, r0, r6, lsl r0
    3b14:	00000965 	andeq	r0, r0, r5, ror #18
    3b18:	002cdc07 	eoreq	sp, ip, r7, lsl #24
    3b1c:	16ad0000 	strtne	r0, [sp], r0
    3b20:	81410000 	mrshi	r0, (UNDEF: 65)
    3b24:	41000000 	mrsmi	r0, (UNDEF: 0)
    3b28:	0000008e 	andeq	r0, r0, lr, lsl #1
    3b2c:	00009941 	andeq	r9, r0, r1, asr #18
    3b30:	97420000 	strbls	r0, [r2, -r0]
    3b34:	03000001 	movweq	r0, #1
    3b38:	008e4122 	addeq	r4, lr, r2, lsr #2
    3b3c:	00170000 	andseq	r0, r7, r0
    3b40:	00024000 	andeq	r4, r2, r0
    3b44:	3f000400 	svccc	0x00000400
    3b48:	04000009 	streq	r0, [r0], #-9
    3b4c:	00033f01 	andeq	r3, r3, r1, lsl #30
    3b50:	0b5b0100 	bleq	16c3f58 <STACK_SIZE+0xec3f58>
    3b54:	03100000 	tsteq	r0, #0
    3b58:	3fa40000 	svccc	0x00a40000
    3b5c:	01344000 	teqeq	r4, r0
    3b60:	0bb60000 	bleq	fed83b68 <IRQ_STACK_BASE+0xbad83b68>
    3b64:	01020000 	mrseq	r0, (UNDEF: 2)
    3b68:	0001b406 	andeq	fp, r1, r6, lsl #8
    3b6c:	08010200 	stmdaeq	r1, {r9}
    3b70:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    3b74:	6a050202 	bvs	144384 <IRQ_STACK_SIZE+0x13c384>
    3b78:	02000000 	andeq	r0, r0, #0
    3b7c:	02be0702 	adcseq	r0, lr, #524288	; 0x80000
    3b80:	04030000 	streq	r0, [r3], #-0
    3b84:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    3b88:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3b8c:	0000020d 	andeq	r0, r0, sp, lsl #4
    3b90:	05050802 	streq	r0, [r5, #-2050]	; 0xfffff7fe
    3b94:	02000001 	andeq	r0, r0, #1
    3b98:	02030708 	andeq	r0, r3, #8, 14	; 0x200000
    3b9c:	04020000 	streq	r0, [r2], #-0
    3ba0:	00010a05 	andeq	r0, r1, r5, lsl #20
    3ba4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3ba8:	00000074 	andeq	r0, r0, r4, ror r0
    3bac:	08070402 	stmdaeq	r7, {r1, sl}
    3bb0:	02000002 	andeq	r0, r0, #2
    3bb4:	01bb0801 			; <UNDEFINED> instruction: 0x01bb0801
    3bb8:	05040000 	streq	r0, [r4, #-0]
    3bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    3bc0:	003fa407 	eorseq	sl, pc, r7, lsl #8
    3bc4:	00001440 	andeq	r1, r0, r0, asr #8
    3bc8:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    3bcc:	00000b3a 	andeq	r0, r0, sl, lsr fp
    3bd0:	00410c01 	subeq	r0, r1, r1, lsl #24
    3bd4:	3fb80000 	svccc	0x00b80000
    3bd8:	00144000 	andseq	r4, r4, r0
    3bdc:	9c010000 	stcls	0, cr0, [r1], {-0}
    3be0:	0001e104 	andeq	lr, r1, r4, lsl #2
    3be4:	cc110100 	ldfgts	f0, [r1], {-0}
    3be8:	1840003f 	stmdane	r0, {r0, r1, r2, r3, r4, r5}^
    3bec:	01000000 	mrseq	r0, (UNDEF: 0)
    3bf0:	015d069c 			; <UNDEFINED> instruction: 0x015d069c
    3bf4:	16010000 	strne	r0, [r1], -r0
    3bf8:	00000041 	andeq	r0, r0, r1, asr #32
    3bfc:	40003fe4 	andmi	r3, r0, r4, ror #31
    3c00:	0000001c 	andeq	r0, r0, ip, lsl r0
    3c04:	00d59c01 	sbcseq	r9, r5, r1, lsl #24
    3c08:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    3c0c:	41180100 	tstmi	r8, r0, lsl #2
    3c10:	01000000 	mrseq	r0, (UNDEF: 0)
    3c14:	4e040050 	mcrmi	0, 0, r0, cr4, cr0, {2}
    3c18:	0100000b 	tsteq	r0, fp
    3c1c:	0040001e 	subeq	r0, r0, lr, lsl r0
    3c20:	00003040 	andeq	r3, r0, r0, asr #32
    3c24:	089c0100 	ldmeq	ip, {r8}
    3c28:	00000b61 	andeq	r0, r0, r1, ror #22
    3c2c:	40302601 	eorsmi	r2, r0, r1, lsl #12
    3c30:	00a84000 	adceq	r4, r8, r0
    3c34:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c38:	000001e5 	andeq	r0, r0, r5, ror #3
    3c3c:	006e6509 	rsbeq	r6, lr, r9, lsl #10
    3c40:	00412601 	subeq	r2, r1, r1, lsl #12
    3c44:	4d980000 	ldcmi	0, cr0, [r8]
    3c48:	4c0a0000 	stcmi	0, cr0, [sl], {-0}
    3c4c:	e5400040 	strb	r0, [r0, #-64]	; 0xffffffc0
    3c50:	23000001 	movwcs	r0, #1
    3c54:	0b000001 	bleq	3c60 <ABORT_STACK_SIZE+0x3860>
    3c58:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3c5c:	50010b33 	andpl	r0, r1, r3, lsr fp
    3c60:	00007402 	andeq	r7, r0, r2, lsl #8
    3c64:	0040600c 	subeq	r6, r0, ip
    3c68:	0001e540 	andeq	lr, r1, r0, asr #10
    3c6c:	00013e00 	andeq	r3, r1, r0, lsl #28
    3c70:	51010b00 	tstpl	r1, r0, lsl #22
    3c74:	0b340802 	bleq	d05c84 <STACK_SIZE+0x505c84>
    3c78:	f3035001 	vhadd.u8	d5, d3, d1
    3c7c:	0a005001 	beq	17c88 <IRQ_STACK_SIZE+0xfc88>
    3c80:	40004088 	andmi	r4, r0, r8, lsl #1
    3c84:	000001fb 	strdeq	r0, [r0], -fp
    3c88:	0000015c 	andeq	r0, r0, ip, asr r1
    3c8c:	0152010b 	cmpeq	r2, fp, lsl #2
    3c90:	51010b30 	tstpl	r1, r0, lsr fp
    3c94:	0b330802 	bleq	cc5ca4 <STACK_SIZE+0x4c5ca4>
    3c98:	30015001 	andcc	r5, r1, r1
    3c9c:	40940a00 	addsmi	r0, r4, r0, lsl #20
    3ca0:	02164000 	andseq	r4, r6, #0
    3ca4:	01750000 	cmneq	r5, r0
    3ca8:	010b0000 	mrseq	r0, (UNDEF: 11)
    3cac:	33080251 	movwcc	r0, #33361	; 0x8251
    3cb0:	0150010b 	cmpeq	r0, fp, lsl #2
    3cb4:	a40a0030 	strge	r0, [sl], #-48	; 0xffffffd0
    3cb8:	2c400040 	mcrrcs	0, 4, r0, r0, cr0
    3cbc:	93000002 	movwls	r0, #2
    3cc0:	0b000001 	bleq	3ccc <ABORT_STACK_SIZE+0x38cc>
    3cc4:	31015201 	tstcc	r1, r1, lsl #4
    3cc8:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3ccc:	010b3308 	tsteq	fp, r8, lsl #6
    3cd0:	00300150 	eorseq	r0, r0, r0, asr r1
    3cd4:	0040b40a 	subeq	fp, r0, sl, lsl #8
    3cd8:	0001fb40 	andeq	pc, r1, r0, asr #22
    3cdc:	0001b100 	andeq	fp, r1, r0, lsl #2
    3ce0:	52010b00 	andpl	r0, r1, #0, 22
    3ce4:	010b3001 	tsteq	fp, r1
    3ce8:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    3cec:	0150010b 	cmpeq	r0, fp, lsl #2
    3cf0:	c00a0030 	andgt	r0, sl, r0, lsr r0
    3cf4:	16400040 	strbne	r0, [r0], -r0, asr #32
    3cf8:	ca000002 	bgt	3d08 <ABORT_STACK_SIZE+0x3908>
    3cfc:	0b000001 	bleq	3d08 <ABORT_STACK_SIZE+0x3908>
    3d00:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3d04:	50010b34 	andpl	r0, r1, r4, lsr fp
    3d08:	0d003001 	stceq	0, cr3, [r0, #-4]
    3d0c:	400040d8 	ldrdmi	r4, [r0], -r8
    3d10:	0000022c 	andeq	r0, r0, ip, lsr #4
    3d14:	0152010b 	cmpeq	r2, fp, lsl #2
    3d18:	51010b31 	tstpl	r1, r1, lsr fp
    3d1c:	0b340802 	bleq	d05d2c <STACK_SIZE+0x505d2c>
    3d20:	30015001 	andcc	r5, r1, r1
    3d24:	3d0e0000 	stccc	0, cr0, [lr, #-0]
    3d28:	02000008 	andeq	r0, r0, #8
    3d2c:	0001fb43 	andeq	pc, r1, r3, asr #22
    3d30:	00410f00 	subeq	r0, r1, r0, lsl #30
    3d34:	410f0000 	mrsmi	r0, CPSR
    3d38:	00000000 	andeq	r0, r0, r0
    3d3c:	0008190e 	andeq	r1, r8, lr, lsl #18
    3d40:	16440200 	strbne	r0, [r4], -r0, lsl #4
    3d44:	0f000002 	svceq	0x00000002
    3d48:	00000041 	andeq	r0, r0, r1, asr #32
    3d4c:	0000410f 	andeq	r4, r0, pc, lsl #2
    3d50:	00410f00 	subeq	r0, r1, r0, lsl #30
    3d54:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3d58:	0000088b 	andeq	r0, r0, fp, lsl #17
    3d5c:	022c4202 	eoreq	r4, ip, #536870912	; 0x20000000
    3d60:	410f0000 	mrsmi	r0, CPSR
    3d64:	0f000000 	svceq	0x00000000
    3d68:	00000041 	andeq	r0, r0, r1, asr #32
    3d6c:	08531000 	ldmdaeq	r3, {ip}^
    3d70:	46020000 	strmi	r0, [r2], -r0
    3d74:	0000410f 	andeq	r4, r0, pc, lsl #2
    3d78:	00410f00 	subeq	r0, r1, r0, lsl #30
    3d7c:	410f0000 	mrsmi	r0, CPSR
    3d80:	00000000 	andeq	r0, r0, r0
    3d84:	0000d300 	andeq	sp, r0, r0, lsl #6
    3d88:	51000400 	tstpl	r0, r0, lsl #8
    3d8c:	0400000a 	streq	r0, [r0], #-10
    3d90:	00033f01 	andeq	r3, r3, r1, lsl #30
    3d94:	0b790100 	bleq	1e4419c <STACK_SIZE+0x164419c>
    3d98:	03100000 	tsteq	r0, #0
    3d9c:	40d80000 	sbcsmi	r0, r8, r0
    3da0:	00404000 	subeq	r4, r0, r0
    3da4:	0c330000 	ldceq	0, cr0, [r3], #-0
    3da8:	01020000 	mrseq	r0, (UNDEF: 2)
    3dac:	0001b406 	andeq	fp, r1, r6, lsl #8
    3db0:	08010200 	stmdaeq	r1, {r9}
    3db4:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    3db8:	6a050202 	bvs	1445c8 <IRQ_STACK_SIZE+0x13c5c8>
    3dbc:	02000000 	andeq	r0, r0, #0
    3dc0:	02be0702 	adcseq	r0, lr, #524288	; 0x80000
    3dc4:	04030000 	streq	r0, [r3], #-0
    3dc8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    3dcc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3dd0:	0000020d 	andeq	r0, r0, sp, lsl #4
    3dd4:	05050802 	streq	r0, [r5, #-2050]	; 0xfffff7fe
    3dd8:	02000001 	andeq	r0, r0, #1
    3ddc:	02030708 	andeq	r0, r3, #8, 14	; 0x200000
    3de0:	04020000 	streq	r0, [r2], #-0
    3de4:	00010a05 	andeq	r0, r1, r5, lsl #20
    3de8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3dec:	00000074 	andeq	r0, r0, r4, ror r0
    3df0:	08070402 	stmdaeq	r7, {r1, sl}
    3df4:	02000002 	andeq	r0, r0, #2
    3df8:	01bb0801 			; <UNDEFINED> instruction: 0x01bb0801
    3dfc:	f7040000 			; <UNDEFINED> instruction: 0xf7040000
    3e00:	01000001 	tsteq	r0, r1
    3e04:	00910109 	addseq	r0, r1, r9, lsl #2
    3e08:	6c050000 	stcvs	0, cr0, [r5], {-0}
    3e0c:	01006465 	tsteq	r0, r5, ror #8
    3e10:	00004109 	andeq	r4, r0, r9, lsl #2
    3e14:	70060000 	andvc	r0, r6, r0
    3e18:	0100000b 	tsteq	r0, fp
    3e1c:	0040d803 	subeq	sp, r0, r3, lsl #16
    3e20:	00002440 	andeq	r2, r0, r0, asr #8
    3e24:	bd9c0100 	ldflts	f0, [ip]
    3e28:	07000000 	streq	r0, [r0, -r0]
    3e2c:	00000079 	andeq	r0, r0, r9, ror r0
    3e30:	400040ec 	andmi	r4, r0, ip, ror #1
    3e34:	00000010 	andeq	r0, r0, r0, lsl r0
    3e38:	85080601 	strhi	r0, [r8, #-1537]	; 0xfffff9ff
    3e3c:	00000000 	andeq	r0, r0, r0
    3e40:	79090000 	stmdbvc	r9, {}	; <UNPREDICTABLE>
    3e44:	fc000000 	stc2	0, cr0, [r0], {-0}
    3e48:	1c400040 	mcrrne	0, 4, r0, r0, cr0
    3e4c:	01000000 	mrseq	r0, (UNDEF: 0)
    3e50:	00850a9c 	umulleq	r0, r5, ip, sl
    3e54:	4df30000 	ldclmi	0, cr0, [r3]
    3e58:	00000000 	andeq	r0, r0, r0
    3e5c:	000003e3 	andeq	r0, r0, r3, ror #7
    3e60:	0ae60004 	beq	ff983e78 <IRQ_STACK_BASE+0xbb983e78>
    3e64:	01040000 	mrseq	r0, (UNDEF: 4)
    3e68:	0000033f 	andeq	r0, r0, pc, lsr r3
    3e6c:	000b8f01 	andeq	r8, fp, r1, lsl #30
    3e70:	00031000 	andeq	r1, r3, r0
    3e74:	00411800 	subeq	r1, r1, r0, lsl #16
    3e78:	00013c40 	andeq	r3, r1, r0, asr #24
    3e7c:	000c6a00 	andeq	r6, ip, r0, lsl #20
    3e80:	06010200 	streq	r0, [r1], -r0, lsl #4
    3e84:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    3e88:	b2080102 	andlt	r0, r8, #-2147483648	; 0x80000000
    3e8c:	02000001 	andeq	r0, r0, #1
    3e90:	006a0502 	rsbeq	r0, sl, r2, lsl #10
    3e94:	02020000 	andeq	r0, r2, #0
    3e98:	0002be07 	andeq	fp, r2, r7, lsl #28
    3e9c:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    3ea0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3ea4:	0d070402 	cfstrseq	mvf0, [r7, #-8]
    3ea8:	02000002 	andeq	r0, r0, #2
    3eac:	01050508 	tsteq	r5, r8, lsl #10
    3eb0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3eb4:	00020307 	andeq	r0, r2, r7, lsl #6
    3eb8:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3ebc:	0000010a 	andeq	r0, r0, sl, lsl #2
    3ec0:	74070402 	strvc	r0, [r7], #-1026	; 0xfffffbfe
    3ec4:	04000000 	streq	r0, [r0], #-0
    3ec8:	07040204 	streq	r0, [r4, -r4, lsl #4]
    3ecc:	00000208 	andeq	r0, r0, r8, lsl #4
    3ed0:	bb080102 	bllt	2042e0 <IRQ_STACK_SIZE+0x1fc2e0>
    3ed4:	05000001 	streq	r0, [r0, #-1]
    3ed8:	00008104 	andeq	r8, r0, r4, lsl #2
    3edc:	00740600 	rsbseq	r0, r4, r0, lsl #12
    3ee0:	20070000 	andcs	r0, r7, r0
    3ee4:	00ef5602 	rsceq	r5, pc, r2, lsl #12
    3ee8:	ed080000 	stc	0, cr0, [r8, #-0]
    3eec:	02000000 	andeq	r0, r0, #0
    3ef0:	00004857 	andeq	r4, r0, r7, asr r8
    3ef4:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
    3ef8:	02000002 	andeq	r0, r0, #2
    3efc:	00004858 	andeq	r4, r0, r8, asr r8
    3f00:	60080400 	andvs	r0, r8, r0, lsl #8
    3f04:	02000004 	andeq	r0, r0, #4
    3f08:	00004859 	andeq	r4, r0, r9, asr r8
    3f0c:	68080800 	stmdavs	r8, {fp}
    3f10:	02000004 	andeq	r0, r0, #4
    3f14:	0000485a 	andeq	r4, r0, sl, asr r8
    3f18:	d5080c00 	strle	r0, [r8, #-3072]	; 0xfffff400
    3f1c:	02000000 	andeq	r0, r0, #0
    3f20:	0000485b 	andeq	r4, r0, fp, asr r8
    3f24:	dd081000 	stcle	0, cr1, [r8, #-0]
    3f28:	02000000 	andeq	r0, r0, #0
    3f2c:	0000485c 	andeq	r4, r0, ip, asr r8
    3f30:	c5081400 	strgt	r1, [r8, #-1024]	; 0xfffffc00
    3f34:	02000000 	andeq	r0, r0, #0
    3f38:	0000485d 	andeq	r4, r0, sp, asr r8
    3f3c:	88081800 	stmdahi	r8, {fp, ip}
    3f40:	02000002 	andeq	r0, r0, #2
    3f44:	0000485e 	andeq	r4, r0, lr, asr r8
    3f48:	09001c00 	stmdbeq	r0, {sl, fp, ip}
    3f4c:	0000027c 	andeq	r0, r0, ip, ror r2
    3f50:	00865f02 	addeq	r5, r6, r2, lsl #30
    3f54:	960a0000 	strls	r0, [sl], -r0
    3f58:	0100000b 	tsteq	r0, fp
    3f5c:	0041181f 	subeq	r1, r1, pc, lsl r8
    3f60:	00004c40 	andeq	r4, r0, r0, asr #24
    3f64:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
    3f68:	0b000001 	bleq	3f74 <ABORT_STACK_SIZE+0x3b74>
    3f6c:	00000b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    3f70:	00481f01 	subeq	r1, r8, r1, lsl #30
    3f74:	4e140000 	cdpmi	0, 1, cr0, cr4, cr0, {0}
    3f78:	9e0b0000 	cdpls	0, 0, cr0, cr11, cr0, {0}
    3f7c:	0100000a 	tsteq	r0, sl
    3f80:	0000481f 	andeq	r4, r0, pc, lsl r8
    3f84:	004e3500 	subeq	r3, lr, r0, lsl #10
    3f88:	02a30b00 	adceq	r0, r3, #0, 22
    3f8c:	1f010000 	svcne	0x00010000
    3f90:	00000048 	andeq	r0, r0, r8, asr #32
    3f94:	00004e72 	andeq	r4, r0, r2, ror lr
    3f98:	0100690c 	tsteq	r0, ip, lsl #18
    3f9c:	00004121 	andeq	r4, r0, r1, lsr #2
    3fa0:	004e9000 	subeq	r9, lr, r0
    3fa4:	41540d00 	cmpmi	r4, r0, lsl #26
    3fa8:	02c84000 	sbceq	r4, r8, #0
    3fac:	010e0000 	mrseq	r0, (UNDEF: 14)
    3fb0:	00750252 	rsbseq	r0, r5, r2, asr r2
    3fb4:	0151010e 	cmpeq	r1, lr, lsl #2
    3fb8:	50010e31 	andpl	r0, r1, r1, lsr lr
    3fbc:	007f7402 	rsbseq	r7, pc, r2, lsl #8
    3fc0:	0b7f0f00 	bleq	1fc7bc8 <STACK_SIZE+0x17c7bc8>
    3fc4:	2a010000 	bcs	43fcc <IRQ_STACK_SIZE+0x3bfcc>
    3fc8:	00000041 	andeq	r0, r0, r1, asr #32
    3fcc:	40004164 	andmi	r4, r0, r4, ror #2
    3fd0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3fd4:	02ad9c01 	adceq	r9, sp, #256	; 0x100
    3fd8:	78100000 	ldmdavc	r0, {}	; <UNPREDICTABLE>
    3fdc:	e3400041 	movt	r0, #65	; 0x41
    3fe0:	10000002 	andne	r0, r0, r2
    3fe4:	40004184 	andmi	r4, r0, r4, lsl #3
    3fe8:	000002ea 	andeq	r0, r0, sl, ror #5
    3fec:	00418810 	subeq	r8, r1, r0, lsl r8
    3ff0:	0002fb40 	andeq	pc, r2, r0, asr #22
    3ff4:	418c1000 	orrmi	r1, ip, r0
    3ff8:	03024000 	movweq	r4, #8192	; 0x2000
    3ffc:	98110000 	ldmdals	r1, {}	; <UNPREDICTABLE>
    4000:	09400041 	stmdbeq	r0, {r0, r6}^
    4004:	b9000003 	stmdblt	r0, {r0, r1}
    4008:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    400c:	03055001 	movweq	r5, #20481	; 0x5001
    4010:	40016efc 	strdmi	r6, [r1], -ip
    4014:	41d41000 	bicsmi	r1, r4, r0
    4018:	031b4000 	tsteq	fp, #0
    401c:	e0110000 	ands	r0, r1, r0
    4020:	22400041 	subcs	r0, r0, #65	; 0x41
    4024:	db000003 	blle	4038 <SVC_STACK_SIZE+0x38>
    4028:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    402c:	31015101 	tstcc	r1, r1, lsl #2
    4030:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4034:	11000074 	tstne	r0, r4, ror r0
    4038:	400041e8 	andmi	r4, r0, r8, ror #3
    403c:	00000338 	andeq	r0, r0, r8, lsr r3
    4040:	000001ee 	andeq	r0, r0, lr, ror #3
    4044:	0150010e 	cmpeq	r0, lr, lsl #2
    4048:	f4110031 			; <UNDEFINED> instruction: 0xf4110031
    404c:	49400041 	stmdbmi	r0, {r0, r6}^
    4050:	08000003 	stmdaeq	r0, {r0, r1}
    4054:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4058:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    405c:	50010e00 	andpl	r0, r1, r0, lsl #28
    4060:	00007402 	andeq	r7, r0, r2, lsl #8
    4064:	00420011 	subeq	r0, r2, r1, lsl r0
    4068:	00035f40 	andeq	r5, r3, r0, asr #30
    406c:	00022200 	andeq	r2, r2, r0, lsl #4
    4070:	51010e00 	tstpl	r1, r0, lsl #28
    4074:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    4078:	74025001 	strvc	r5, [r2], #-1
    407c:	08110000 	ldmdaeq	r1, {}	; <UNPREDICTABLE>
    4080:	75400042 	strbvc	r0, [r0, #-66]	; 0xffffffbe
    4084:	35000003 	strcc	r0, [r0, #-3]
    4088:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    408c:	4f015001 	svcmi	0x00015001
    4090:	42141100 	andsmi	r1, r4, #0, 2
    4094:	03864000 	orreq	r4, r6, #0
    4098:	024e0000 	subeq	r0, lr, #0
    409c:	010e0000 	mrseq	r0, (UNDEF: 14)
    40a0:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    40a4:	74025001 	strvc	r5, [r2], #-1
    40a8:	20110000 	andscs	r0, r1, r0
    40ac:	9c400042 	mcrrls	0, 4, r0, r0, cr2
    40b0:	68000003 	stmdavs	r0, {r0, r1}
    40b4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    40b8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    40bc:	50010eff 	strdpl	r0, [r1], -pc	; <UNPREDICTABLE>
    40c0:	00007402 	andeq	r7, r0, r2, lsl #8
    40c4:	00422811 	subeq	r2, r2, r1, lsl r8
    40c8:	0003b240 	andeq	fp, r3, r0, asr #4
    40cc:	00027b00 	andeq	r7, r2, r0, lsl #22
    40d0:	50010e00 	andpl	r0, r1, r0, lsl #28
    40d4:	11003101 	tstne	r0, r1, lsl #2
    40d8:	40004234 	andmi	r4, r0, r4, lsr r2
    40dc:	00000309 	andeq	r0, r0, r9, lsl #6
    40e0:	00000292 	muleq	r0, r2, r2
    40e4:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
    40e8:	016f1003 	cmneq	pc, r3
    40ec:	48100040 	ldmdami	r0, {r6}
    40f0:	c3400042 	movtgt	r0, #66	; 0x42
    40f4:	0d000003 	stceq	0, cr0, [r0, #-12]
    40f8:	40004250 	andmi	r4, r0, r0, asr r2
    40fc:	000003d9 	ldrdeq	r0, [r0], -r9
    4100:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
    4104:	0003e80a 	andeq	lr, r3, sl, lsl #16
    4108:	00ef1200 	rsceq	r1, pc, r0, lsl #4
    410c:	02bd0000 	adcseq	r0, sp, #0
    4110:	64130000 	ldrvs	r0, [r3], #-0
    4114:	04000000 	streq	r0, [r0], #-0
    4118:	093c1400 	ldmdbeq	ip!, {sl, ip}
    411c:	03010000 	movweq	r0, #4096	; 0x1000
    4120:	000002ad 	andeq	r0, r0, sp, lsr #5
    4124:	000ba615 	andeq	sl, fp, r5, lsl r6
    4128:	e3500200 	cmp	r0, #0, 4
    412c:	16000002 	strne	r0, [r0], -r2
    4130:	00000041 	andeq	r0, r0, r1, asr #32
    4134:	00004116 	andeq	r4, r0, r6, lsl r1
    4138:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    413c:	17000000 	strne	r0, [r0, -r0]
    4140:	0000048e 	andeq	r0, r0, lr, lsl #9
    4144:	84157a03 	ldrhi	r7, [r5], #-2563	; 0xfffff5fd
    4148:	0200000b 	andeq	r0, r0, #11
    414c:	0002fb1f 	andeq	pc, r2, pc, lsl fp	; <UNPREDICTABLE>
    4150:	00411600 	subeq	r1, r1, r0, lsl #12
    4154:	17000000 	strne	r0, [r0, -r0]
    4158:	00000b70 	andeq	r0, r0, r0, ror fp
    415c:	05171802 	ldreq	r1, [r7, #-2050]	; 0xfffff7fe
    4160:	02000000 	andeq	r0, r0, #0
    4164:	01971539 	orrseq	r1, r7, r9, lsr r5
    4168:	22020000 	andcs	r0, r2, #0
    416c:	0000031b 	andeq	r0, r0, fp, lsl r3
    4170:	00007b16 	andeq	r7, r0, r6, lsl fp
    4174:	17001800 	strne	r1, [r0, -r0, lsl #16]
    4178:	000001a9 	andeq	r0, r0, r9, lsr #3
    417c:	96157402 	ldrls	r7, [r5], -r2, lsl #8
    4180:	02000002 	andeq	r0, r0, #2
    4184:	00033875 	andeq	r3, r3, r5, ror r8
    4188:	00411600 	subeq	r1, r1, r0, lsl #12
    418c:	41160000 	tstmi	r6, r0
    4190:	00000000 	andeq	r0, r0, r0
    4194:	0001c515 	andeq	ip, r1, r5, lsl r5
    4198:	49810200 	stmibmi	r1, {r9}
    419c:	16000003 	strne	r0, [r0], -r3
    41a0:	00000041 	andeq	r0, r0, r1, asr #32
    41a4:	01381500 	teqeq	r8, r0, lsl #10
    41a8:	7e020000 	cdpvc	0, 0, cr0, cr2, cr0, {0}
    41ac:	0000035f 	andeq	r0, r0, pc, asr r3
    41b0:	00004116 	andeq	r4, r0, r6, lsl r1
    41b4:	00411600 	subeq	r1, r1, r0, lsl #12
    41b8:	15000000 	strne	r0, [r0, #-0]
    41bc:	0000004d 	andeq	r0, r0, sp, asr #32
    41c0:	03757d02 	cmneq	r5, #2, 26	; 0x80
    41c4:	41160000 	tstmi	r6, r0
    41c8:	16000000 	strne	r0, [r0], -r0
    41cc:	00000041 	andeq	r0, r0, r1, asr #32
    41d0:	09511500 	ldmdbeq	r1, {r8, sl, ip}^
    41d4:	7a020000 	bvc	841dc <IRQ_STACK_SIZE+0x7c1dc>
    41d8:	00000386 	andeq	r0, r0, r6, lsl #7
    41dc:	00004116 	andeq	r4, r0, r6, lsl r1
    41e0:	11150000 	tstne	r5, r0
    41e4:	02000009 	andeq	r0, r0, #9
    41e8:	00039c48 	andeq	r9, r3, r8, asr #24
    41ec:	00411600 	subeq	r1, r1, r0, lsl #12
    41f0:	41160000 	tstmi	r6, r0
    41f4:	00000000 	andeq	r0, r0, r0
    41f8:	0007df15 	andeq	sp, r7, r5, lsl pc
    41fc:	b2450200 	sublt	r0, r5, #0, 4
    4200:	16000003 	strne	r0, [r0], -r3
    4204:	00000041 	andeq	r0, r0, r1, asr #32
    4208:	00004116 	andeq	r4, r0, r6, lsl r1
    420c:	e0150000 	ands	r0, r5, r0
    4210:	02000008 	andeq	r0, r0, #8
    4214:	0003c341 	andeq	ip, r3, r1, asr #6
    4218:	00411600 	subeq	r1, r1, r0, lsl #12
    421c:	15000000 	strne	r0, [r0, #-0]
    4220:	00000bb5 			; <UNDEFINED> instruction: 0x00000bb5
    4224:	03d93002 	bicseq	r3, r9, #2
    4228:	48160000 	ldmdami	r6, {}	; <UNPREDICTABLE>
    422c:	16000000 	strne	r0, [r0], -r0
    4230:	00000048 	andeq	r0, r0, r8, asr #32
    4234:	0d6e1900 	stcleq	9, cr1, [lr, #-0]
    4238:	11020000 	mrsne	r0, (UNDEF: 2)
    423c:	00004816 	andeq	r4, r0, r6, lsl r8
    4240:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    4244:	04000001 	streq	r0, [r0], #-1
    4248:	000c3700 	andeq	r3, ip, r0, lsl #14
    424c:	3f010400 	svccc	0x00010400
    4250:	01000003 	tsteq	r0, r3
    4254:	00000be2 	andeq	r0, r0, r2, ror #23
    4258:	00000310 	andeq	r0, r0, r0, lsl r3
    425c:	40004254 	andmi	r4, r0, r4, asr r2
    4260:	000000b4 	strheq	r0, [r0], -r4
    4264:	00000d16 	andeq	r0, r0, r6, lsl sp
    4268:	b4060102 	strlt	r0, [r6], #-258	; 0xfffffefe
    426c:	02000001 	andeq	r0, r0, #1
    4270:	01b20801 			; <UNDEFINED> instruction: 0x01b20801
    4274:	02020000 	andeq	r0, r2, #0
    4278:	00006a05 	andeq	r6, r0, r5, lsl #20
    427c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4280:	000002be 			; <UNDEFINED> instruction: 0x000002be
    4284:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4288:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    428c:	020d0704 	andeq	r0, sp, #4, 14	; 0x100000
    4290:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4294:	00010505 	andeq	r0, r1, r5, lsl #10
    4298:	07080200 	streq	r0, [r8, -r0, lsl #4]
    429c:	00000203 	andeq	r0, r0, r3, lsl #4
    42a0:	0a050402 	beq	1452b0 <IRQ_STACK_SIZE+0x13d2b0>
    42a4:	02000001 	andeq	r0, r0, #1
    42a8:	00740704 	rsbseq	r0, r4, r4, lsl #14
    42ac:	04020000 	streq	r0, [r2], #-0
    42b0:	00020807 	andeq	r0, r2, r7, lsl #16
    42b4:	78040400 	stmdavc	r4, {sl}
    42b8:	02000000 	andeq	r0, r0, #0
    42bc:	01bb0801 			; <UNDEFINED> instruction: 0x01bb0801
    42c0:	f1050000 			; <UNDEFINED> instruction: 0xf1050000
    42c4:	0200000b 	andeq	r0, r0, #11
    42c8:	00007292 	muleq	r0, r2, r2
    42cc:	0bbd0600 	bleq	fef45ad4 <IRQ_STACK_BASE+0xbaf45ad4>
    42d0:	0a010000 	beq	442d8 <IRQ_STACK_SIZE+0x3c2d8>
    42d4:	0000007f 	andeq	r0, r0, pc, ror r0
    42d8:	40004254 	andmi	r4, r0, r4, asr r2
    42dc:	0000004c 	andeq	r0, r0, ip, asr #32
    42e0:	00cf9c01 	sbceq	r9, pc, r1, lsl #24
    42e4:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
    42e8:	0100636e 	tsteq	r0, lr, ror #6
    42ec:	0000410a 	andeq	r4, r0, sl, lsl #2
    42f0:	004ed100 	subeq	sp, lr, r0, lsl #2
    42f4:	0c080800 	stceq	8, cr0, [r8], {-0}
    42f8:	0c010000 	stceq	0, cr0, [r1], {-0}
    42fc:	0000007f 	andeq	r0, r0, pc, ror r0
    4300:	00004eff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    4304:	000c1109 	andeq	r1, ip, r9, lsl #2
    4308:	7f0d0100 	svcvc	0x000d0100
    430c:	01000000 	mrseq	r0, (UNDEF: 0)
    4310:	f90a0051 			; <UNDEFINED> instruction: 0xf90a0051
    4314:	0100000b 	tsteq	r0, fp
    4318:	0000481a 	andeq	r4, r0, sl, lsl r8
    431c:	0042a000 	subeq	sl, r2, r0
    4320:	00000840 	andeq	r0, r0, r0, asr #16
    4324:	0a9c0100 	beq	fe70472c <IRQ_STACK_BASE+0xba70472c>
    4328:	00000bd2 	ldrdeq	r0, [r0], -r2
    432c:	00481f01 	subeq	r1, r8, r1, lsl #30
    4330:	42a80000 	adcmi	r0, r8, #0
    4334:	000c4000 	andeq	r4, ip, r0
    4338:	9c010000 	stcls	0, cr0, [r1], {-0}
    433c:	000c1a0a 	andeq	r1, ip, sl, lsl #20
    4340:	48240100 	stmdami	r4!, {r8}
    4344:	b4000000 	strlt	r0, [r0], #-0
    4348:	10400042 	subne	r0, r0, r2, asr #32
    434c:	01000000 	mrseq	r0, (UNDEF: 0)
    4350:	0bc30a9c 	bleq	ff0c6dc8 <IRQ_STACK_BASE+0xbb0c6dc8>
    4354:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    4358:	00000048 	andeq	r0, r0, r8, asr #32
    435c:	400042c4 	andmi	r4, r0, r4, asr #5
    4360:	0000000c 	andeq	r0, r0, ip
    4364:	6e0b9c01 	cdpvs	12, 0, cr9, cr11, cr1, {0}
    4368:	0100000d 	tsteq	r0, sp
    436c:	0042d02e 	subeq	sp, r2, lr, lsr #32
    4370:	00003840 	andeq	r3, r0, r0, asr #16
    4374:	509c0100 	addspl	r0, ip, r0, lsl #2
    4378:	0c000001 	stceq	0, cr0, [r0], {1}
    437c:	2e010076 	mcrcs	0, 0, r0, cr1, cr6, {3}
    4380:	00000048 	andeq	r0, r0, r8, asr #32
    4384:	690d5001 	stmdbvs	sp, {r0, ip, lr}
    4388:	50300100 	eorspl	r0, r0, r0, lsl #2
    438c:	02000001 	andeq	r0, r0, #1
    4390:	0e007c91 	mcreq	12, 0, r7, cr0, cr1, {4}
    4394:	00000041 	andeq	r0, r0, r1, asr #32
    4398:	000bec09 	andeq	lr, fp, r9, lsl #24
    439c:	7f080100 	svcvc	0x00080100
    43a0:	05000000 	streq	r0, [r0, #-0]
    43a4:	017c1803 	cmneq	ip, r3, lsl #16
    43a8:	0c280f40 	stceq	15, cr0, [r8], #-256	; 0xffffff00
    43ac:	07010000 	streq	r0, [r1, -r0]
    43b0:	0000002c 	andeq	r0, r0, ip, lsr #32
    43b4:	00068f00 	andeq	r8, r6, r0, lsl #30
    43b8:	2a000400 	bcs	53c0 <SVC_STACK_SIZE+0x13c0>
    43bc:	0400000d 	streq	r0, [r0], #-13
    43c0:	00033f01 	andeq	r3, r3, r1, lsl #30
    43c4:	0cb10100 	ldfeqs	f0, [r1]
    43c8:	03100000 	tsteq	r0, #0
    43cc:	43080000 	movwmi	r0, #32768	; 0x8000
    43d0:	0cc04000 	stcleq	0, cr4, [r0], {0}
    43d4:	0db70000 	ldceq	0, cr0, [r7]
    43d8:	01020000 	mrseq	r0, (UNDEF: 2)
    43dc:	0001b406 	andeq	fp, r1, r6, lsl #8
    43e0:	08010200 	stmdaeq	r1, {r9}
    43e4:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    43e8:	6a050202 	bvs	144bf8 <IRQ_STACK_SIZE+0x13cbf8>
    43ec:	02000000 	andeq	r0, r0, #0
    43f0:	02be0702 	adcseq	r0, lr, #524288	; 0x80000
    43f4:	04030000 	streq	r0, [r3], #-0
    43f8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    43fc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4400:	0000020d 	andeq	r0, r0, sp, lsl #4
    4404:	05050802 	streq	r0, [r5, #-2050]	; 0xfffff7fe
    4408:	02000001 	andeq	r0, r0, #1
    440c:	02030708 	andeq	r0, r3, #8, 14	; 0x200000
    4410:	04020000 	streq	r0, [r2], #-0
    4414:	00010a05 	andeq	r0, r1, r5, lsl #20
    4418:	07040200 	streq	r0, [r4, -r0, lsl #4]
    441c:	00000074 	andeq	r0, r0, r4, ror r0
    4420:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    4424:	00020807 	andeq	r0, r2, r7, lsl #16
    4428:	08010200 	stmdaeq	r1, {r9}
    442c:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
    4430:	000cb805 	andeq	fp, ip, r5, lsl #16
    4434:	01410100 	mrseq	r0, (UNDEF: 81)
    4438:	000c9d06 	andeq	r9, ip, r6, lsl #26
    443c:	01700100 	cmneq	r0, r0, lsl #2
    4440:	0000009b 	muleq	r0, fp, r0
    4444:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    4448:	41720100 	cmnmi	r2, r0, lsl #2
    444c:	00000000 	andeq	r0, r0, r0
    4450:	000d1505 	andeq	r1, sp, r5, lsl #10
    4454:	01480100 	mrseq	r0, (UNDEF: 88)
    4458:	000c3506 	andeq	r3, ip, r6, lsl #10
    445c:	01550100 	cmpeq	r5, r0, lsl #2
    4460:	000000bb 	strheq	r0, [r0], -fp
    4464:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    4468:	41570100 	cmpmi	r7, r0, lsl #2
    446c:	00000000 	andeq	r0, r0, r0
    4470:	000cfa05 	andeq	pc, ip, r5, lsl #20
    4474:	01fe0100 	mvnseq	r0, r0, lsl #2
    4478:	000d2708 	andeq	r2, sp, r8, lsl #14
    447c:	08260100 	stmdaeq	r6!, {r8}
    4480:	a8400043 	stmdage	r0, {r0, r1, r6}^
    4484:	01000000 	mrseq	r0, (UNDEF: 0)
    4488:	0000e89c 	muleq	r0, ip, r8
    448c:	007b0900 	rsbseq	r0, fp, r0, lsl #18
    4490:	43080000 	movwmi	r0, #32768	; 0x8000
    4494:	0b104000 	bleq	41449c <IRQ_STACK_SIZE+0x40c49c>
    4498:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    449c:	0cd70a00 	vldmiaeq	r7, {s1-s0}
    44a0:	7b010000 	blvc	444a8 <IRQ_STACK_SIZE+0x3c4a8>
    44a4:	00000048 	andeq	r0, r0, r8, asr #32
    44a8:	00010401 	andeq	r0, r1, r1, lsl #8
    44ac:	6d630700 	stclvs	7, cr0, [r3, #-0]
    44b0:	7d010064 	stcvc	0, cr0, [r1, #-400]	; 0xfffffe70
    44b4:	00000041 	andeq	r0, r0, r1, asr #32
    44b8:	0c4f0600 	mcrreq	6, 0, r0, pc, cr0
    44bc:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    44c0:	00011c01 	andeq	r1, r1, r1, lsl #24
    44c4:	6d630700 	stclvs	7, cr0, [r3, #-0]
    44c8:	8b010064 	blhi	44660 <IRQ_STACK_SIZE+0x3c660>
    44cc:	00000041 	andeq	r0, r0, r1, asr #32
    44d0:	0c590a00 	mrrceq	10, 0, r0, r9, cr0
    44d4:	96010000 	strls	r0, [r1], -r0
    44d8:	00000048 	andeq	r0, r0, r8, asr #32
    44dc:	00013801 	andeq	r3, r1, r1, lsl #16
    44e0:	6d630700 	stclvs	7, cr0, [r3, #-0]
    44e4:	98010064 	stmdals	r1, {r2, r5, r6}
    44e8:	00000041 	andeq	r0, r0, r1, asr #32
    44ec:	0c630600 	stcleq	6, cr0, [r3], #-0
    44f0:	a6010000 	strge	r0, [r1], -r0
    44f4:	00015a01 	andeq	r5, r1, r1, lsl #20
    44f8:	6e650b00 	vmulvs.f64	d16, d5, d0
    44fc:	48a60100 	stmiami	r6!, {r8}
    4500:	07000000 	streq	r0, [r0, -r0]
    4504:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4508:	0041a801 	subeq	sl, r1, r1, lsl #16
    450c:	06000000 	streq	r0, [r0], -r0
    4510:	00000ce3 	andeq	r0, r0, r3, ror #25
    4514:	7201be01 	andvc	fp, r1, #1, 28
    4518:	07000001 	streq	r0, [r0, -r1]
    451c:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4520:	0041c001 	subeq	ip, r1, r1
    4524:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4528:	00000d41 	andeq	r0, r0, r1, asr #26
    452c:	43b03001 	movsmi	r3, #1
    4530:	03104000 	tsteq	r0, #0
    4534:	9c010000 	stcls	0, cr0, [r1], {-0}
    4538:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    453c:	00009b09 	andeq	r9, r0, r9, lsl #22
    4540:	0043b000 	subeq	fp, r3, r0
    4544:	000b4840 	andeq	r4, fp, r0, asr #16
    4548:	0c320100 	ldfeqs	f0, [r2], #-0
    454c:	000000a3 	andeq	r0, r0, r3, lsr #1
    4550:	400043ec 	andmi	r4, r0, ip, ror #7
    4554:	00000b68 	andeq	r0, r0, r8, ror #22
    4558:	01b63701 			; <UNDEFINED> instruction: 0x01b63701
    455c:	680d0000 	stmdavs	sp, {}	; <UNPREDICTABLE>
    4560:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    4564:	000000af 	andeq	r0, r0, pc, lsr #1
    4568:	0c000000 	stceq	0, cr0, [r0], {-0}
    456c:	000000e8 	andeq	r0, r0, r8, ror #1
    4570:	40004460 	andmi	r4, r0, r0, ror #8
    4574:	00000b90 	muleq	r0, r0, fp
    4578:	01f03901 	mvnseq	r3, r1, lsl #18
    457c:	900d0000 	andls	r0, sp, r0
    4580:	0f00000b 	svceq	0x0000000b
    4584:	000000f8 	strdeq	r0, [r0], -r8
    4588:	00008310 	andeq	r8, r0, r0, lsl r3
    458c:	00446800 	subeq	r6, r4, r0, lsl #16
    4590:	000bb040 	andeq	fp, fp, r0, asr #32
    4594:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 459c <SVC_STACK_SIZE+0x59c>
    4598:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    459c:	00008f0f 	andeq	r8, r0, pc, lsl #30
    45a0:	00000000 	andeq	r0, r0, r0
    45a4:	01040c00 	tsteq	r4, r0, lsl #24
    45a8:	44e40000 	strbtmi	r0, [r4], #0
    45ac:	0bd04000 	bleq	ff4145b4 <IRQ_STACK_BASE+0xbb4145b4>
    45b0:	3a010000 	bcc	445b8 <IRQ_STACK_SIZE+0x3c5b8>
    45b4:	0000020f 	andeq	r0, r0, pc, lsl #4
    45b8:	000bd00d 	andeq	sp, fp, sp
    45bc:	01100f00 	tsteq	r0, r0, lsl #30
    45c0:	00000000 	andeq	r0, r0, r0
    45c4:	00011c0c 	andeq	r1, r1, ip, lsl #24
    45c8:	00453400 	subeq	r3, r5, r0, lsl #8
    45cc:	000be840 	andeq	lr, fp, r0, asr #16
    45d0:	2f3b0100 	svccs	0x003b0100
    45d4:	0d000002 	stceq	0, cr0, [r0, #-8]
    45d8:	00000be8 	andeq	r0, r0, r8, ror #23
    45dc:	00012c0e 	andeq	r2, r1, lr, lsl #24
    45e0:	00000300 	andeq	r0, r0, r0, lsl #6
    45e4:	0001380c 	andeq	r3, r1, ip, lsl #16
    45e8:	00458c00 	subeq	r8, r5, r0, lsl #24
    45ec:	000c0840 	andeq	r0, ip, r0, asr #16
    45f0:	553c0100 	ldrpl	r0, [ip, #-256]!	; 0xffffff00
    45f4:	11000002 	tstne	r0, r2
    45f8:	00000144 	andeq	r0, r0, r4, asr #2
    45fc:	0c080d01 	stceq	13, cr0, [r8], {1}
    4600:	4e0e0000 	cdpmi	0, 0, cr0, cr14, cr0, {0}
    4604:	07000001 	streq	r0, [r0, -r1]
    4608:	bb100000 	bllt	404610 <IRQ_STACK_SIZE+0x3fc610>
    460c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4610:	28400045 	stmdacs	r0, {r0, r2, r6}^
    4614:	0100000c 	tsteq	r0, ip
    4618:	015a123e 	cmpeq	sl, lr, lsr r2
    461c:	45f80000 	ldrbmi	r0, [r8, #0]!
    4620:	0c404000 	mareq	acc0, r4, r0
    4624:	00010000 	andeq	r0, r1, r0
    4628:	0c400d01 	mcrreq	13, 0, r0, r0, cr1
    462c:	660e0000 	strvs	r0, [lr], -r0
    4630:	06000001 	streq	r0, [r0], -r1
    4634:	00008310 	andeq	r8, r0, r0, lsl r3
    4638:	0045f800 	subeq	pc, r5, r0, lsl #16
    463c:	000c5840 	andeq	r5, ip, r0, asr #16
    4640:	0dc20100 	stfeqe	f0, [r2]
    4644:	00000c58 	andeq	r0, r0, r8, asr ip
    4648:	00008f0e 	andeq	r8, r0, lr, lsl #30
    464c:	00003700 	andeq	r3, r0, r0, lsl #14
    4650:	00000000 	andeq	r0, r0, r0
    4654:	00007b13 	andeq	r7, r0, r3, lsl fp
    4658:	0046c000 	subeq	ip, r6, r0
    465c:	00004040 	andeq	r4, r0, r0, asr #32
    4660:	139c0100 	orrsne	r0, ip, #0, 2
    4664:	0000009b 	muleq	r0, fp, r0
    4668:	40004700 	andmi	r4, r0, r0, lsl #14
    466c:	00000044 	andeq	r0, r0, r4, asr #32
    4670:	3f149c01 	svccc	0x00149c01
    4674:	0100000c 	tsteq	r0, ip
    4678:	00474450 	subeq	r4, r7, r0, asr r4
    467c:	00001840 	andeq	r1, r0, r0, asr #16
    4680:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    4684:	000000a3 	andeq	r0, r0, r3, lsr #1
    4688:	4000475c 	andmi	r4, r0, ip, asr r7
    468c:	00000060 	andeq	r0, r0, r0, rrx
    4690:	02e89c01 	rsceq	r9, r8, #256	; 0x100
    4694:	af0e0000 	svcge	0x000e0000
    4698:	00000000 	andeq	r0, r0, r0
    469c:	0c6d1600 	stcleq	6, cr1, [sp], #-0
    46a0:	61010000 	mrsvs	r0, (UNDEF: 1)
    46a4:	00000048 	andeq	r0, r0, r8, asr #32
    46a8:	400047bc 			; <UNDEFINED> instruction: 0x400047bc
    46ac:	00000068 	andeq	r0, r0, r8, rrx
    46b0:	030e9c01 	movweq	r9, #60417	; 0xec01
    46b4:	63170000 	tstvs	r7, #0
    46b8:	0100646d 	tsteq	r0, sp, ror #8
    46bc:	00004163 	andeq	r4, r0, r3, ror #2
    46c0:	15000800 	strne	r0, [r0, #-2048]	; 0xfffff800
    46c4:	00000083 	andeq	r0, r0, r3, lsl #1
    46c8:	40004824 	andmi	r4, r0, r4, lsr #16
    46cc:	00000060 	andeq	r0, r0, r0, rrx
    46d0:	03289c01 	teqeq	r8, #256	; 0x100
    46d4:	8f0e0000 	svchi	0x000e0000
    46d8:	37000000 	strcc	r0, [r0, -r0]
    46dc:	00e81500 	rsceq	r1, r8, r0, lsl #10
    46e0:	48840000 	stmmi	r4, {}	; <UNPREDICTABLE>
    46e4:	00bc4000 	adcseq	r4, ip, r0
    46e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    46ec:	0000035e 	andeq	r0, r0, lr, asr r3
    46f0:	0000f80e 	andeq	pc, r0, lr, lsl #16
    46f4:	83102900 	tsthi	r0, #0, 18
    46f8:	84000000 	strhi	r0, [r0], #-0
    46fc:	80400048 	subhi	r0, r0, r8, asr #32
    4700:	0100000c 	tsteq	r0, ip
    4704:	0c800d7f 	stceq	13, cr0, [r0], {127}	; 0x7f
    4708:	8f0e0000 	svchi	0x000e0000
    470c:	37000000 	strcc	r0, [r0, -r0]
    4710:	15000000 	strne	r0, [r0, #-0]
    4714:	00000104 	andeq	r0, r0, r4, lsl #2
    4718:	40004940 	andmi	r4, r0, r0, asr #18
    471c:	00000068 	andeq	r0, r0, r8, rrx
    4720:	03789c01 	cmneq	r8, #256	; 0x100
    4724:	100e0000 	andne	r0, lr, r0
    4728:	02000001 	andeq	r0, r0, #1
    472c:	011c1500 	tsteq	ip, r0, lsl #10
    4730:	49a80000 	stmibmi	r8!, {}	; <UNPREDICTABLE>
    4734:	006c4000 	rsbeq	r4, ip, r0
    4738:	9c010000 	stcls	0, cr0, [r1], {-0}
    473c:	00000392 	muleq	r0, r2, r3
    4740:	00012c0e 	andeq	r2, r1, lr, lsl #24
    4744:	15000300 	strne	r0, [r0, #-768]	; 0xfffffd00
    4748:	00000138 	andeq	r0, r0, r8, lsr r1
    474c:	40004a14 	andmi	r4, r0, r4, lsl sl
    4750:	00000088 	andeq	r0, r0, r8, lsl #1
    4754:	03b59c01 			; <UNDEFINED> instruction: 0x03b59c01
    4758:	44180000 	ldrmi	r0, [r8], #-0
    475c:	12000001 	andne	r0, r0, #1
    4760:	0e00004f 	cdpeq	0, 0, cr0, cr0, cr15, {2}
    4764:	0000014e 	andeq	r0, r0, lr, asr #2
    4768:	5a150007 	bpl	54478c <IRQ_STACK_SIZE+0x53c78c>
    476c:	9c000001 	stcls	0, cr0, [r0], {1}
    4770:	c040004a 	subgt	r0, r0, sl, asr #32
    4774:	01000000 	mrseq	r0, (UNDEF: 0)
    4778:	0003eb9c 	muleq	r3, ip, fp
    477c:	01660e00 	cmneq	r6, r0, lsl #28
    4780:	10060000 	andne	r0, r6, r0
    4784:	00000083 	andeq	r0, r0, r3, lsl #1
    4788:	40004a9c 	mulmi	r0, ip, sl
    478c:	00000ca0 	andeq	r0, r0, r0, lsr #25
    4790:	a00dc201 	andge	ip, sp, r1, lsl #4
    4794:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
    4798:	0000008f 	andeq	r0, r0, pc, lsl #1
    479c:	00000037 	andeq	r0, r0, r7, lsr r0
    47a0:	000c7708 	andeq	r7, ip, r8, lsl #14
    47a4:	5ccd0100 	stfple	f0, [sp], {0}
    47a8:	e040004b 	sub	r0, r0, fp, asr #32
    47ac:	01000000 	mrseq	r0, (UNDEF: 0)
    47b0:	0004949c 	muleq	r4, ip, r4
    47b4:	6e651900 	cdpvs	9, 6, cr1, cr5, cr0, {0}
    47b8:	41cd0100 	bicmi	r0, sp, r0, lsl #2
    47bc:	33000000 	movwcc	r0, #0
    47c0:	1a00004f 	bne	4904 <SVC_STACK_SIZE+0x904>
    47c4:	40004bc8 	andmi	r4, r0, r8, asr #23
    47c8:	0000061e 	andeq	r0, r0, lr, lsl r6
    47cc:	00000429 	andeq	r0, r0, r9, lsr #8
    47d0:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    47d4:	011b6b08 	tsteq	fp, r8, lsl #22
    47d8:	01f30350 	mvnseq	r0, r0, asr r3
    47dc:	081c0050 	ldmdaeq	ip, {r4, r6}
    47e0:	3440004c 	strbcc	r0, [r0], #-76	; 0xffffffb4
    47e4:	42000006 	andmi	r0, r0, #6
    47e8:	1b000004 	blne	4800 <SVC_STACK_SIZE+0x800>
    47ec:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    47f0:	50011b6b 	andpl	r1, r1, fp, ror #22
    47f4:	1c003001 	stcne	0, cr3, [r0], {1}
    47f8:	40004c18 	andmi	r4, r0, r8, lsl ip
    47fc:	0000064a 	andeq	r0, r0, sl, asr #12
    4800:	00000460 	andeq	r0, r0, r0, ror #8
    4804:	0152011b 	cmpeq	r2, fp, lsl r1
    4808:	51011b30 	tstpl	r1, r0, lsr fp
    480c:	1b6b0802 	blne	1ac681c <STACK_SIZE+0x12c681c>
    4810:	30015001 	andcc	r5, r1, r1
    4814:	4c241c00 	stcmi	12, cr1, [r4], #-0
    4818:	06654000 	strbteq	r4, [r5], -r0
    481c:	04790000 	ldrbteq	r0, [r9], #-0
    4820:	011b0000 	tsteq	fp, r0
    4824:	6b080251 	blvs	205170 <IRQ_STACK_SIZE+0x1fd170>
    4828:	0150011b 	cmpeq	r0, fp, lsl r1
    482c:	3c1d0030 	ldccc	0, cr0, [sp], {48}	; 0x30
    4830:	7b40004c 	blvc	1004968 <STACK_SIZE+0x804968>
    4834:	1b000006 	blne	4854 <SVC_STACK_SIZE+0x854>
    4838:	31015201 	tstcc	r1, r1, lsl #4
    483c:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    4840:	011b6b08 	tsteq	fp, r8, lsl #22
    4844:	00300150 	eorseq	r0, r0, r0, asr r1
    4848:	0c870800 	stceq	8, cr0, [r7], {0}
    484c:	e4010000 	str	r0, [r1], #-0
    4850:	40004c3c 	andmi	r4, r0, ip, lsr ip
    4854:	0000008c 	andeq	r0, r0, ip, lsl #1
    4858:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    485c:	a81e0000 	ldmdage	lr, {}	; <UNPREDICTABLE>
    4860:	0100000c 	tsteq	r0, ip
    4864:	000048e6 	andeq	r4, r0, r6, ror #17
    4868:	004f6d00 	subeq	r6, pc, r0, lsl #26
    486c:	bb150000 	bllt	544874 <IRQ_STACK_SIZE+0x53c874>
    4870:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    4874:	cc40004c 	mcrrgt	0, 4, r0, r0, cr12
    4878:	01000000 	mrseq	r0, (UNDEF: 0)
    487c:	0005089c 	muleq	r5, ip, r8
    4880:	015a1f00 	cmpeq	sl, r0, lsl #30
    4884:	4cc80000 	stclmi	0, cr0, [r8], {0}
    4888:	00bc4000 	adcseq	r4, ip, r0
    488c:	00010000 	andeq	r0, r1, r0
    4890:	4cc82001 	stclmi	0, cr2, [r8], {1}
    4894:	00bc4000 	adcseq	r4, ip, r0
    4898:	660f0000 	strvs	r0, [pc], -r0
    489c:	10000001 	andne	r0, r0, r1
    48a0:	00000083 	andeq	r0, r0, r3, lsl #1
    48a4:	40004cc8 	andmi	r4, r0, r8, asr #25
    48a8:	00000cc0 	andeq	r0, r0, r0, asr #25
    48ac:	c00dc201 	andgt	ip, sp, r1, lsl #4
    48b0:	0f00000c 	svceq	0x0000000c
    48b4:	0000008f 	andeq	r0, r0, pc, lsl #1
    48b8:	00000000 	andeq	r0, r0, r0
    48bc:	0ba62100 	bleq	fe98ccc4 <IRQ_STACK_BASE+0xba98ccc4>
    48c0:	04010000 	streq	r0, [r1], #-0
    48c4:	004d9401 	subeq	r9, sp, r1, lsl #8
    48c8:	00011040 	andeq	r1, r1, r0, asr #32
    48cc:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    48d0:	22000005 	andcs	r0, r0, #5
    48d4:	00636573 	rsbeq	r6, r3, r3, ror r5
    48d8:	41010401 	tstmi	r1, r1, lsl #8
    48dc:	80000000 	andhi	r0, r0, r0
    48e0:	2200004f 	andcs	r0, r0, #79	; 0x4f
    48e4:	0401006e 	streq	r0, [r1], #-110	; 0xffffff92
    48e8:	00004101 	andeq	r4, r0, r1, lsl #2
    48ec:	004fa100 	subeq	sl, pc, r0, lsl #2
    48f0:	75622200 	strbvc	r2, [r2, #-512]!	; 0xfffffe00
    48f4:	04010066 	streq	r0, [r1], #-102	; 0xffffff9a
    48f8:	00006b01 	andeq	r6, r0, r1, lsl #22
    48fc:	004fd900 	subeq	sp, pc, r0, lsl #18
    4900:	00692300 	rsbeq	r2, r9, r0, lsl #6
    4904:	41010601 	tstmi	r1, r1, lsl #12
    4908:	24000000 	strcs	r0, [r0], #-0
    490c:	00000d38 	andeq	r0, r0, r8, lsr sp
    4910:	67010701 	strvs	r0, [r1, -r1, lsl #14]
    4914:	05000005 	streq	r0, [r0, #-5]
    4918:	00000050 	andeq	r0, r0, r0, asr r0
    491c:	00480425 	subeq	r0, r8, r5, lsr #8
    4920:	c7210000 	strgt	r0, [r1, -r0]!
    4924:	0100000c 	tsteq	r0, ip
    4928:	4ea4012f 	fdvmisp	f0, f4, #10.0
    492c:	01244000 	teqeq	r4, r0
    4930:	9c010000 	stcls	0, cr0, [r1], {-0}
    4934:	000005cc 	andeq	r0, r0, ip, asr #11
    4938:	63657322 	cmnvs	r5, #-2013265920	; 0x88000000
    493c:	012f0100 	teqeq	pc, r0, lsl #2
    4940:	00000041 	andeq	r0, r0, r1, asr #32
    4944:	00005023 	andeq	r5, r0, r3, lsr #32
    4948:	01006e22 	tsteq	r0, r2, lsr #28
    494c:	0041012f 	subeq	r0, r1, pc, lsr #2
    4950:	50440000 	subpl	r0, r4, r0
    4954:	62220000 	eorvs	r0, r2, #0
    4958:	01006675 	tsteq	r0, r5, ror r6
    495c:	006b012f 	rsbeq	r0, fp, pc, lsr #2
    4960:	507c0000 	rsbspl	r0, ip, r0
    4964:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    4968:	01310100 	teqeq	r1, r0, lsl #2
    496c:	00000041 	andeq	r0, r0, r1, asr #32
    4970:	000d3124 	andeq	r3, sp, r4, lsr #2
    4974:	01320100 	teqeq	r2, r0, lsl #2
    4978:	00000567 	andeq	r0, r0, r7, ror #10
    497c:	000050a8 	andeq	r5, r0, r8, lsr #1
    4980:	0cf32600 	ldcleq	6, cr2, [r3]
    4984:	07010000 	streq	r0, [r1, -r0]
    4988:	000005dd 	ldrdeq	r0, [r0], -sp
    498c:	7c1c0305 	ldcvc	3, cr0, [ip], {5}
    4990:	3a274001 	bcc	9d499c <STACK_SIZE+0x1d499c>
    4994:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4998:	000002e1 	andeq	r0, r0, r1, ror #5
    499c:	05ed1a01 	strbeq	r1, [sp, #2561]!	; 0xa01
    49a0:	48270000 	stmdami	r7!, {}	; <UNPREDICTABLE>
    49a4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    49a8:	00000255 	andeq	r0, r0, r5, asr r2
    49ac:	05ed1b01 	strbeq	r1, [sp, #2817]!	; 0xb01
    49b0:	24280000 	strtcs	r0, [r8], #-0
    49b4:	01000000 	mrseq	r0, (UNDEF: 0)
    49b8:	0005ed1c 	andeq	lr, r5, ip, lsl sp
    49bc:	00362800 	eorseq	r2, r6, r0, lsl #16
    49c0:	1d010000 	stcne	0, cr0, [r1, #-0]
    49c4:	000005ed 	andeq	r0, r0, sp, ror #11
    49c8:	00012828 	andeq	r2, r1, r8, lsr #16
    49cc:	ed1e0100 	ldfs	f0, [lr, #-0]
    49d0:	29000005 	stmdbcs	r0, {r0, r2}
    49d4:	0000083d 	andeq	r0, r0, sp, lsr r8
    49d8:	06344302 	ldrteq	r4, [r4], -r2, lsl #6
    49dc:	412a0000 	teqmi	sl, r0
    49e0:	2a000000 	bcs	49e8 <SVC_STACK_SIZE+0x9e8>
    49e4:	00000041 	andeq	r0, r0, r1, asr #32
    49e8:	023d2900 	eorseq	r2, sp, #0, 18
    49ec:	47020000 	strmi	r0, [r2, -r0]
    49f0:	0000064a 	andeq	r0, r0, sl, asr #12
    49f4:	0000412a 	andeq	r4, r0, sl, lsr #2
    49f8:	00412a00 	subeq	r2, r1, r0, lsl #20
    49fc:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    4a00:	00000819 	andeq	r0, r0, r9, lsl r8
    4a04:	06654402 	strbteq	r4, [r5], -r2, lsl #8
    4a08:	412a0000 	teqmi	sl, r0
    4a0c:	2a000000 	bcs	4a14 <SVC_STACK_SIZE+0xa14>
    4a10:	00000041 	andeq	r0, r0, r1, asr #32
    4a14:	0000412a 	andeq	r4, r0, sl, lsr #2
    4a18:	8b290000 	blhi	a44a20 <STACK_SIZE+0x244a20>
    4a1c:	02000008 	andeq	r0, r0, #8
    4a20:	00067b42 	andeq	r7, r6, r2, asr #22
    4a24:	00412a00 	subeq	r2, r1, r0, lsl #20
    4a28:	412a0000 	teqmi	sl, r0
    4a2c:	00000000 	andeq	r0, r0, r0
    4a30:	0008532b 	andeq	r5, r8, fp, lsr #6
    4a34:	2a460200 	bcs	118523c <STACK_SIZE+0x98523c>
    4a38:	00000041 	andeq	r0, r0, r1, asr #32
    4a3c:	0000412a 	andeq	r4, r0, sl, lsr #2
    4a40:	00412a00 	subeq	r2, r1, r0, lsl #20
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	00000198 	muleq	r0, r8, r1
    4a4c:	0fa30004 	svceq	0x00a30004
    4a50:	01040000 	mrseq	r0, (UNDEF: 4)
    4a54:	0000033f 	andeq	r0, r0, pc, lsr r3
    4a58:	000d7401 	andeq	r7, sp, r1, lsl #8
    4a5c:	00031000 	andeq	r1, r3, r0
    4a60:	004fc800 	subeq	ip, pc, r0, lsl #16
    4a64:	00013c40 	andeq	r3, r1, r0, asr #24
    4a68:	0010e900 	andseq	lr, r0, r0, lsl #18
    4a6c:	06010200 	streq	r0, [r1], -r0, lsl #4
    4a70:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    4a74:	b2080102 	andlt	r0, r8, #-2147483648	; 0x80000000
    4a78:	02000001 	andeq	r0, r0, #1
    4a7c:	006a0502 	rsbeq	r0, sl, r2, lsl #10
    4a80:	02020000 	andeq	r0, r2, #0
    4a84:	0002be07 	andeq	fp, r2, r7, lsl #28
    4a88:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    4a8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    4a90:	0d070402 	cfstrseq	mvf0, [r7, #-8]
    4a94:	02000002 	andeq	r0, r0, #2
    4a98:	01050508 	tsteq	r5, r8, lsl #10
    4a9c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4aa0:	00020307 	andeq	r0, r2, r7, lsl #6
    4aa4:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    4aa8:	0000010a 	andeq	r0, r0, sl, lsl #2
    4aac:	74070402 	strvc	r0, [r7], #-1026	; 0xfffffbfe
    4ab0:	02000000 	andeq	r0, r0, #0
    4ab4:	02080704 	andeq	r0, r8, #4, 14	; 0x100000
    4ab8:	01020000 	mrseq	r0, (UNDEF: 2)
    4abc:	0001bb08 	andeq	fp, r1, r8, lsl #22
    4ac0:	0d670400 	cfstrdeq	mvd0, [r7, #-0]
    4ac4:	03010000 	movweq	r0, #4096	; 0x1000
    4ac8:	40004fc8 	andmi	r4, r0, r8, asr #31
    4acc:	00000084 	andeq	r0, r0, r4, lsl #1
    4ad0:	009e9c01 	addseq	r9, lr, r1, lsl #24
    4ad4:	50050000 	andpl	r0, r5, r0
    4ad8:	0100000d 	tsteq	r0, sp
    4adc:	00004103 	andeq	r4, r0, r3, lsl #2
    4ae0:	0050de00 	subseq	sp, r0, r0, lsl #28
    4ae4:	56040000 	strpl	r0, [r4], -r0
    4ae8:	0100000d 	tsteq	r0, sp
    4aec:	00504c12 	subseq	r4, r0, r2, lsl ip
    4af0:	0000b840 	andeq	fp, r0, r0, asr #16
    4af4:	3d9c0100 	ldfccs	f0, [ip]
    4af8:	06000001 	streq	r0, [r0], -r1
    4afc:	01006e65 	tsteq	r0, r5, ror #28
    4b00:	00004112 	andeq	r4, r0, r2, lsl r1
    4b04:	0050ff00 	subseq	pc, r0, r0, lsl #30
    4b08:	0d500500 	cfldr64eq	mvdx0, [r0, #-0]
    4b0c:	12010000 	andne	r0, r1, #0
    4b10:	00000041 	andeq	r0, r0, r1, asr #32
    4b14:	00005139 	andeq	r5, r0, r9, lsr r1
    4b18:	00507007 	subseq	r7, r0, r7
    4b1c:	00013d40 	andeq	r3, r1, r0, asr #26
    4b20:	0000eb00 	andeq	lr, r0, r0, lsl #22
    4b24:	51010800 	tstpl	r1, r0, lsl #16
    4b28:	08450802 	stmdaeq	r5, {r1, fp}^
    4b2c:	f3035001 	vhadd.u8	d5, d3, d1
    4b30:	09005001 	stmdbeq	r0, {r0, ip, lr}
    4b34:	400050e0 	andmi	r5, r0, r0, ror #1
    4b38:	00000153 	andeq	r0, r0, r3, asr r1
    4b3c:	00000109 	andeq	r0, r0, r9, lsl #2
    4b40:	01520108 	cmpeq	r2, r8, lsl #2
    4b44:	51010830 	tstpl	r1, r0, lsr r8
    4b48:	08450802 	stmdaeq	r5, {r1, fp}^
    4b4c:	30015001 	andcc	r5, r1, r1
    4b50:	50ec0900 	rscpl	r0, ip, r0, lsl #18
    4b54:	016e4000 	cmneq	lr, r0
    4b58:	01220000 	teqeq	r2, r0
    4b5c:	01080000 	mrseq	r0, (UNDEF: 8)
    4b60:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    4b64:	01500108 	cmpeq	r0, r8, lsl #2
    4b68:	040a0030 	streq	r0, [sl], #-48	; 0xffffffd0
    4b6c:	84400051 	strbhi	r0, [r0], #-81	; 0xffffffaf
    4b70:	08000001 	stmdaeq	r0, {r0}
    4b74:	31015201 	tstcc	r1, r1, lsl #4
    4b78:	02510108 	subseq	r0, r1, #8, 2
    4b7c:	01084508 	tsteq	r8, r8, lsl #10
    4b80:	00300150 	eorseq	r0, r0, r0, asr r1
    4b84:	083d0b00 	ldmdaeq	sp!, {r8, r9, fp}
    4b88:	43020000 	movwmi	r0, #8192	; 0x2000
    4b8c:	00000153 	andeq	r0, r0, r3, asr r1
    4b90:	0000410c 	andeq	r4, r0, ip, lsl #2
    4b94:	00410c00 	subeq	r0, r1, r0, lsl #24
    4b98:	0b000000 	bleq	4ba0 <SVC_STACK_SIZE+0xba0>
    4b9c:	00000819 	andeq	r0, r0, r9, lsl r8
    4ba0:	016e4402 	cmneq	lr, r2, lsl #8
    4ba4:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4ba8:	0c000000 	stceq	0, cr0, [r0], {-0}
    4bac:	00000041 	andeq	r0, r0, r1, asr #32
    4bb0:	0000410c 	andeq	r4, r0, ip, lsl #2
    4bb4:	8b0b0000 	blhi	2c4bbc <IRQ_STACK_SIZE+0x2bcbbc>
    4bb8:	02000008 	andeq	r0, r0, #8
    4bbc:	00018442 	andeq	r8, r1, r2, asr #8
    4bc0:	00410c00 	subeq	r0, r1, r0, lsl #24
    4bc4:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4bc8:	00000000 	andeq	r0, r0, r0
    4bcc:	0008530d 	andeq	r5, r8, sp, lsl #6
    4bd0:	0c460200 	sfmeq	f0, 2, [r6], {-0}
    4bd4:	00000041 	andeq	r0, r0, r1, asr #32
    4bd8:	0000410c 	andeq	r4, r0, ip, lsl #2
    4bdc:	00410c00 	subeq	r0, r1, r0, lsl #24
    4be0:	00000000 	andeq	r0, r0, r0
    4be4:	000005dd 	ldrdeq	r0, [r0], -sp
    4be8:	10670004 	rsbne	r0, r7, r4
    4bec:	01040000 	mrseq	r0, (UNDEF: 4)
    4bf0:	0000033f 	andeq	r0, r0, pc, lsr r3
    4bf4:	000d9b01 	andeq	r9, sp, r1, lsl #22
    4bf8:	00031000 	andeq	r1, r3, r0
    4bfc:	00510800 	subseq	r0, r1, r0, lsl #16
    4c00:	00062c40 	andeq	r2, r6, r0, asr #24
    4c04:	00116700 	andseq	r6, r1, r0, lsl #14
    4c08:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
    4c0c:	00000b25 	andeq	r0, r0, r5, lsr #22
    4c10:	b4060102 	strlt	r0, [r6], #-258	; 0xfffffefe
    4c14:	02000001 	andeq	r0, r0, #1
    4c18:	01b20801 			; <UNDEFINED> instruction: 0x01b20801
    4c1c:	02020000 	andeq	r0, r2, #0
    4c20:	00006a05 	andeq	r6, r0, r5, lsl #20
    4c24:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4c28:	000002be 			; <UNDEFINED> instruction: 0x000002be
    4c2c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4c30:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4c34:	020d0704 	andeq	r0, sp, #4, 14	; 0x100000
    4c38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4c3c:	00010505 	andeq	r0, r1, r5, lsl #10
    4c40:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4c44:	00000203 	andeq	r0, r0, r3, lsl #4
    4c48:	0a050402 	beq	145c58 <IRQ_STACK_SIZE+0x13dc58>
    4c4c:	02000001 	andeq	r0, r0, #1
    4c50:	00740704 	rsbseq	r0, r4, r4, lsl #14
    4c54:	04040000 	streq	r0, [r4], #-0
    4c58:	08070402 	stmdaeq	r7, {r1, sl}
    4c5c:	05000002 	streq	r0, [r0, #-2]
    4c60:	00008104 	andeq	r8, r0, r4, lsl #2
    4c64:	08010200 	stmdaeq	r1, {r9}
    4c68:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
    4c6c:	008e0405 	addeq	r0, lr, r5, lsl #8
    4c70:	81060000 	mrshi	r0, (UNDEF: 6)
    4c74:	07000000 	streq	r0, [r0, -r0]
    4c78:	00000d7c 	andeq	r0, r0, ip, ror sp
    4c7c:	004fd402 	subeq	sp, pc, r2, lsl #8
    4c80:	c9070000 	stmdbgt	r7, {}	; <UNPREDICTABLE>
    4c84:	03000009 	movweq	r0, #9
    4c88:	0000a928 	andeq	sl, r0, r8, lsr #18
    4c8c:	0ab10800 	beq	fec46c94 <IRQ_STACK_BASE+0xbac46c94>
    4c90:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    4c94:	0000c000 	andeq	ip, r0, r0
    4c98:	0a2c0900 	beq	b070a0 <STACK_SIZE+0x3070a0>
    4c9c:	00720000 	rsbseq	r0, r2, r0
    4ca0:	00000000 	andeq	r0, r0, r0
    4ca4:	000ab307 	andeq	fp, sl, r7, lsl #6
    4ca8:	9e620300 	cdpls	3, 6, cr0, cr2, cr0, {0}
    4cac:	0a000000 	beq	4cb4 <SVC_STACK_SIZE+0xcb4>
    4cb0:	00000da2 	andeq	r0, r0, r2, lsr #27
    4cb4:	e3011701 	movw	r1, #5889	; 0x1701
    4cb8:	0b000000 	bleq	4cc0 <SVC_STACK_SIZE+0xcc0>
    4cbc:	00000a1e 	andeq	r0, r0, lr, lsl sl
    4cc0:	00811701 	addeq	r1, r1, r1, lsl #14
    4cc4:	0c000000 	stceq	0, cr0, [r0], {-0}
    4cc8:	0000040c 	andeq	r0, r0, ip, lsl #8
    4ccc:	00813201 	addeq	r3, r1, r1, lsl #4
    4cd0:	0d010000 	stceq	0, cr0, [r1, #-0]
    4cd4:	00000b84 	andeq	r0, r0, r4, lsl #23
    4cd8:	51080301 	tstpl	r8, r1, lsl #6
    4cdc:	00d04000 	sbcseq	r4, r0, r0
    4ce0:	9c010000 	stcls	0, cr0, [r1], {-0}
    4ce4:	00000131 	andeq	r0, r0, r1, lsr r1
    4ce8:	000dc70e 	andeq	ip, sp, lr, lsl #14
    4cec:	48030100 	stmdami	r3, {r8}
    4cf0:	73000000 	movwvc	r0, #0
    4cf4:	0f000051 	svceq	0x00000051
    4cf8:	00000d83 	andeq	r0, r0, r3, lsl #27
    4cfc:	00250501 	eoreq	r0, r5, r1, lsl #10
    4d00:	51940000 	orrspl	r0, r4, r0
    4d04:	cc100000 	ldcgt	0, cr0, [r0], {-0}
    4d08:	0100000d 	tsteq	r0, sp
    4d0c:	00013106 	andeq	r3, r1, r6, lsl #2
    4d10:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4d14:	004f1100 	subeq	r1, pc, r0, lsl #2
    4d18:	cb120000 	blgt	484d20 <IRQ_STACK_SIZE+0x47cd20>
    4d1c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    4d20:	54400051 	strbpl	r0, [r0], #-81	; 0xffffffaf
    4d24:	01000000 	mrseq	r0, (UNDEF: 0)
    4d28:	0001519c 	muleq	r1, ip, r1
    4d2c:	00d71300 	sbcseq	r1, r7, r0, lsl #6
    4d30:	50010000 	andpl	r0, r1, r0
    4d34:	0d890a00 	vstreq	s0, [r9]
    4d38:	22010000 	andcs	r0, r1, #0
    4d3c:	00016801 	andeq	r6, r1, r1, lsl #16
    4d40:	74701400 	ldrbtvc	r1, [r0], #-1024	; 0xfffffc00
    4d44:	88220100 	stmdahi	r2!, {r8}
    4d48:	00000000 	andeq	r0, r0, r0
    4d4c:	00015112 	andeq	r5, r1, r2, lsl r1
    4d50:	00522c00 	subseq	r2, r2, r0, lsl #24
    4d54:	00006c40 	andeq	r6, r0, r0, asr #24
    4d58:	9e9c0100 	fmllse	f0, f4, f0
    4d5c:	15000001 	strne	r0, [r0, #-1]
    4d60:	0000015d 	andeq	r0, r0, sp, asr r1
    4d64:	000051ce 	andeq	r5, r0, lr, asr #3
    4d68:	0000cb16 	andeq	ip, r0, r6, lsl fp
    4d6c:	00523c00 	subseq	r3, r2, r0, lsl #24
    4d70:	000ce040 	andeq	lr, ip, r0, asr #32
    4d74:	15240100 	strne	r0, [r4, #-256]!	; 0xffffff00
    4d78:	000000d7 	ldrdeq	r0, [r0], -r7
    4d7c:	00005206 	andeq	r5, r0, r6, lsl #4
    4d80:	970d0000 	strls	r0, [sp, -r0]
    4d84:	01000001 	tsteq	r0, r1
    4d88:	00529827 	subseq	r9, r2, r7, lsr #16
    4d8c:	00009840 	andeq	r9, r0, r0, asr #16
    4d90:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    4d94:	17000002 	strne	r0, [r0, -r2]
    4d98:	00746d66 	rsbseq	r6, r4, r6, ror #26
    4d9c:	00882701 	addeq	r2, r8, r1, lsl #14
    4da0:	91020000 	mrsls	r0, (UNDEF: 2)
    4da4:	61191870 	tstvs	r9, r0, ror r8
    4da8:	29010070 	stmdbcs	r1, {r4, r5, r6}
    4dac:	000000c0 	andeq	r0, r0, r0, asr #1
    4db0:	7dd49103 	ldfvcp	f1, [r4, #12]
    4db4:	000a1710 	andeq	r1, sl, r0, lsl r7
    4db8:	342a0100 	strtcc	r0, [sl], #-256	; 0xffffff00
    4dbc:	03000002 	movweq	r0, #2
    4dc0:	1a7dd891 	bne	1f7b00c <STACK_SIZE+0x177b00c>
    4dc4:	00000151 	andeq	r0, r0, r1, asr r1
    4dc8:	400052c4 	andmi	r5, r0, r4, asr #5
    4dcc:	00000cf8 	strdeq	r0, [r0], -r8
    4dd0:	02152e01 	andseq	r2, r5, #1, 28
    4dd4:	5d150000 	ldcpl	0, cr0, [r5, #-0]
    4dd8:	32000001 	andcc	r0, r0, #1
    4ddc:	16000052 			; <UNDEFINED> instruction: 0x16000052
    4de0:	000000cb 	andeq	r0, r0, fp, asr #1
    4de4:	400052d0 	ldrdmi	r5, [r0], -r0
    4de8:	00000d10 	andeq	r0, r0, r0, lsl sp
    4dec:	d7152401 	ldrle	r2, [r5, -r1, lsl #8]
    4df0:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    4df4:	00000052 	andeq	r0, r0, r2, asr r0
    4df8:	52c41b00 	sbcpl	r1, r4, #0, 22
    4dfc:	05234000 	streq	r4, [r3, #-0]!
    4e00:	011c0000 	tsteq	ip, r0
    4e04:	74910252 	ldrvc	r0, [r1], #594	; 0x252
    4e08:	0351011c 	cmpeq	r1, #28, 2
    4e0c:	1c067091 	stcne	0, cr7, [r6], {145}	; 0x91
    4e10:	91035001 	tstls	r3, r1
    4e14:	00007dd8 	ldrdeq	r7, [r0], -r8
    4e18:	0000811d 	andeq	r8, r0, sp, lsl r1
    4e1c:	00024400 	andeq	r4, r2, r0, lsl #8
    4e20:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    4e24:	00ff0000 	rscseq	r0, pc, r0
    4e28:	0000e31f 	andeq	lr, r0, pc, lsl r3
    4e2c:	00533000 	subseq	r3, r3, r0
    4e30:	00002840 	andeq	r2, r0, r0, asr #16
    4e34:	209c0100 	addscs	r0, ip, r0, lsl #2
    4e38:	000002f5 	strdeq	r0, [r0], -r5
    4e3c:	00813801 	addeq	r3, r1, r1, lsl #16
    4e40:	53580000 	cmppl	r8, #0
    4e44:	001c4000 	andseq	r4, ip, r0
    4e48:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e4c:	000df40d 	andeq	pc, sp, sp, lsl #8
    4e50:	743e0100 	ldrtvc	r0, [lr], #-256	; 0xffffff00
    4e54:	cc400053 	mcrrgt	0, 5, r0, r0, cr3
    4e58:	01000000 	mrseq	r0, (UNDEF: 0)
    4e5c:	0003369c 	muleq	r3, ip, r6
    4e60:	78722100 	ldmdavc	r2!, {r8, sp}^
    4e64:	483e0100 	ldmdami	lr!, {r8}
    4e68:	a4000000 	strge	r0, [r0], #-0
    4e6c:	21000052 	qaddcs	r0, r2, r0
    4e70:	01007874 	tsteq	r0, r4, ror r8
    4e74:	0000483e 	andeq	r4, r0, lr, lsr r8
    4e78:	0052d000 	subseq	sp, r2, r0
    4e7c:	72652100 	rsbvc	r2, r5, #0, 2
    4e80:	3e010072 	mcrcc	0, 0, r0, cr1, cr2, {3}
    4e84:	00000048 	andeq	r0, r0, r8, asr #32
    4e88:	00005315 	andeq	r5, r0, r5, lsl r3
    4e8c:	0053b822 	subseq	fp, r3, r2, lsr #16
    4e90:	00054240 	andeq	r4, r5, r0, asr #4
    4e94:	0002c100 	andeq	ip, r2, r0, lsl #2
    4e98:	51011c00 	tstpl	r1, r0, lsl #24
    4e9c:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    4ea0:	30015001 	andcc	r5, r1, r1
    4ea4:	540c2300 	strpl	r2, [ip], #-768	; 0xfffffd00
    4ea8:	05584000 	ldrbeq	r4, [r8, #-0]
    4eac:	02e40000 	rsceq	r0, r4, #0
    4eb0:	011c0000 	tsteq	ip, r0
    4eb4:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    4eb8:	0b50011c 	bleq	1405330 <STACK_SIZE+0xc05330>
    4ebc:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    4ec0:	f3215001 	vhadd.u32	d5, d1, d1
    4ec4:	00215101 	eoreq	r5, r1, r1, lsl #2
    4ec8:	00541c22 	subseq	r1, r4, r2, lsr #24
    4ecc:	00056e40 	andeq	r6, r5, r0, asr #28
    4ed0:	00030200 	andeq	r0, r3, r0, lsl #4
    4ed4:	52011c00 	andpl	r1, r1, #0, 24
    4ed8:	011c3001 	tsteq	ip, r1
    4edc:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    4ee0:	0150011c 	cmpeq	r0, ip, lsl r1
    4ee4:	28220030 	stmdacs	r2!, {r4, r5}
    4ee8:	89400054 	stmdbhi	r0, {r2, r4, r6}^
    4eec:	1b000005 	blne	4f08 <SVC_STACK_SIZE+0xf08>
    4ef0:	1c000003 	stcne	0, cr0, [r0], {3}
    4ef4:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4ef8:	50011c55 	andpl	r1, r1, r5, asr ip
    4efc:	24003001 	strcs	r3, [r0], #-1
    4f00:	40005440 	andmi	r5, r0, r0, asr #8
    4f04:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    4f08:	0152011c 	cmpeq	r2, ip, lsl r1
    4f0c:	51011c31 	tstpl	r1, r1, lsr ip
    4f10:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    4f14:	30015001 	andcc	r5, r1, r1
    4f18:	050a0000 	streq	r0, [sl, #-0]
    4f1c:	0100000e 	tsteq	r0, lr
    4f20:	03620152 	cmneq	r2, #-2147483628	; 0x80000014
    4f24:	170b0000 	strne	r0, [fp, -r0]
    4f28:	0100000a 	tsteq	r0, sl
    4f2c:	00007b52 	andeq	r7, r0, r2, asr fp
    4f30:	0dec2500 	cfstr64eq	mvdx2, [ip]
    4f34:	54010000 	strpl	r0, [r1], #-0
    4f38:	0000007b 	andeq	r0, r0, fp, ror r0
    4f3c:	01006326 	tsteq	r0, r6, lsr #6
    4f40:	00008155 	andeq	r8, r0, r5, asr r1
    4f44:	36120000 	ldrcc	r0, [r2], -r0
    4f48:	40000003 	andmi	r0, r0, r3
    4f4c:	f8400054 			; <UNDEFINED> instruction: 0xf8400054
    4f50:	01000000 	mrseq	r0, (UNDEF: 0)
    4f54:	0003e29c 	muleq	r3, ip, r2
    4f58:	03421500 	movteq	r1, #9472	; 0x2500
    4f5c:	53410000 	movtpl	r0, #4096	; 0x1000
    4f60:	4d270000 	stcmi	0, cr0, [r7, #-0]
    4f64:	77000003 	strvc	r0, [r0, -r3]
    4f68:	28000053 	stmdacs	r0, {r0, r1, r4, r6}
    4f6c:	00000358 	andeq	r0, r0, r8, asr r3
    4f70:	0000e329 	andeq	lr, r0, r9, lsr #6
    4f74:	00544800 	subseq	r4, r4, r0, lsl #16
    4f78:	000d2840 	andeq	r2, sp, r0, asr #16
    4f7c:	1a560100 	bne	1585384 <STACK_SIZE+0xd85384>
    4f80:	000000cb 	andeq	r0, r0, fp, asr #1
    4f84:	4000545c 	andmi	r5, r0, ip, asr r4
    4f88:	00000d48 	andeq	r0, r0, r8, asr #26
    4f8c:	03b46301 			; <UNDEFINED> instruction: 0x03b46301
    4f90:	d72a0000 	strle	r0, [sl, -r0]!
    4f94:	00000000 	andeq	r0, r0, r0
    4f98:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    4f9c:	0054f800 	subseq	pc, r4, r0, lsl #16
    4fa0:	00004040 	andeq	r4, r0, r0, asr #32
    4fa4:	ce670100 	powgts	f0, f7, f0
    4fa8:	2c000003 	stccs	0, cr0, [r0], {3}
    4fac:	000000d7 	ldrdeq	r0, [r0], -r7
    4fb0:	ec1b000a 	ldc	0, cr0, [fp], {10}
    4fb4:	9e400054 	mcrls	0, 2, r0, cr0, cr4, {2}
    4fb8:	1c000001 	stcne	0, cr0, [r0], {1}
    4fbc:	03055001 	movweq	r5, #20481	; 0x5001
    4fc0:	40016f1c 	andmi	r6, r1, ip, lsl pc
    4fc4:	182d0000 	stmdane	sp!, {}	; <UNPREDICTABLE>
    4fc8:	01000001 	tsteq	r0, r1
    4fcc:	0000486a 	andeq	r4, r0, sl, ror #16
    4fd0:	00553800 	subseq	r3, r5, r0, lsl #16
    4fd4:	0001fc40 	andeq	pc, r1, r0, asr #24
    4fd8:	089c0100 	ldmeq	ip, {r8}
    4fdc:	19000005 	stmdbne	r0, {r0, r2}
    4fe0:	00727473 	rsbseq	r7, r2, r3, ror r4
    4fe4:	05086c01 	streq	r6, [r8, #-3073]	; 0xfffff3ff
    4fe8:	91020000 	mrsls	r0, (UNDEF: 2)
    4fec:	0a170f40 	beq	5c8cf4 <IRQ_STACK_SIZE+0x5c0cf4>
    4ff0:	6d010000 	stcvs	0, cr0, [r1, #-0]
    4ff4:	0000007b 	andeq	r0, r0, fp, ror r0
    4ff8:	00005395 	muleq	r0, r5, r3
    4ffc:	000de20f 	andeq	lr, sp, pc, lsl #4
    5000:	486e0100 	stmdami	lr!, {r8}^
    5004:	cd000000 	stcgt	0, cr0, [r0, #-0]
    5008:	0f000053 	svceq	0x00000053
    500c:	00000ddc 	ldrdeq	r0, [r0], -ip
    5010:	00486f01 	subeq	r6, r8, r1, lsl #30
    5014:	541a0000 	ldrpl	r0, [sl], #-0
    5018:	150f0000 	strne	r0, [pc, #-0]	; 5020 <SVC_STACK_SIZE+0x1020>
    501c:	0100000e 	tsteq	r0, lr
    5020:	00004870 	andeq	r4, r0, r0, ror r8
    5024:	00544500 	subseq	r4, r4, r0, lsl #10
    5028:	0dd20f00 	ldcleq	15, cr0, [r2]
    502c:	71010000 	mrsvc	r0, (UNDEF: 1)
    5030:	00000048 	andeq	r0, r0, r8, asr #32
    5034:	00005492 	muleq	r0, r2, r4
    5038:	0100692e 	tsteq	r0, lr, lsr #18
    503c:	00004872 	andeq	r4, r0, r2, ror r8
    5040:	0054c600 	subseq	ip, r4, r0, lsl #12
    5044:	03361a00 	teqeq	r6, #0, 20
    5048:	55480000 	strbpl	r0, [r8, #-0]
    504c:	0d684000 	stcleq	0, cr4, [r8, #-0]
    5050:	74010000 	strvc	r0, [r1], #-0
    5054:	000004e3 	andeq	r0, r0, r3, ror #9
    5058:	00034215 	andeq	r4, r3, r5, lsl r2
    505c:	0054e500 	subseq	lr, r4, r0, lsl #10
    5060:	0d682f00 	stcleq	15, cr2, [r8, #-0]
    5064:	4d280000 	stcmi	0, cr0, [r8, #-0]
    5068:	28000003 	stmdacs	r0, {r0, r1}
    506c:	00000358 	andeq	r0, r0, r8, asr r3
    5070:	0000e329 	andeq	lr, r0, r9, lsr #6
    5074:	00554c00 	subseq	r4, r5, r0, lsl #24
    5078:	000d8040 	andeq	r8, sp, r0, asr #32
    507c:	1a560100 	bne	1585484 <STACK_SIZE+0xd85484>
    5080:	000000cb 	andeq	r0, r0, fp, asr #1
    5084:	40005558 	andmi	r5, r0, r8, asr r5
    5088:	00000da0 	andeq	r0, r0, r0, lsr #27
    508c:	04b46301 	ldrteq	r6, [r4], #769	; 0x301
    5090:	d72a0000 	strle	r0, [sl, -r0]!
    5094:	00000000 	andeq	r0, r0, r0
    5098:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    509c:	0055f400 	subseq	pc, r5, r0, lsl #8
    50a0:	00003c40 	andeq	r3, r0, r0, asr #24
    50a4:	ce670100 	powgts	f0, f7, f0
    50a8:	2c000004 	stccs	0, cr0, [r0], {4}
    50ac:	000000d7 	ldrdeq	r0, [r0], -r7
    50b0:	e81b000a 	ldmda	fp, {r1, r3}
    50b4:	9e400055 	mcrls	0, 2, r0, cr0, cr5, {2}
    50b8:	1c000001 	stcne	0, cr0, [r0], {1}
    50bc:	03055001 	movweq	r5, #20481	; 0x5001
    50c0:	40016f1c 	andmi	r6, r1, ip, lsl pc
    50c4:	22000000 	andcs	r0, r0, #0
    50c8:	4000565c 	andmi	r5, r0, ip, asr r6
    50cc:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    50d0:	000004f7 	strdeq	r0, [r0], -r7
    50d4:	0250011c 	subseq	r0, r0, #28, 2
    50d8:	1b000076 	blne	52b8 <SVC_STACK_SIZE+0x12b8>
    50dc:	40005700 	andmi	r5, r0, r0, lsl #14
    50e0:	000005cf 	andeq	r0, r0, pc, asr #11
    50e4:	0250011c 	subseq	r0, r0, #28, 2
    50e8:	00000076 	andeq	r0, r0, r6, ror r0
    50ec:	0000811d 	andeq	r8, r0, sp, lsl r1
    50f0:	00051800 	andeq	r1, r5, r0, lsl #16
    50f4:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    50f8:	001d0000 	andseq	r0, sp, r0
    50fc:	000db930 	andeq	fp, sp, r0, lsr r9
    5100:	88550900 	ldmdahi	r5, {r8, fp}^
    5104:	31000000 	mrscc	r0, (UNDEF: 0)
    5108:	00000965 	andeq	r0, r0, r5, ror #18
    510c:	0048dc05 	subeq	sp, r8, r5, lsl #24
    5110:	05420000 	strbeq	r0, [r2, #-0]
    5114:	7b320000 	blvc	c8511c <STACK_SIZE+0x48511c>
    5118:	32000000 	andcc	r0, r0, #0
    511c:	00000088 	andeq	r0, r0, r8, lsl #1
    5120:	00009e32 	andeq	r9, r0, r2, lsr lr
    5124:	3d330000 	ldccc	0, cr0, [r3, #-0]
    5128:	04000002 	streq	r0, [r0], #-2
    512c:	00055847 	andeq	r5, r5, r7, asr #16
    5130:	00483200 	subeq	r3, r8, r0, lsl #4
    5134:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5138:	00000000 	andeq	r0, r0, r0
    513c:	00083d33 	andeq	r3, r8, r3, lsr sp
    5140:	6e430400 	cdpvs	4, 4, cr0, cr3, cr0, {0}
    5144:	32000005 	andcc	r0, r0, #5
    5148:	00000048 	andeq	r0, r0, r8, asr #32
    514c:	00004832 	andeq	r4, r0, r2, lsr r8
    5150:	19330000 	ldmdbne	r3!, {}	; <UNPREDICTABLE>
    5154:	04000008 	streq	r0, [r0], #-8
    5158:	00058944 	andeq	r8, r5, r4, asr #18
    515c:	00483200 	subeq	r3, r8, r0, lsl #4
    5160:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5164:	32000000 	andcc	r0, r0, #0
    5168:	00000048 	andeq	r0, r0, r8, asr #32
    516c:	088b3300 	stmeq	fp, {r8, r9, ip, sp}
    5170:	42040000 	andmi	r0, r4, #0
    5174:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    5178:	00004832 	andeq	r4, r0, r2, lsr r8
    517c:	00483200 	subeq	r3, r8, r0, lsl #4
    5180:	33000000 	movwcc	r0, #0
    5184:	00000853 	andeq	r0, r0, r3, asr r8
    5188:	05ba4604 	ldreq	r4, [sl, #1540]!	; 0x604
    518c:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5190:	32000000 	andcc	r0, r0, #0
    5194:	00000048 	andeq	r0, r0, r8, asr #32
    5198:	00004832 	andeq	r4, r0, r2, lsr r8
    519c:	b2310000 	eorslt	r0, r1, #0
    51a0:	0600000d 	streq	r0, [r0], -sp
    51a4:	00009321 	andeq	r9, r0, r1, lsr #6
    51a8:	0005cf00 	andeq	ip, r5, r0, lsl #30
    51ac:	00883200 	addeq	r3, r8, r0, lsl #4
    51b0:	34000000 	strcc	r0, [r0], #-0
    51b4:	00000de7 	andeq	r0, r0, r7, ror #27
    51b8:	00484c07 	subeq	r4, r8, r7, lsl #24
    51bc:	88320000 	ldmdahi	r2!, {}	; <UNPREDICTABLE>
    51c0:	00000000 	andeq	r0, r0, r0
    51c4:	00005d00 	andeq	r5, r0, r0, lsl #26
    51c8:	32000200 	andcc	r0, r0, #0, 4
    51cc:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    51d0:	0013ef01 	andseq	lr, r3, r1, lsl #30
    51d4:	00573800 	subseq	r3, r7, r0, lsl #16
    51d8:	0057b840 	subseq	fp, r7, r0, asr #16
    51dc:	6d736140 	ldfvse	f6, [r3, #-256]!	; 0xffffff00
    51e0:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    51e4:	6f697463 	svcvs	0x00697463
    51e8:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    51ec:	655c3a44 	ldrbvs	r3, [ip, #-2628]	; 0xfffff5bc
    51f0:	70696c63 	rsbvc	r6, r9, r3, ror #24
    51f4:	775c6573 			; <UNDEFINED> instruction: 0x775c6573
    51f8:	736b726f 	cmnvc	fp, #-268435450	; 0xf0000006
    51fc:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
    5200:	3130305c 	teqcc	r0, ip, asr r0
    5204:	616f4c2e 	cmnvs	pc, lr, lsr #24
    5208:	5f726564 	svcpl	0x00726564
    520c:	63657845 	cmnvs	r5, #4521984	; 0x450000
    5210:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    5214:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    5218:	20534120 	subscs	r4, r3, r0, lsr #2
    521c:	33322e32 	teqcc	r2, #800	; 0x320
    5220:	0032352e 	eorseq	r3, r2, lr, lsr #10
    5224:	00568001 	subseq	r8, r6, r1
    5228:	00020000 	andeq	r0, r2, r0
    522c:	00001346 	andeq	r1, r0, r6, asr #6
    5230:	145d0104 	ldrbne	r0, [sp], #-260	; 0xfffffefc
    5234:	57b80000 	ldrpl	r0, [r8, r0]!
    5238:	5cf44000 	ldclpl	0, cr4, [r4]
    523c:	70634000 	rsbvc	r4, r3, r0
    5240:	2e613531 	mcrcs	5, 3, r3, cr1, cr1, {1}
    5244:	3a440073 	bcc	1105418 <STACK_SIZE+0x905418>
    5248:	6c63655c 	cfstr64vs	mvdx6, [r3], #-368	; 0xfffffe90
    524c:	65737069 	ldrbvs	r7, [r3, #-105]!	; 0xffffff97
    5250:	726f775c 	rsbvc	r7, pc, #92, 14	; 0x1700000
    5254:	6170736b 	cmnvs	r0, fp, ror #6
    5258:	305c6563 	subscc	r6, ip, r3, ror #10
    525c:	4c2e3130 	stfmis	f3, [lr], #-192	; 0xffffff40
    5260:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
    5264:	78455f72 	stmdavc	r5, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    5268:	74756365 	ldrbtvc	r6, [r5], #-869	; 0xfffffc9b
    526c:	4700726f 	strmi	r7, [r0, -pc, ror #4]
    5270:	4120554e 	teqmi	r0, lr, asr #10
    5274:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    5278:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    527c:	80010032 	andhi	r0, r1, r2, lsr r0
    5280:	00000055 	andeq	r0, r0, r5, asr r0
    5284:	135a0002 	cmpne	sl, #2
    5288:	01040000 	mrseq	r0, (UNDEF: 4)
    528c:	000015e6 	andeq	r1, r0, r6, ror #11
    5290:	40000000 	andmi	r0, r0, r0
    5294:	4000019c 	mulmi	r0, ip, r1
    5298:	30747263 	rsbscc	r7, r4, r3, ror #4
    529c:	4400732e 	strmi	r7, [r0], #-814	; 0xfffffcd2
    52a0:	63655c3a 	cmnvs	r5, #14848	; 0x3a00
    52a4:	7370696c 	cmnvc	r0, #108, 18	; 0x1b0000
    52a8:	6f775c65 	svcvs	0x00775c65
    52ac:	70736b72 	rsbsvc	r6, r3, r2, ror fp
    52b0:	5c656361 	stclpl	3, cr6, [r5], #-388	; 0xfffffe7c
    52b4:	2e313030 	mrccs	0, 1, r3, cr1, cr0, {1}
    52b8:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xfffff0b4
    52bc:	455f7265 	ldrbmi	r7, [pc, #-613]	; 505f <SVC_STACK_SIZE+0x105f>
    52c0:	75636578 	strbvc	r6, [r3, #-1400]!	; 0xfffffa88
    52c4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    52c8:	20554e47 	subscs	r4, r5, r7, asr #28
    52cc:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    52d0:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    52d4:	01003235 	tsteq	r0, r5, lsr r2
    52d8:	Address 0x000052d8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	00000b0b 	andeq	r0, r0, fp, lsl #22
      30:	0b000f05 	bleq	3c4c <ABORT_STACK_SIZE+0x384c>
      34:	0013490b 	andseq	r4, r3, fp, lsl #18
      38:	00150600 	andseq	r0, r5, r0, lsl #12
      3c:	00001927 	andeq	r1, r0, r7, lsr #18
      40:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
      44:	08000013 	stmdaeq	r0, {r0, r1, r4}
      48:	0b0b0113 	bleq	2c049c <IRQ_STACK_SIZE+0x2b849c>
      4c:	0b3b0b3a 	bleq	ec2d3c <STACK_SIZE+0x6c2d3c>
      50:	00001301 	andeq	r1, r0, r1, lsl #6
      54:	03000d09 	movweq	r0, #3337	; 0xd09
      58:	3b0b3a0e 	blcc	2ce898 <IRQ_STACK_SIZE+0x2c6898>
      5c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
      60:	0a00000b 	beq	94 <IRQ_BIT+0x14>
      64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      68:	0b3b0b3a 	bleq	ec2d58 <STACK_SIZE+0x6c2d58>
      6c:	00001349 	andeq	r1, r0, r9, asr #6
      70:	3f012e0b 	svccc	0x00012e0b
      74:	3a0e0319 	bcc	380ce0 <IRQ_STACK_SIZE+0x378ce0>
      78:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      7c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      80:	97184006 	ldrls	r4, [r8, -r6]
      84:	13011942 	movwne	r1, #6466	; 0x1942
      88:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
      8c:	11010182 	smlabbne	r1, r2, r1, r0
      90:	00133101 	andseq	r3, r3, r1, lsl #2
      94:	828a0d00 	addhi	r0, sl, #0, 26
      98:	18020001 	stmdane	r2, {r0}
      9c:	00184291 	mulseq	r8, r1, r2
      a0:	012e0e00 	teqeq	lr, r0, lsl #28
      a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      ac:	01111927 	tsteq	r1, r7, lsr #18
      b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      b4:	01194297 			; <UNDEFINED> instruction: 0x01194297
      b8:	0f000013 	svceq	0x00000013
      bc:	08030005 	stmdaeq	r3, {r0, r2}
      c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      c4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
      c8:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
      cc:	11000000 	mrsne	r0, (UNDEF: 0)
      d0:	08030034 	stmdaeq	r3, {r2, r4, r5}
      d4:	0b3b0b3a 	bleq	ec2dc4 <STACK_SIZE+0x6c2dc4>
      d8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
      dc:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
      e0:	11010182 	smlabbne	r1, r2, r1, r0
      e4:	01133101 	tsteq	r3, r1, lsl #2
      e8:	13000013 	movwne	r0, #19
      ec:	13490035 	movtne	r0, #36917	; 0x9035
      f0:	34140000 	ldrcc	r0, [r4], #-0
      f4:	3a0e0300 	bcc	380cfc <IRQ_STACK_SIZE+0x378cfc>
      f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      fc:	00180213 	andseq	r0, r8, r3, lsl r2
     100:	82891500 	addhi	r1, r9, #0, 10
     104:	01110001 	tsteq	r1, r1
     108:	00001331 	andeq	r1, r0, r1, lsr r3
     10c:	3f012e16 	svccc	0x00012e16
     110:	3a0e0319 	bcc	380d7c <IRQ_STACK_SIZE+0x378d7c>
     114:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     118:	11134919 	tstne	r3, r9, lsl r9
     11c:	40061201 	andmi	r1, r6, r1, lsl #4
     120:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     124:	00001301 	andeq	r1, r0, r1, lsl #6
     128:	03003417 	movweq	r3, #1047	; 0x417
     12c:	3b0b3a08 	blcc	2ce954 <IRQ_STACK_SIZE+0x2c6954>
     130:	00134905 	andseq	r4, r3, r5, lsl #18
     134:	82891800 	addhi	r1, r9, #0, 16
     138:	01110001 	tsteq	r1, r1
     13c:	31194295 			; <UNDEFINED> instruction: 0x31194295
     140:	19000013 	stmdbne	r0, {r0, r1, r4}
     144:	08030005 	stmdaeq	r3, {r0, r2}
     148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     14c:	17021349 	strne	r1, [r2, -r9, asr #6]
     150:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     154:	11010182 	smlabbne	r1, r2, r1, r0
     158:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     15c:	00001331 	andeq	r1, r0, r1, lsr r3
     160:	0300051b 	movweq	r0, #1307	; 0x51b
     164:	3b0b3a0e 	blcc	2ce9a4 <IRQ_STACK_SIZE+0x2c69a4>
     168:	02134905 	andseq	r4, r3, #81920	; 0x14000
     16c:	1c000017 	stcne	0, cr0, [r0], {23}
     170:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     174:	0b3a0e03 	bleq	e83988 <STACK_SIZE+0x683988>
     178:	1349053b 	movtne	r0, #38203	; 0x953b
     17c:	1301193c 	movwne	r1, #6460	; 0x193c
     180:	051d0000 	ldreq	r0, [sp, #-0]
     184:	3a0e0300 	bcc	380d8c <IRQ_STACK_SIZE+0x378d8c>
     188:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     18c:	00170213 	andseq	r0, r7, r3, lsl r2
     190:	00341e00 	eorseq	r1, r4, r0, lsl #28
     194:	0b3a0803 	bleq	e821a8 <STACK_SIZE+0x6821a8>
     198:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     19c:	00001702 	andeq	r1, r0, r2, lsl #14
     1a0:	4901011f 	stmdbmi	r1, {r0, r1, r2, r3, r4, r8}
     1a4:	00130113 	andseq	r0, r3, r3, lsl r1
     1a8:	00212000 	eoreq	r2, r1, r0
     1ac:	0b2f1349 	bleq	bc4ed8 <STACK_SIZE+0x3c4ed8>
     1b0:	34210000 	strtcc	r0, [r1], #-0
     1b4:	3a0e0300 	bcc	380dbc <IRQ_STACK_SIZE+0x378dbc>
     1b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1bc:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     1c0:	22000018 	andcs	r0, r0, #24
     1c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1cc:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     1d0:	00001802 	andeq	r1, r0, r2, lsl #16
     1d4:	3f012e23 	svccc	0x00012e23
     1d8:	3a0e0319 	bcc	380e44 <IRQ_STACK_SIZE+0x378e44>
     1dc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1e0:	01193c19 	tsteq	r9, r9, lsl ip
     1e4:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
     1e8:	13490005 	movtne	r0, #36869	; 0x9005
     1ec:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     1f0:	03193f00 	tsteq	r9, #0, 30
     1f4:	3b0b3a0e 	blcc	2cea34 <IRQ_STACK_SIZE+0x2c6a34>
     1f8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     1fc:	00193c13 	andseq	r3, r9, r3, lsl ip
     200:	002e2600 	eoreq	r2, lr, r0, lsl #12
     204:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     208:	0b3b0b3a 	bleq	ec2ef8 <STACK_SIZE+0x6c2ef8>
     20c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     210:	01000000 	mrseq	r0, (UNDEF: 0)
     214:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     218:	0e030b13 	vmoveq.32	d3[0], r0
     21c:	01110e1b 	tsteq	r1, fp, lsl lr
     220:	17100612 			; <UNDEFINED> instruction: 0x17100612
     224:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
     228:	03193f01 	tsteq	r9, #1, 30
     22c:	3b0b3a0e 	blcc	2cea6c <IRQ_STACK_SIZE+0x2c6a6c>
     230:	2019270b 	andscs	r2, r9, fp, lsl #14
     234:	0013010b 	andseq	r0, r3, fp, lsl #2
     238:	00050300 	andeq	r0, r5, r0, lsl #6
     23c:	0b3a0803 	bleq	e82250 <STACK_SIZE+0x682250>
     240:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     244:	24040000 	strcs	r0, [r4], #-0
     248:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     24c:	000e030b 	andeq	r0, lr, fp, lsl #6
     250:	00050500 	andeq	r0, r5, r0, lsl #10
     254:	0b3a0e03 	bleq	e83a68 <STACK_SIZE+0x683a68>
     258:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     25c:	34060000 	strcc	r0, [r6], #-0
     260:	3a080300 	bcc	200e68 <IRQ_STACK_SIZE+0x1f8e68>
     264:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     268:	07000013 	smladeq	r0, r3, r0, r0
     26c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     270:	0b3b0b3a 	bleq	ec2f60 <STACK_SIZE+0x6c2f60>
     274:	00001349 	andeq	r1, r0, r9, asr #6
     278:	0b002408 	bleq	92a0 <IRQ_STACK_SIZE+0x12a0>
     27c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     280:	09000008 	stmdbeq	r0, {r3}
     284:	0b0b000f 	bleq	2c02c8 <IRQ_STACK_SIZE+0x2b82c8>
     288:	00001349 	andeq	r1, r0, r9, asr #6
     28c:	3f002e0a 	svccc	0x00002e0a
     290:	3a0e0319 	bcc	380efc <IRQ_STACK_SIZE+0x378efc>
     294:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     298:	000b2019 	andeq	r2, fp, r9, lsl r0
     29c:	012e0b00 	teqeq	lr, r0, lsl #22
     2a0:	0b3a0e03 	bleq	e83ab4 <STACK_SIZE+0x683ab4>
     2a4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     2a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     2b0:	00130119 	andseq	r0, r3, r9, lsl r1
     2b4:	011d0c00 	tsteq	sp, r0, lsl #24
     2b8:	01521331 	cmpeq	r2, r1, lsr r3
     2bc:	0b581755 	bleq	1606018 <STACK_SIZE+0xe06018>
     2c0:	13010559 	movwne	r0, #5465	; 0x1559
     2c4:	050d0000 	streq	r0, [sp, #-0]
     2c8:	1c133100 	ldfnes	f3, [r3], {-0}
     2cc:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     2d0:	13310005 	teqne	r1, #5
     2d4:	00000b1c 	andeq	r0, r0, ip, lsl fp
     2d8:	3100050f 	tstcc	r0, pc, lsl #10
     2dc:	00061c13 	andeq	r1, r6, r3, lsl ip
     2e0:	010b1000 	mrseq	r1, (UNDEF: 11)
     2e4:	00001755 	andeq	r1, r0, r5, asr r7
     2e8:	31003411 	tstcc	r0, r1, lsl r4
     2ec:	00170213 	andseq	r0, r7, r3, lsl r2
     2f0:	00341200 	eorseq	r1, r4, r0, lsl #4
     2f4:	0b1c1331 	bleq	704fc0 <IRQ_STACK_SIZE+0x6fcfc0>
     2f8:	1d130000 	ldcne	0, cr0, [r3, #-0]
     2fc:	11133101 	tstne	r3, r1, lsl #2
     300:	58061201 	stmdapl	r6, {r0, r9, ip}
     304:	0105590b 	tsteq	r5, fp, lsl #18
     308:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     30c:	13310005 	teqne	r1, #5
     310:	0b150000 	bleq	540318 <IRQ_STACK_SIZE+0x538318>
     314:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     318:	16000006 	strne	r0, [r0], -r6
     31c:	13310034 	teqne	r1, #52	; 0x34
     320:	34170000 	ldrcc	r0, [r7], #-0
     324:	1c133100 	ldfnes	f3, [r3], {-0}
     328:	18000006 	stmdane	r0, {r1, r2}
     32c:	00018289 	andeq	r8, r1, r9, lsl #5
     330:	13310111 	teqne	r1, #1073741828	; 0x40000004
     334:	89190000 	ldmdbhi	r9, {}	; <UNPREDICTABLE>
     338:	11000182 	smlabbne	r0, r2, r1, r0
     33c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     340:	00001331 	andeq	r1, r0, r1, lsr r3
     344:	3f012e1a 	svccc	0x00012e1a
     348:	3a0e0319 	bcc	380fb4 <IRQ_STACK_SIZE+0x378fb4>
     34c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     350:	20134919 	andscs	r4, r3, r9, lsl r9
     354:	0013010b 	andseq	r0, r3, fp, lsl #2
     358:	012e1b00 	teqeq	lr, r0, lsl #22
     35c:	01111331 	tsteq	r1, r1, lsr r3
     360:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     364:	01194297 			; <UNDEFINED> instruction: 0x01194297
     368:	1c000013 	stcne	0, cr0, [r0], {19}
     36c:	13310005 	teqne	r1, #5
     370:	00001702 	andeq	r1, r0, r2, lsl #14
     374:	3f012e1d 	svccc	0x00012e1d
     378:	3a0e0319 	bcc	380fe4 <IRQ_STACK_SIZE+0x378fe4>
     37c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     380:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     384:	97184006 	ldrls	r4, [r8, -r6]
     388:	13011942 	movwne	r1, #6466	; 0x1942
     38c:	051e0000 	ldreq	r0, [lr, #-0]
     390:	3a080300 	bcc	200f98 <IRQ_STACK_SIZE+0x1f8f98>
     394:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     398:	00170213 	andseq	r0, r7, r3, lsl r2
     39c:	00051f00 	andeq	r1, r5, r0, lsl #30
     3a0:	0b3a0e03 	bleq	e83bb4 <STACK_SIZE+0x683bb4>
     3a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a8:	00001702 	andeq	r1, r0, r2, lsl #14
     3ac:	31011d20 	tstcc	r1, r0, lsr #26
     3b0:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     3b4:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     3b8:	0013010b 	andseq	r0, r3, fp, lsl #2
     3bc:	011d2100 	tsteq	sp, r0, lsl #2
     3c0:	01111331 	tsteq	r1, r1, lsr r3
     3c4:	0b580612 	bleq	1601c14 <STACK_SIZE+0xe01c14>
     3c8:	00000b59 	andeq	r0, r0, r9, asr fp
     3cc:	01828922 	orreq	r8, r2, r2, lsr #18
     3d0:	31011101 	tstcc	r1, r1, lsl #2
     3d4:	00130113 	andseq	r0, r3, r3, lsl r1
     3d8:	828a2300 	addhi	r2, sl, #0, 6
     3dc:	18020001 	stmdane	r2, {r0}
     3e0:	00184291 	mulseq	r8, r1, r2
     3e4:	82892400 	addhi	r2, r9, #0, 8
     3e8:	01110101 	tsteq	r1, r1, lsl #2
     3ec:	31194295 			; <UNDEFINED> instruction: 0x31194295
     3f0:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     3f4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3f8:	0b3a0e03 	bleq	e83c0c <STACK_SIZE+0x683c0c>
     3fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     400:	06120111 			; <UNDEFINED> instruction: 0x06120111
     404:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     408:	26000019 			; <UNDEFINED> instruction: 0x26000019
     40c:	1331002e 	teqne	r1, #46	; 0x2e
     410:	06120111 			; <UNDEFINED> instruction: 0x06120111
     414:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     418:	27000019 	smladcs	r0, r9, r0, r0
     41c:	13310005 	teqne	r1, #5
     420:	00001802 	andeq	r1, r0, r2, lsl #16
     424:	31003428 	tstcc	r0, r8, lsr #8
     428:	00180213 	andseq	r0, r8, r3, lsl r2
     42c:	00342900 	eorseq	r2, r4, r0, lsl #18
     430:	0b3a0803 	bleq	e82444 <STACK_SIZE+0x682444>
     434:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     438:	00001702 	andeq	r1, r0, r2, lsl #14
     43c:	31011d2a 	tstcc	r1, sl, lsr #26
     440:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     444:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     448:	0013010b 	andseq	r0, r3, fp, lsl #2
     44c:	82892b00 	addhi	r2, r9, #0, 22
     450:	01110101 	tsteq	r1, r1, lsl #2
     454:	00001331 	andeq	r1, r0, r1, lsr r3
     458:	31001d2c 	tstcc	r0, ip, lsr #26
     45c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     460:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     464:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
     468:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
     46c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     470:	0b201927 	bleq	806914 <STACK_SIZE+0x6914>
     474:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
     478:	03193f01 	tsteq	r9, #1, 30
     47c:	3b0b3a0e 	blcc	2cecbc <IRQ_STACK_SIZE+0x2c6cbc>
     480:	11192705 	tstne	r9, r5, lsl #14
     484:	40061201 	andmi	r1, r6, r1, lsl #4
     488:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     48c:	00001301 	andeq	r1, r0, r1, lsl #6
     490:	0300342f 	movweq	r3, #1071	; 0x42f
     494:	3b0b3a08 	blcc	2cecbc <IRQ_STACK_SIZE+0x2c6cbc>
     498:	02134905 	andseq	r4, r3, #81920	; 0x14000
     49c:	30000017 	andcc	r0, r0, r7, lsl r0
     4a0:	1331001d 	teqne	r1, #29
     4a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4a8:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     4ac:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
     4b0:	03193f01 	tsteq	r9, #1, 30
     4b4:	3b0b3a0e 	blcc	2cecf4 <IRQ_STACK_SIZE+0x2c6cf4>
     4b8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     4bc:	00130119 	andseq	r0, r3, r9, lsl r1
     4c0:	00053200 	andeq	r3, r5, r0, lsl #4
     4c4:	00001349 	andeq	r1, r0, r9, asr #6
     4c8:	3f012e33 	svccc	0x00012e33
     4cc:	3a0e0319 	bcc	381138 <IRQ_STACK_SIZE+0x379138>
     4d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     4d4:	3c134919 	ldccc	9, cr4, [r3], {25}
     4d8:	00130119 	andseq	r0, r3, r9, lsl r1
     4dc:	002e3400 	eoreq	r3, lr, r0, lsl #8
     4e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4e4:	0b3b0b3a 	bleq	ec31d4 <STACK_SIZE+0x6c31d4>
     4e8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     4ec:	2e350000 	cdpcs	0, 3, cr0, cr5, cr0, {0}
     4f0:	03193f01 	tsteq	r9, #1, 30
     4f4:	3b0b3a0e 	blcc	2ced34 <IRQ_STACK_SIZE+0x2c6d34>
     4f8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     4fc:	00000019 	andeq	r0, r0, r9, lsl r0
     500:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     504:	030b130e 	movweq	r1, #45838	; 0xb30e
     508:	110e1b0e 	tstne	lr, lr, lsl #22
     50c:	10061201 	andne	r1, r6, r1, lsl #4
     510:	02000017 	andeq	r0, r0, #23
     514:	0b0b0024 	bleq	2c05ac <IRQ_STACK_SIZE+0x2b85ac>
     518:	0e030b3e 	vmoveq.16	d3[0], r0
     51c:	24030000 	strcs	r0, [r3], #-0
     520:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     524:	0008030b 	andeq	r0, r8, fp, lsl #6
     528:	012e0400 	teqeq	lr, r0, lsl #8
     52c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     530:	0b3b0b3a 	bleq	ec3220 <STACK_SIZE+0x6c3220>
     534:	01111927 	tsteq	r1, r7, lsr #18
     538:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     53c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     540:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     544:	08030005 	stmdaeq	r3, {r0, r2}
     548:	0b3b0b3a 	bleq	ec3238 <STACK_SIZE+0x6c3238>
     54c:	17021349 	strne	r1, [r2, -r9, asr #6]
     550:	05060000 	streq	r0, [r6, #-0]
     554:	3a0e0300 	bcc	38115c <IRQ_STACK_SIZE+0x37915c>
     558:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     55c:	00180213 	andseq	r0, r8, r3, lsl r2
     560:	00050700 	andeq	r0, r5, r0, lsl #14
     564:	0b3a0e03 	bleq	e83d78 <STACK_SIZE+0x683d78>
     568:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     56c:	00001702 	andeq	r1, r0, r2, lsl #14
     570:	3f012e08 	svccc	0x00012e08
     574:	3a0e0319 	bcc	3811e0 <IRQ_STACK_SIZE+0x3791e0>
     578:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     57c:	11134919 	tstne	r3, r9, lsl r9
     580:	40061201 	andmi	r1, r6, r1, lsl #4
     584:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     588:	00001301 	andeq	r1, r0, r1, lsl #6
     58c:	49010109 	stmdbmi	r1, {r0, r3, r8}
     590:	00130113 	andseq	r0, r3, r3, lsl r1
     594:	00210a00 	eoreq	r0, r1, r0, lsl #20
     598:	0b2f1349 	bleq	bc52c4 <STACK_SIZE+0x3c52c4>
     59c:	0f0b0000 	svceq	0x000b0000
     5a0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     5a4:	0c000013 	stceq	0, cr0, [r0], {19}
     5a8:	13490035 	movtne	r0, #36917	; 0x9035
     5ac:	340d0000 	strcc	r0, [sp], #-0
     5b0:	3a0e0300 	bcc	3811b8 <IRQ_STACK_SIZE+0x3791b8>
     5b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5b8:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     5bc:	00000018 	andeq	r0, r0, r8, lsl r0
     5c0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     5c4:	030b130e 	movweq	r1, #45838	; 0xb30e
     5c8:	110e1b0e 	tstne	lr, lr, lsl #22
     5cc:	10061201 	andne	r1, r6, r1, lsl #4
     5d0:	02000017 	andeq	r0, r0, #23
     5d4:	0b0b0024 	bleq	2c066c <IRQ_STACK_SIZE+0x2b866c>
     5d8:	0e030b3e 	vmoveq.16	d3[0], r0
     5dc:	24030000 	strcs	r0, [r3], #-0
     5e0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5e4:	0008030b 	andeq	r0, r8, fp, lsl #6
     5e8:	000f0400 	andeq	r0, pc, r0, lsl #8
     5ec:	00000b0b 	andeq	r0, r0, fp, lsl #22
     5f0:	0b000f05 	bleq	420c <SVC_STACK_SIZE+0x20c>
     5f4:	0013490b 	andseq	r4, r3, fp, lsl #18
     5f8:	00260600 	eoreq	r0, r6, r0, lsl #12
     5fc:	00001349 	andeq	r1, r0, r9, asr #6
     600:	03001607 	movweq	r1, #1543	; 0x607
     604:	3b0b3a0e 	blcc	2cee44 <IRQ_STACK_SIZE+0x2c6e44>
     608:	0013490b 	andseq	r4, r3, fp, lsl #18
     60c:	01130800 	tsteq	r3, r0, lsl #16
     610:	0b0b0e03 	bleq	2c3e24 <IRQ_STACK_SIZE+0x2bbe24>
     614:	0b3b0b3a 	bleq	ec3304 <STACK_SIZE+0x6c3304>
     618:	00001301 	andeq	r1, r0, r1, lsl #6
     61c:	03000d09 	movweq	r0, #3337	; 0xd09
     620:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     624:	0019340b 	andseq	r3, r9, fp, lsl #8
     628:	01130a00 	tsteq	r3, r0, lsl #20
     62c:	0b3a0b0b 	bleq	e83260 <STACK_SIZE+0x683260>
     630:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     634:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     638:	3a0e0300 	bcc	381240 <IRQ_STACK_SIZE+0x379240>
     63c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     640:	000b3813 	andeq	r3, fp, r3, lsl r8
     644:	012e0c00 	teqeq	lr, r0, lsl #24
     648:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     64c:	0b3b0b3a 	bleq	ec333c <STACK_SIZE+0x6c333c>
     650:	0b201927 	bleq	806af4 <STACK_SIZE+0x6af4>
     654:	00001301 	andeq	r1, r0, r1, lsl #6
     658:	0300050d 	movweq	r0, #1293	; 0x50d
     65c:	3b0b3a08 	blcc	2cee84 <IRQ_STACK_SIZE+0x2c6e84>
     660:	0013490b 	andseq	r4, r3, fp, lsl #18
     664:	00050e00 	andeq	r0, r5, r0, lsl #28
     668:	0b3a0e03 	bleq	e83e7c <STACK_SIZE+0x683e7c>
     66c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     670:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     674:	03193f01 	tsteq	r9, #1, 30
     678:	3b0b3a0e 	blcc	2ceeb8 <IRQ_STACK_SIZE+0x2c6eb8>
     67c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     680:	010b2013 	tsteq	fp, r3, lsl r0
     684:	10000013 	andne	r0, r0, r3, lsl r0
     688:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     68c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     690:	00001349 	andeq	r1, r0, r9, asr #6
     694:	3f012e11 	svccc	0x00012e11
     698:	3a0e0319 	bcc	381304 <IRQ_STACK_SIZE+0x379304>
     69c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     6a0:	010b2019 	tsteq	fp, r9, lsl r0
     6a4:	12000013 	andne	r0, r0, #19
     6a8:	08030005 	stmdaeq	r3, {r0, r2}
     6ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     6b0:	00001349 	andeq	r1, r0, r9, asr #6
     6b4:	03003413 	movweq	r3, #1043	; 0x413
     6b8:	3b0b3a0e 	blcc	2ceef8 <IRQ_STACK_SIZE+0x2c6ef8>
     6bc:	00134905 	andseq	r4, r3, r5, lsl #18
     6c0:	00341400 	eorseq	r1, r4, r0, lsl #8
     6c4:	0b3a0803 	bleq	e826d8 <STACK_SIZE+0x6826d8>
     6c8:	1349053b 	movtne	r0, #38203	; 0x953b
     6cc:	01150000 	tsteq	r5, r0
     6d0:	01134901 	tsteq	r3, r1, lsl #18
     6d4:	16000013 			; <UNDEFINED> instruction: 0x16000013
     6d8:	13490021 	movtne	r0, #36897	; 0x9021
     6dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
     6e0:	00001817 	andeq	r1, r0, r7, lsl r8
     6e4:	012e1800 	teqeq	lr, r0, lsl #16
     6e8:	01111331 	tsteq	r1, r1, lsr r3
     6ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6f4:	19000013 	stmdbne	r0, {r0, r1, r4}
     6f8:	13310005 	teqne	r1, #5
     6fc:	00001702 	andeq	r1, r0, r2, lsl #14
     700:	3100051a 	tstcc	r0, sl, lsl r5
     704:	00180213 	andseq	r0, r8, r3, lsl r2
     708:	00341b00 	eorseq	r1, r4, r0, lsl #22
     70c:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     710:	051c0000 	ldreq	r0, [ip, #-0]
     714:	1c133100 	ldfnes	f3, [r3], {-0}
     718:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
     71c:	13310005 	teqne	r1, #5
     720:	0000051c 	andeq	r0, r0, ip, lsl r5
     724:	31011d1e 	tstcc	r1, lr, lsl sp
     728:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     72c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     730:	00130105 	andseq	r0, r3, r5, lsl #2
     734:	010b1f00 	tsteq	fp, r0, lsl #30
     738:	00001755 	andeq	r1, r0, r5, asr r7
     73c:	31003420 	tstcc	r0, r0, lsr #8
     740:	00170213 	andseq	r0, r7, r3, lsl r2
     744:	00342100 	eorseq	r2, r4, r0, lsl #2
     748:	00001331 	andeq	r1, r0, r1, lsr r3
     74c:	31011d22 	tstcc	r1, r2, lsr #26
     750:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     754:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     758:	23000005 	movwcs	r0, #5
     75c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     760:	17550152 			; <UNDEFINED> instruction: 0x17550152
     764:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     768:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
     76c:	11010182 	smlabbne	r1, r2, r1, r0
     770:	00133101 	andseq	r3, r3, r1, lsl #2
     774:	828a2500 	addhi	r2, sl, #0, 10
     778:	18020001 	stmdane	r2, {r0}
     77c:	00184291 	mulseq	r8, r1, r2
     780:	012e2600 	teqeq	lr, r0, lsl #12
     784:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     788:	0b3b0b3a 	bleq	ec3478 <STACK_SIZE+0x6c3478>
     78c:	01111927 	tsteq	r1, r7, lsr #18
     790:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     794:	01194297 			; <UNDEFINED> instruction: 0x01194297
     798:	27000013 	smladcs	r0, r3, r0, r0
     79c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     7a0:	0b3b0b3a 	bleq	ec3490 <STACK_SIZE+0x6c3490>
     7a4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     7a8:	34280000 	strtcc	r0, [r8], #-0
     7ac:	3a0e0300 	bcc	3813b4 <IRQ_STACK_SIZE+0x3793b4>
     7b0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7b4:	29000013 	stmdbcs	r0, {r0, r1, r4}
     7b8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     7bc:	0b3a0e03 	bleq	e83fd0 <STACK_SIZE+0x683fd0>
     7c0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     7c4:	00000b20 	andeq	r0, r0, r0, lsr #22
     7c8:	31002e2a 	tstcc	r0, sl, lsr #28
     7cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7d0:	97184006 	ldrls	r4, [r8, -r6]
     7d4:	00001942 	andeq	r1, r0, r2, asr #18
     7d8:	31001d2b 	tstcc	r0, fp, lsr #26
     7dc:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     7e0:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     7e4:	2c00000b 	stccs	0, cr0, [r0], {11}
     7e8:	08030005 	stmdaeq	r3, {r0, r2}
     7ec:	0b3b0b3a 	bleq	ec34dc <STACK_SIZE+0x6c34dc>
     7f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     7f4:	052d0000 	streq	r0, [sp, #-0]!
     7f8:	3a080300 	bcc	201400 <IRQ_STACK_SIZE+0x1f9400>
     7fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     800:	00180213 	andseq	r0, r8, r3, lsl r2
     804:	00052e00 	andeq	r2, r5, r0, lsl #28
     808:	0b3a0e03 	bleq	e8401c <STACK_SIZE+0x68401c>
     80c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     810:	00001702 	andeq	r1, r0, r2, lsl #14
     814:	0300342f 	movweq	r3, #1071	; 0x42f
     818:	3b0b3a0e 	blcc	2cf058 <IRQ_STACK_SIZE+0x2c7058>
     81c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     820:	30000017 	andcc	r0, r0, r7, lsl r0
     824:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     828:	0b3a0e03 	bleq	e8403c <STACK_SIZE+0x68403c>
     82c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     830:	01111349 	tsteq	r1, r9, asr #6
     834:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     838:	01194297 			; <UNDEFINED> instruction: 0x01194297
     83c:	31000013 	tstcc	r0, r3, lsl r0
     840:	08030034 	stmdaeq	r3, {r2, r4, r5}
     844:	0b3b0b3a 	bleq	ec3534 <STACK_SIZE+0x6c3534>
     848:	17021349 	strne	r1, [r2, -r9, asr #6]
     84c:	1d320000 	ldcne	0, cr0, [r2, #-0]
     850:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     854:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     858:	000b590b 	andeq	r5, fp, fp, lsl #18
     85c:	00053300 	andeq	r3, r5, r0, lsl #6
     860:	00001331 	andeq	r1, r0, r1, lsr r3
     864:	3f012e34 	svccc	0x00012e34
     868:	3a0e0319 	bcc	3814d4 <IRQ_STACK_SIZE+0x3794d4>
     86c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     870:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     874:	97184006 	ldrls	r4, [r8, -r6]
     878:	13011942 	movwne	r1, #6466	; 0x1942
     87c:	05350000 	ldreq	r0, [r5, #-0]!
     880:	3a080300 	bcc	201488 <IRQ_STACK_SIZE+0x1f9488>
     884:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     888:	00180213 	andseq	r0, r8, r3, lsl r2
     88c:	00053600 	andeq	r3, r5, r0, lsl #12
     890:	0b3a0803 	bleq	e828a4 <STACK_SIZE+0x6828a4>
     894:	1349053b 	movtne	r0, #38203	; 0x953b
     898:	00001702 	andeq	r1, r0, r2, lsl #14
     89c:	03000537 	movweq	r0, #1335	; 0x537
     8a0:	3b0b3a0e 	blcc	2cf0e0 <IRQ_STACK_SIZE+0x2c70e0>
     8a4:	02134905 	andseq	r4, r3, #81920	; 0x14000
     8a8:	38000017 	stmdacc	r0, {r0, r1, r2, r4}
     8ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     8b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     8b4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     8b8:	34390000 	ldrtcc	r0, [r9], #-0
     8bc:	3a080300 	bcc	2014c4 <IRQ_STACK_SIZE+0x1f94c4>
     8c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8c4:	00170213 	andseq	r0, r7, r3, lsl r2
     8c8:	00343a00 	eorseq	r3, r4, r0, lsl #20
     8cc:	0b3a0803 	bleq	e828e0 <STACK_SIZE+0x6828e0>
     8d0:	1349053b 	movtne	r0, #38203	; 0x953b
     8d4:	00001802 	andeq	r1, r0, r2, lsl #16
     8d8:	3100343b 	tstcc	r0, fp, lsr r4
     8dc:	000b1c13 	andeq	r1, fp, r3, lsl ip
     8e0:	00343c00 	eorseq	r3, r4, r0, lsl #24
     8e4:	0b3a0e03 	bleq	e840f8 <STACK_SIZE+0x6840f8>
     8e8:	1349053b 	movtne	r0, #38203	; 0x953b
     8ec:	00001802 	andeq	r1, r0, r2, lsl #16
     8f0:	0300343d 	movweq	r3, #1085	; 0x43d
     8f4:	3b0b3a0e 	blcc	2cf134 <IRQ_STACK_SIZE+0x2c7134>
     8f8:	3f13490b 	svccc	0x0013490b
     8fc:	00180219 	andseq	r0, r8, r9, lsl r2
     900:	00353e00 	eorseq	r3, r5, r0, lsl #28
     904:	00001349 	andeq	r1, r0, r9, asr #6
     908:	4900213f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r5, r8, sp}
     90c:	00052f13 	andeq	r2, r5, r3, lsl pc
     910:	012e4000 	teqeq	lr, r0
     914:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     918:	0b3b0b3a 	bleq	ec3608 <STACK_SIZE+0x6c3608>
     91c:	13491927 	movtne	r1, #39207	; 0x9927
     920:	1301193c 	movwne	r1, #6460	; 0x193c
     924:	05410000 	strbeq	r0, [r1, #-0]
     928:	00134900 	andseq	r4, r3, r0, lsl #18
     92c:	012e4200 	teqeq	lr, r0, lsl #4
     930:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     934:	0b3b0b3a 	bleq	ec3624 <STACK_SIZE+0x6c3624>
     938:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     93c:	01000000 	mrseq	r0, (UNDEF: 0)
     940:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     944:	0e030b13 	vmoveq.32	d3[0], r0
     948:	01110e1b 	tsteq	r1, fp, lsl lr
     94c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     950:	24020000 	strcs	r0, [r2], #-0
     954:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     958:	000e030b 	andeq	r0, lr, fp, lsl #6
     95c:	00240300 	eoreq	r0, r4, r0, lsl #6
     960:	0b3e0b0b 	bleq	f83594 <STACK_SIZE+0x783594>
     964:	00000803 	andeq	r0, r0, r3, lsl #16
     968:	3f002e04 	svccc	0x00002e04
     96c:	3a0e0319 	bcc	3815d8 <IRQ_STACK_SIZE+0x3795d8>
     970:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     974:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     978:	97184006 	ldrls	r4, [r8, -r6]
     97c:	00001942 	andeq	r1, r0, r2, asr #18
     980:	3f002e05 	svccc	0x00002e05
     984:	3a0e0319 	bcc	3815f0 <IRQ_STACK_SIZE+0x3795f0>
     988:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     98c:	11134919 	tstne	r3, r9, lsl r9
     990:	40061201 	andmi	r1, r6, r1, lsl #4
     994:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     998:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     99c:	03193f01 	tsteq	r9, #1, 30
     9a0:	3b0b3a0e 	blcc	2cf1e0 <IRQ_STACK_SIZE+0x2c71e0>
     9a4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     9a8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     9ac:	97184006 	ldrls	r4, [r8, -r6]
     9b0:	13011942 	movwne	r1, #6466	; 0x1942
     9b4:	34070000 	strcc	r0, [r7], #-0
     9b8:	3a080300 	bcc	2015c0 <IRQ_STACK_SIZE+0x1f95c0>
     9bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9c0:	00180213 	andseq	r0, r8, r3, lsl r2
     9c4:	012e0800 	teqeq	lr, r0, lsl #16
     9c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9cc:	0b3b0b3a 	bleq	ec36bc <STACK_SIZE+0x6c36bc>
     9d0:	01111927 	tsteq	r1, r7, lsr #18
     9d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     9d8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     9dc:	09000013 	stmdbeq	r0, {r0, r1, r4}
     9e0:	08030005 	stmdaeq	r3, {r0, r2}
     9e4:	0b3b0b3a 	bleq	ec36d4 <STACK_SIZE+0x6c36d4>
     9e8:	17021349 	strne	r1, [r2, -r9, asr #6]
     9ec:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     9f0:	11010182 	smlabbne	r1, r2, r1, r0
     9f4:	01133101 	tsteq	r3, r1, lsl #2
     9f8:	0b000013 	bleq	a4c <ABORT_STACK_SIZE+0x64c>
     9fc:	0001828a 	andeq	r8, r1, sl, lsl #5
     a00:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     a04:	0c000018 	stceq	0, cr0, [r0], {24}
     a08:	01018289 	smlabbeq	r1, r9, r2, r8
     a0c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     a10:	01133119 	tsteq	r3, r9, lsl r1
     a14:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     a18:	01018289 	smlabbeq	r1, r9, r2, r8
     a1c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     a20:	00133119 	andseq	r3, r3, r9, lsl r1
     a24:	012e0e00 	teqeq	lr, r0, lsl #28
     a28:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a2c:	0b3b0b3a 	bleq	ec371c <STACK_SIZE+0x6c371c>
     a30:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     a34:	00001301 	andeq	r1, r0, r1, lsl #6
     a38:	4900050f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sl}
     a3c:	10000013 	andne	r0, r0, r3, lsl r0
     a40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a44:	0b3a0e03 	bleq	e84258 <STACK_SIZE+0x684258>
     a48:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a4c:	0000193c 	andeq	r1, r0, ip, lsr r9
     a50:	01110100 	tsteq	r1, r0, lsl #2
     a54:	0b130e25 	bleq	4c42f0 <IRQ_STACK_SIZE+0x4bc2f0>
     a58:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     a5c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a60:	00001710 	andeq	r1, r0, r0, lsl r7
     a64:	0b002402 	bleq	9a74 <IRQ_STACK_SIZE+0x1a74>
     a68:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     a6c:	0300000e 	movweq	r0, #14
     a70:	0b0b0024 	bleq	2c0b08 <IRQ_STACK_SIZE+0x2b8b08>
     a74:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     a78:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     a7c:	03193f01 	tsteq	r9, #1, 30
     a80:	3b0b3a0e 	blcc	2cf2c0 <IRQ_STACK_SIZE+0x2c72c0>
     a84:	2019270b 	andscs	r2, r9, fp, lsl #14
     a88:	0013010b 	andseq	r0, r3, fp, lsl #2
     a8c:	00050500 	andeq	r0, r5, r0, lsl #10
     a90:	0b3a0803 	bleq	e82aa4 <STACK_SIZE+0x682aa4>
     a94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a98:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     a9c:	03193f01 	tsteq	r9, #1, 30
     aa0:	3b0b3a0e 	blcc	2cf2e0 <IRQ_STACK_SIZE+0x2c72e0>
     aa4:	1119270b 	tstne	r9, fp, lsl #14
     aa8:	40061201 	andmi	r1, r6, r1, lsl #4
     aac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ab0:	00001301 	andeq	r1, r0, r1, lsl #6
     ab4:	31011d07 	tstcc	r1, r7, lsl #26
     ab8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     abc:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     ac0:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     ac4:	13310005 	teqne	r1, #5
     ac8:	00000b1c 	andeq	r0, r0, ip, lsl fp
     acc:	31012e09 	tstcc	r1, r9, lsl #28
     ad0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ad4:	97184006 	ldrls	r4, [r8, -r6]
     ad8:	00001942 	andeq	r1, r0, r2, asr #18
     adc:	3100050a 	tstcc	r0, sl, lsl #10
     ae0:	00170213 	andseq	r0, r7, r3, lsl r2
     ae4:	11010000 	mrsne	r0, (UNDEF: 1)
     ae8:	130e2501 	movwne	r2, #58625	; 0xe501
     aec:	1b0e030b 	blne	381720 <IRQ_STACK_SIZE+0x379720>
     af0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     af4:	00171006 	andseq	r1, r7, r6
     af8:	00240200 	eoreq	r0, r4, r0, lsl #4
     afc:	0b3e0b0b 	bleq	f83730 <STACK_SIZE+0x783730>
     b00:	00000e03 	andeq	r0, r0, r3, lsl #28
     b04:	0b002403 	bleq	9b18 <IRQ_STACK_SIZE+0x1b18>
     b08:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b0c:	04000008 	streq	r0, [r0], #-8
     b10:	0b0b000f 	bleq	2c0b54 <IRQ_STACK_SIZE+0x2b8b54>
     b14:	0f050000 	svceq	0x00050000
     b18:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     b1c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     b20:	13490026 	movtne	r0, #36902	; 0x9026
     b24:	13070000 	movwne	r0, #28672	; 0x7000
     b28:	3a0b0b01 	bcc	2c3734 <IRQ_STACK_SIZE+0x2bb734>
     b2c:	010b3b0b 	tsteq	fp, fp, lsl #22
     b30:	08000013 	stmdaeq	r0, {r0, r1, r4}
     b34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b38:	0b3b0b3a 	bleq	ec3828 <STACK_SIZE+0x6c3828>
     b3c:	0b381349 	bleq	e05868 <STACK_SIZE+0x605868>
     b40:	16090000 	strne	r0, [r9], -r0
     b44:	3a0e0300 	bcc	38174c <IRQ_STACK_SIZE+0x37974c>
     b48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b4c:	0a000013 	beq	ba0 <ABORT_STACK_SIZE+0x7a0>
     b50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b54:	0b3a0e03 	bleq	e84368 <STACK_SIZE+0x684368>
     b58:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b5c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b60:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     b64:	00130119 	andseq	r0, r3, r9, lsl r1
     b68:	00050b00 	andeq	r0, r5, r0, lsl #22
     b6c:	0b3a0e03 	bleq	e84380 <STACK_SIZE+0x684380>
     b70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b74:	00001702 	andeq	r1, r0, r2, lsl #14
     b78:	0300340c 	movweq	r3, #1036	; 0x40c
     b7c:	3b0b3a08 	blcc	2cf3a4 <IRQ_STACK_SIZE+0x2c73a4>
     b80:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b84:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     b88:	01018289 	smlabbeq	r1, r9, r2, r8
     b8c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b90:	8a0e0000 	bhi	380b98 <IRQ_STACK_SIZE+0x378b98>
     b94:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     b98:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     b9c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     ba0:	03193f01 	tsteq	r9, #1, 30
     ba4:	3b0b3a0e 	blcc	2cf3e4 <IRQ_STACK_SIZE+0x2c73e4>
     ba8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     bac:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     bb0:	97184006 	ldrls	r4, [r8, -r6]
     bb4:	13011942 	movwne	r1, #6466	; 0x1942
     bb8:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     bbc:	11000182 	smlabbne	r0, r2, r1, r0
     bc0:	00133101 	andseq	r3, r3, r1, lsl #2
     bc4:	82891100 	addhi	r1, r9, #0, 2
     bc8:	01110101 	tsteq	r1, r1, lsl #2
     bcc:	13011331 	movwne	r1, #4913	; 0x1331
     bd0:	01120000 	tsteq	r2, r0
     bd4:	01134901 	tsteq	r3, r1, lsl #18
     bd8:	13000013 	movwne	r0, #19
     bdc:	13490021 	movtne	r0, #36897	; 0x9021
     be0:	00000b2f 	andeq	r0, r0, pc, lsr #22
     be4:	03003414 	movweq	r3, #1044	; 0x414
     be8:	3b0b3a0e 	blcc	2cf428 <IRQ_STACK_SIZE+0x2c7428>
     bec:	3f13490b 	svccc	0x0013490b
     bf0:	00193c19 	andseq	r3, r9, r9, lsl ip
     bf4:	012e1500 	teqeq	lr, r0, lsl #10
     bf8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bfc:	0b3b0b3a 	bleq	ec38ec <STACK_SIZE+0x6c38ec>
     c00:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     c04:	00001301 	andeq	r1, r0, r1, lsl #6
     c08:	49000516 	stmdbmi	r0, {r1, r2, r4, r8, sl}
     c0c:	17000013 	smladne	r0, r3, r0, r0
     c10:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     c14:	0b3a0e03 	bleq	e84428 <STACK_SIZE+0x684428>
     c18:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c1c:	0000193c 	andeq	r1, r0, ip, lsr r9
     c20:	00001818 	andeq	r1, r0, r8, lsl r8
     c24:	012e1900 	teqeq	lr, r0, lsl #18
     c28:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c2c:	0b3b0b3a 	bleq	ec391c <STACK_SIZE+0x6c391c>
     c30:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     c34:	01000000 	mrseq	r0, (UNDEF: 0)
     c38:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     c3c:	0e030b13 	vmoveq.32	d3[0], r0
     c40:	01110e1b 	tsteq	r1, fp, lsl lr
     c44:	17100612 			; <UNDEFINED> instruction: 0x17100612
     c48:	24020000 	strcs	r0, [r2], #-0
     c4c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c50:	000e030b 	andeq	r0, lr, fp, lsl #6
     c54:	00240300 	eoreq	r0, r4, r0, lsl #6
     c58:	0b3e0b0b 	bleq	f8388c <STACK_SIZE+0x78388c>
     c5c:	00000803 	andeq	r0, r0, r3, lsl #16
     c60:	0b000f04 	bleq	4878 <SVC_STACK_SIZE+0x878>
     c64:	0013490b 	andseq	r4, r3, fp, lsl #18
     c68:	00160500 	andseq	r0, r6, r0, lsl #10
     c6c:	0b3a0e03 	bleq	e84480 <STACK_SIZE+0x684480>
     c70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c74:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     c78:	03193f01 	tsteq	r9, #1, 30
     c7c:	3b0b3a0e 	blcc	2cf4bc <IRQ_STACK_SIZE+0x2c74bc>
     c80:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     c84:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     c88:	97184006 	ldrls	r4, [r8, -r6]
     c8c:	13011942 	movwne	r1, #6466	; 0x1942
     c90:	05070000 	streq	r0, [r7, #-0]
     c94:	3a080300 	bcc	20189c <IRQ_STACK_SIZE+0x1f989c>
     c98:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c9c:	00170213 	andseq	r0, r7, r3, lsl r2
     ca0:	00340800 	eorseq	r0, r4, r0, lsl #16
     ca4:	0b3a0e03 	bleq	e844b8 <STACK_SIZE+0x6844b8>
     ca8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cac:	00001702 	andeq	r1, r0, r2, lsl #14
     cb0:	03003409 	movweq	r3, #1033	; 0x409
     cb4:	3b0b3a0e 	blcc	2cf4f4 <IRQ_STACK_SIZE+0x2c74f4>
     cb8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     cbc:	0a000018 	beq	d24 <ABORT_STACK_SIZE+0x924>
     cc0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     cc4:	0b3a0e03 	bleq	e844d8 <STACK_SIZE+0x6844d8>
     cc8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ccc:	01111349 	tsteq	r1, r9, asr #6
     cd0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     cd4:	00194297 	mulseq	r9, r7, r2
     cd8:	012e0b00 	teqeq	lr, r0, lsl #22
     cdc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ce0:	0b3b0b3a 	bleq	ec39d0 <STACK_SIZE+0x6c39d0>
     ce4:	01111927 	tsteq	r1, r7, lsr #18
     ce8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     cec:	01194297 			; <UNDEFINED> instruction: 0x01194297
     cf0:	0c000013 	stceq	0, cr0, [r0], {19}
     cf4:	08030005 	stmdaeq	r3, {r0, r2}
     cf8:	0b3b0b3a 	bleq	ec39e8 <STACK_SIZE+0x6c39e8>
     cfc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     d00:	340d0000 	strcc	r0, [sp], #-0
     d04:	3a080300 	bcc	20190c <IRQ_STACK_SIZE+0x1f990c>
     d08:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d0c:	00180213 	andseq	r0, r8, r3, lsl r2
     d10:	00350e00 	eorseq	r0, r5, r0, lsl #28
     d14:	00001349 	andeq	r1, r0, r9, asr #6
     d18:	0300340f 	movweq	r3, #1039	; 0x40f
     d1c:	3b0b3a0e 	blcc	2cf55c <IRQ_STACK_SIZE+0x2c755c>
     d20:	3f13490b 	svccc	0x0013490b
     d24:	00193c19 	andseq	r3, r9, r9, lsl ip
     d28:	11010000 	mrsne	r0, (UNDEF: 1)
     d2c:	130e2501 	movwne	r2, #58625	; 0xe501
     d30:	1b0e030b 	blne	381964 <IRQ_STACK_SIZE+0x379964>
     d34:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     d38:	00171006 	andseq	r1, r7, r6
     d3c:	00240200 	eoreq	r0, r4, r0, lsl #4
     d40:	0b3e0b0b 	bleq	f83974 <STACK_SIZE+0x783974>
     d44:	00000e03 	andeq	r0, r0, r3, lsl #28
     d48:	0b002403 	bleq	9d5c <IRQ_STACK_SIZE+0x1d5c>
     d4c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     d50:	04000008 	streq	r0, [r0], #-8
     d54:	0b0b000f 	bleq	2c0d98 <IRQ_STACK_SIZE+0x2b8d98>
     d58:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     d5c:	03193f00 	tsteq	r9, #0, 30
     d60:	3b0b3a0e 	blcc	2cf5a0 <IRQ_STACK_SIZE+0x2c75a0>
     d64:	2019270b 	andscs	r2, r9, fp, lsl #14
     d68:	0600000b 	streq	r0, [r0], -fp
     d6c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d70:	0b3a0e03 	bleq	e84584 <STACK_SIZE+0x684584>
     d74:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     d78:	13010b20 	movwne	r0, #6944	; 0x1b20
     d7c:	34070000 	strcc	r0, [r7], #-0
     d80:	3a080300 	bcc	201988 <IRQ_STACK_SIZE+0x1f9988>
     d84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d88:	08000013 	stmdaeq	r0, {r0, r1, r4}
     d8c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d90:	0b3a0e03 	bleq	e845a4 <STACK_SIZE+0x6845a4>
     d94:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     d98:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d9c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     da0:	00130119 	andseq	r0, r3, r9, lsl r1
     da4:	001d0900 	andseq	r0, sp, r0, lsl #18
     da8:	01521331 	cmpeq	r2, r1, lsr r3
     dac:	0b581755 	bleq	1606b08 <STACK_SIZE+0xe06b08>
     db0:	00000b59 	andeq	r0, r0, r9, asr fp
     db4:	3f012e0a 	svccc	0x00012e0a
     db8:	3a0e0319 	bcc	381a24 <IRQ_STACK_SIZE+0x379a24>
     dbc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     dc0:	20134919 	andscs	r4, r3, r9, lsl r9
     dc4:	0013010b 	andseq	r0, r3, fp, lsl #2
     dc8:	00050b00 	andeq	r0, r5, r0, lsl #22
     dcc:	0b3a0803 	bleq	e82de0 <STACK_SIZE+0x682de0>
     dd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     dd4:	1d0c0000 	stcne	0, cr0, [ip, #-0]
     dd8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     ddc:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     de0:	010b590b 	tsteq	fp, fp, lsl #18
     de4:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     de8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     dec:	340e0000 	strcc	r0, [lr], #-0
     df0:	1c133100 	ldfnes	f3, [r3], {-0}
     df4:	0f00000b 	svceq	0x0000000b
     df8:	13310034 	teqne	r1, #52	; 0x34
     dfc:	1d100000 	ldcne	0, cr0, [r0, #-0]
     e00:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     e04:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     e08:	000b590b 	andeq	r5, fp, fp, lsl #18
     e0c:	00051100 	andeq	r1, r5, r0, lsl #2
     e10:	0b1c1331 	bleq	705adc <IRQ_STACK_SIZE+0x6fdadc>
     e14:	1d120000 	ldcne	0, cr0, [r2, #-0]
     e18:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     e1c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     e20:	0005590b 	andeq	r5, r5, fp, lsl #18
     e24:	002e1300 	eoreq	r1, lr, r0, lsl #6
     e28:	01111331 	tsteq	r1, r1, lsr r3
     e2c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e30:	00194297 	mulseq	r9, r7, r2
     e34:	002e1400 	eoreq	r1, lr, r0, lsl #8
     e38:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e3c:	0b3b0b3a 	bleq	ec3b2c <STACK_SIZE+0x6c3b2c>
     e40:	01111927 	tsteq	r1, r7, lsr #18
     e44:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e48:	00194297 	mulseq	r9, r7, r2
     e4c:	012e1500 	teqeq	lr, r0, lsl #10
     e50:	01111331 	tsteq	r1, r1, lsr r3
     e54:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e58:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e5c:	16000013 			; <UNDEFINED> instruction: 0x16000013
     e60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e64:	0b3a0e03 	bleq	e84678 <STACK_SIZE+0x684678>
     e68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e6c:	01111349 	tsteq	r1, r9, asr #6
     e70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e74:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e78:	17000013 	smladne	r0, r3, r0, r0
     e7c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     e80:	0b3b0b3a 	bleq	ec3b70 <STACK_SIZE+0x6c3b70>
     e84:	0b1c1349 	bleq	705bb0 <IRQ_STACK_SIZE+0x6fdbb0>
     e88:	05180000 	ldreq	r0, [r8, #-0]
     e8c:	02133100 	andseq	r3, r3, #0, 2
     e90:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     e94:	08030005 	stmdaeq	r3, {r0, r2}
     e98:	0b3b0b3a 	bleq	ec3b88 <STACK_SIZE+0x6c3b88>
     e9c:	17021349 	strne	r1, [r2, -r9, asr #6]
     ea0:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     ea4:	11010182 	smlabbne	r1, r2, r1, r0
     ea8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     eac:	13011331 	movwne	r1, #4913	; 0x1331
     eb0:	8a1b0000 	bhi	6c0eb8 <IRQ_STACK_SIZE+0x6b8eb8>
     eb4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     eb8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     ebc:	891c0000 	ldmdbhi	ip, {}	; <UNPREDICTABLE>
     ec0:	11010182 	smlabbne	r1, r2, r1, r0
     ec4:	01133101 	tsteq	r3, r1, lsl #2
     ec8:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     ecc:	01018289 	smlabbeq	r1, r9, r2, r8
     ed0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     ed4:	00133119 	andseq	r3, r3, r9, lsl r1
     ed8:	00341e00 	eorseq	r1, r4, r0, lsl #28
     edc:	0b3a0e03 	bleq	e846f0 <STACK_SIZE+0x6846f0>
     ee0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ee4:	00001702 	andeq	r1, r0, r2, lsl #14
     ee8:	31011d1f 	tstcc	r1, pc, lsl sp
     eec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ef0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     ef4:	20000005 	andcs	r0, r0, r5
     ef8:	0111010b 	tsteq	r1, fp, lsl #2
     efc:	00000612 	andeq	r0, r0, r2, lsl r6
     f00:	3f012e21 	svccc	0x00012e21
     f04:	3a0e0319 	bcc	381b70 <IRQ_STACK_SIZE+0x379b70>
     f08:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f0c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     f10:	97184006 	ldrls	r4, [r8, -r6]
     f14:	13011942 	movwne	r1, #6466	; 0x1942
     f18:	05220000 	streq	r0, [r2, #-0]!
     f1c:	3a080300 	bcc	201b24 <IRQ_STACK_SIZE+0x1f9b24>
     f20:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f24:	00170213 	andseq	r0, r7, r3, lsl r2
     f28:	00342300 	eorseq	r2, r4, r0, lsl #6
     f2c:	0b3a0803 	bleq	e82f40 <STACK_SIZE+0x682f40>
     f30:	1349053b 	movtne	r0, #38203	; 0x953b
     f34:	34240000 	strtcc	r0, [r4], #-0
     f38:	3a0e0300 	bcc	381b40 <IRQ_STACK_SIZE+0x379b40>
     f3c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f40:	00170213 	andseq	r0, r7, r3, lsl r2
     f44:	000f2500 	andeq	r2, pc, r0, lsl #10
     f48:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     f4c:	34260000 	strtcc	r0, [r6], #-0
     f50:	3a0e0300 	bcc	381b58 <IRQ_STACK_SIZE+0x379b58>
     f54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f58:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     f5c:	27000018 	smladcs	r0, r8, r0, r0
     f60:	13490035 	movtne	r0, #36917	; 0x9035
     f64:	34280000 	strtcc	r0, [r8], #-0
     f68:	3a0e0300 	bcc	381b70 <IRQ_STACK_SIZE+0x379b70>
     f6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f70:	3c193f13 	ldccc	15, cr3, [r9], {19}
     f74:	29000019 	stmdbcs	r0, {r0, r3, r4}
     f78:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f7c:	0b3a0e03 	bleq	e84790 <STACK_SIZE+0x684790>
     f80:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f84:	1301193c 	movwne	r1, #6460	; 0x193c
     f88:	052a0000 	streq	r0, [sl, #-0]!
     f8c:	00134900 	andseq	r4, r3, r0, lsl #18
     f90:	012e2b00 	teqeq	lr, r0, lsl #22
     f94:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f98:	0b3b0b3a 	bleq	ec3c88 <STACK_SIZE+0x6c3c88>
     f9c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     fa0:	01000000 	mrseq	r0, (UNDEF: 0)
     fa4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     fa8:	0e030b13 	vmoveq.32	d3[0], r0
     fac:	01110e1b 	tsteq	r1, fp, lsl lr
     fb0:	17100612 			; <UNDEFINED> instruction: 0x17100612
     fb4:	24020000 	strcs	r0, [r2], #-0
     fb8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     fbc:	000e030b 	andeq	r0, lr, fp, lsl #6
     fc0:	00240300 	eoreq	r0, r4, r0, lsl #6
     fc4:	0b3e0b0b 	bleq	f83bf8 <STACK_SIZE+0x783bf8>
     fc8:	00000803 	andeq	r0, r0, r3, lsl #16
     fcc:	3f012e04 	svccc	0x00012e04
     fd0:	3a0e0319 	bcc	381c3c <IRQ_STACK_SIZE+0x379c3c>
     fd4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fd8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     fdc:	97184006 	ldrls	r4, [r8, -r6]
     fe0:	13011942 	movwne	r1, #6466	; 0x1942
     fe4:	05050000 	streq	r0, [r5, #-0]
     fe8:	3a0e0300 	bcc	381bf0 <IRQ_STACK_SIZE+0x379bf0>
     fec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ff0:	00170213 	andseq	r0, r7, r3, lsl r2
     ff4:	00050600 	andeq	r0, r5, r0, lsl #12
     ff8:	0b3a0803 	bleq	e8300c <STACK_SIZE+0x68300c>
     ffc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1000:	00001702 	andeq	r1, r0, r2, lsl #14
    1004:	01828907 	orreq	r8, r2, r7, lsl #18
    1008:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    100c:	13311942 	teqne	r1, #1081344	; 0x108000
    1010:	00001301 	andeq	r1, r0, r1, lsl #6
    1014:	01828a08 	orreq	r8, r2, r8, lsl #20
    1018:	91180200 	tstls	r8, r0, lsl #4
    101c:	00001842 	andeq	r1, r0, r2, asr #16
    1020:	01828909 	orreq	r8, r2, r9, lsl #18
    1024:	31011101 	tstcc	r1, r1, lsl #2
    1028:	00130113 	andseq	r0, r3, r3, lsl r1
    102c:	82890a00 	addhi	r0, r9, #0, 20
    1030:	01110101 	tsteq	r1, r1, lsl #2
    1034:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1038:	0b000013 	bleq	108c <ABORT_STACK_SIZE+0xc8c>
    103c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1040:	0b3a0e03 	bleq	e84854 <STACK_SIZE+0x684854>
    1044:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1048:	1301193c 	movwne	r1, #6460	; 0x193c
    104c:	050c0000 	streq	r0, [ip, #-0]
    1050:	00134900 	andseq	r4, r3, r0, lsl #18
    1054:	012e0d00 	teqeq	lr, r0, lsl #26
    1058:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    105c:	0b3b0b3a 	bleq	ec3d4c <STACK_SIZE+0x6c3d4c>
    1060:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1064:	01000000 	mrseq	r0, (UNDEF: 0)
    1068:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    106c:	0e030b13 	vmoveq.32	d3[0], r0
    1070:	01110e1b 	tsteq	r1, fp, lsl lr
    1074:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1078:	24020000 	strcs	r0, [r2], #-0
    107c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1080:	000e030b 	andeq	r0, lr, fp, lsl #6
    1084:	00240300 	eoreq	r0, r4, r0, lsl #6
    1088:	0b3e0b0b 	bleq	f83cbc <STACK_SIZE+0x783cbc>
    108c:	00000803 	andeq	r0, r0, r3, lsl #16
    1090:	0b000f04 	bleq	4ca8 <SVC_STACK_SIZE+0xca8>
    1094:	0500000b 	streq	r0, [r0, #-11]
    1098:	0b0b000f 	bleq	2c10dc <IRQ_STACK_SIZE+0x2b90dc>
    109c:	00001349 	andeq	r1, r0, r9, asr #6
    10a0:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    10a4:	07000013 	smladeq	r0, r3, r0, r0
    10a8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10ac:	0b3b0b3a 	bleq	ec3d9c <STACK_SIZE+0x6c3d9c>
    10b0:	00001349 	andeq	r1, r0, r9, asr #6
    10b4:	03011308 	movweq	r1, #4872	; 0x1308
    10b8:	3a0b0b0e 	bcc	2c3cf8 <IRQ_STACK_SIZE+0x2bbcf8>
    10bc:	010b3b0b 	tsteq	fp, fp, lsl #22
    10c0:	09000013 	stmdbeq	r0, {r0, r1, r4}
    10c4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    10c8:	0b381349 	bleq	e05df4 <STACK_SIZE+0x605df4>
    10cc:	00001934 	andeq	r1, r0, r4, lsr r9
    10d0:	3f012e0a 	svccc	0x00012e0a
    10d4:	3a0e0319 	bcc	381d40 <IRQ_STACK_SIZE+0x379d40>
    10d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10dc:	010b2019 	tsteq	fp, r9, lsl r0
    10e0:	0b000013 	bleq	1134 <ABORT_STACK_SIZE+0xd34>
    10e4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    10e8:	0b3b0b3a 	bleq	ec3dd8 <STACK_SIZE+0x6c3dd8>
    10ec:	00001349 	andeq	r1, r0, r9, asr #6
    10f0:	3f002e0c 	svccc	0x00002e0c
    10f4:	3a0e0319 	bcc	381d60 <IRQ_STACK_SIZE+0x379d60>
    10f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10fc:	20134919 	andscs	r4, r3, r9, lsl r9
    1100:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1104:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1108:	0b3a0e03 	bleq	e8491c <STACK_SIZE+0x68491c>
    110c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1110:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1114:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1118:	00130119 	andseq	r0, r3, r9, lsl r1
    111c:	00050e00 	andeq	r0, r5, r0, lsl #28
    1120:	0b3a0e03 	bleq	e84934 <STACK_SIZE+0x684934>
    1124:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1128:	00001702 	andeq	r1, r0, r2, lsl #14
    112c:	0300340f 	movweq	r3, #1039	; 0x40f
    1130:	3b0b3a0e 	blcc	2cf970 <IRQ_STACK_SIZE+0x2c7970>
    1134:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1138:	10000017 	andne	r0, r0, r7, lsl r0
    113c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1140:	0b3b0b3a 	bleq	ec3e30 <STACK_SIZE+0x6c3e30>
    1144:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1148:	35110000 	ldrcc	r0, [r1, #-0]
    114c:	00134900 	andseq	r4, r3, r0, lsl #18
    1150:	012e1200 	teqeq	lr, r0, lsl #4
    1154:	01111331 	tsteq	r1, r1, lsr r3
    1158:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    115c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1160:	13000013 	movwne	r0, #19
    1164:	13310005 	teqne	r1, #5
    1168:	00001802 	andeq	r1, r0, r2, lsl #16
    116c:	03000514 	movweq	r0, #1300	; 0x514
    1170:	3b0b3a08 	blcc	2cf998 <IRQ_STACK_SIZE+0x2c7998>
    1174:	0013490b 	andseq	r4, r3, fp, lsl #18
    1178:	00051500 	andeq	r1, r5, r0, lsl #10
    117c:	17021331 	smladxne	r2, r1, r3, r1
    1180:	1d160000 	ldcne	0, cr0, [r6, #-0]
    1184:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1188:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    118c:	000b590b 	andeq	r5, fp, fp, lsl #18
    1190:	00051700 	andeq	r1, r5, r0, lsl #14
    1194:	0b3a0803 	bleq	e831a8 <STACK_SIZE+0x6831a8>
    1198:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    119c:	00001802 	andeq	r1, r0, r2, lsl #16
    11a0:	00001818 	andeq	r1, r0, r8, lsl r8
    11a4:	00341900 	eorseq	r1, r4, r0, lsl #18
    11a8:	0b3a0803 	bleq	e831bc <STACK_SIZE+0x6831bc>
    11ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11b0:	00001802 	andeq	r1, r0, r2, lsl #16
    11b4:	31011d1a 	tstcc	r1, sl, lsl sp
    11b8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    11bc:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    11c0:	0013010b 	andseq	r0, r3, fp, lsl #2
    11c4:	82891b00 	addhi	r1, r9, #0, 22
    11c8:	01110101 	tsteq	r1, r1, lsl #2
    11cc:	00001331 	andeq	r1, r0, r1, lsr r3
    11d0:	01828a1c 	orreq	r8, r2, ip, lsl sl
    11d4:	91180200 	tstls	r8, r0, lsl #4
    11d8:	00001842 	andeq	r1, r0, r2, asr #16
    11dc:	4901011d 	stmdbmi	r1, {r0, r2, r3, r4, r8}
    11e0:	00130113 	andseq	r0, r3, r3, lsl r1
    11e4:	00211e00 	eoreq	r1, r1, r0, lsl #28
    11e8:	0b2f1349 	bleq	bc5f14 <STACK_SIZE+0x3c5f14>
    11ec:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    11f0:	11133100 	tstne	r3, r0, lsl #2
    11f4:	40061201 	andmi	r1, r6, r1, lsl #4
    11f8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    11fc:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    1200:	03193f00 	tsteq	r9, #0, 30
    1204:	3b0b3a0e 	blcc	2cfa44 <IRQ_STACK_SIZE+0x2c7a44>
    1208:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    120c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1210:	97184006 	ldrls	r4, [r8, -r6]
    1214:	00001942 	andeq	r1, r0, r2, asr #18
    1218:	03000521 	movweq	r0, #1313	; 0x521
    121c:	3b0b3a08 	blcc	2cfa44 <IRQ_STACK_SIZE+0x2c7a44>
    1220:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1224:	22000017 	andcs	r0, r0, #23
    1228:	01018289 	smlabbeq	r1, r9, r2, r8
    122c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1230:	00001301 	andeq	r1, r0, r1, lsl #6
    1234:	01828923 	orreq	r8, r2, r3, lsr #18
    1238:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    123c:	13311942 	teqne	r1, #1081344	; 0x108000
    1240:	00001301 	andeq	r1, r0, r1, lsl #6
    1244:	01828924 	orreq	r8, r2, r4, lsr #18
    1248:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    124c:	13311942 	teqne	r1, #1081344	; 0x108000
    1250:	34250000 	strtcc	r0, [r5], #-0
    1254:	3a0e0300 	bcc	381e5c <IRQ_STACK_SIZE+0x379e5c>
    1258:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    125c:	26000013 			; <UNDEFINED> instruction: 0x26000013
    1260:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1264:	0b3b0b3a 	bleq	ec3f54 <STACK_SIZE+0x6c3f54>
    1268:	00001349 	andeq	r1, r0, r9, asr #6
    126c:	31003427 	tstcc	r0, r7, lsr #8
    1270:	00170213 	andseq	r0, r7, r3, lsl r2
    1274:	00342800 	eorseq	r2, r4, r0, lsl #16
    1278:	00001331 	andeq	r1, r0, r1, lsr r3
    127c:	31001d29 	tstcc	r0, r9, lsr #26
    1280:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    1284:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1288:	2a00000b 	bcs	12bc <ABORT_STACK_SIZE+0xebc>
    128c:	13310005 	teqne	r1, #5
    1290:	1d2b0000 	stcne	0, cr0, [fp, #-0]
    1294:	11133101 	tstne	r3, r1, lsl #2
    1298:	58061201 	stmdapl	r6, {r0, r9, ip}
    129c:	010b590b 	tsteq	fp, fp, lsl #18
    12a0:	2c000013 	stccs	0, cr0, [r0], {19}
    12a4:	13310005 	teqne	r1, #5
    12a8:	00000b1c 	andeq	r0, r0, ip, lsl fp
    12ac:	3f012e2d 	svccc	0x00012e2d
    12b0:	3a0e0319 	bcc	381f1c <IRQ_STACK_SIZE+0x379f1c>
    12b4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    12b8:	11134919 	tstne	r3, r9, lsl r9
    12bc:	40061201 	andmi	r1, r6, r1, lsl #4
    12c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    12c4:	00001301 	andeq	r1, r0, r1, lsl #6
    12c8:	0300342e 	movweq	r3, #1070	; 0x42e
    12cc:	3b0b3a08 	blcc	2cfaf4 <IRQ_STACK_SIZE+0x2c7af4>
    12d0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    12d4:	2f000017 	svccs	0x00000017
    12d8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    12dc:	34300000 	ldrtcc	r0, [r0], #-0
    12e0:	3a0e0300 	bcc	381ee8 <IRQ_STACK_SIZE+0x379ee8>
    12e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12e8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    12ec:	31000019 	tstcc	r0, r9, lsl r0
    12f0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    12f4:	0b3a0e03 	bleq	e84b08 <STACK_SIZE+0x684b08>
    12f8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    12fc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1300:	00001301 	andeq	r1, r0, r1, lsl #6
    1304:	49000532 	stmdbmi	r0, {r1, r4, r5, r8, sl}
    1308:	33000013 	movwcc	r0, #19
    130c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1310:	0b3a0e03 	bleq	e84b24 <STACK_SIZE+0x684b24>
    1314:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1318:	1301193c 	movwne	r1, #6460	; 0x193c
    131c:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
    1320:	03193f01 	tsteq	r9, #1, 30
    1324:	3b0b3a0e 	blcc	2cfb64 <IRQ_STACK_SIZE+0x2c7b64>
    1328:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    132c:	00193c13 	andseq	r3, r9, r3, lsl ip
    1330:	11010000 	mrsne	r0, (UNDEF: 1)
    1334:	11061000 	mrsne	r1, (UNDEF: 6)
    1338:	03011201 	movweq	r1, #4609	; 0x1201
    133c:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    1340:	00051308 	andeq	r1, r5, r8, lsl #6
    1344:	11010000 	mrsne	r0, (UNDEF: 1)
    1348:	11061000 	mrsne	r1, (UNDEF: 6)
    134c:	03011201 	movweq	r1, #4609	; 0x1201
    1350:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    1354:	00051308 	andeq	r1, r5, r8, lsl #6
    1358:	11010000 	mrsne	r0, (UNDEF: 1)
    135c:	11061000 	mrsne	r1, (UNDEF: 6)
    1360:	03011201 	movweq	r1, #4609	; 0x1201
    1364:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    1368:	00051308 	andeq	r1, r5, r8, lsl #6
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000328 	andeq	r0, r0, r8, lsr #6
       4:	0000032b 	andeq	r0, r0, fp, lsr #6
       8:	2b500001 	blcs	1400014 <STACK_SIZE+0xc00014>
       c:	2c000003 	stccs	0, cr0, [r0], {3}
      10:	04000003 	streq	r0, [r0], #-3
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
      20:	00032800 	andeq	r2, r3, r0, lsl #16
      24:	00032b00 	andeq	r2, r3, r0, lsl #22
      28:	51000100 	mrspl	r0, (UNDEF: 16)
      2c:	0000032b 	andeq	r0, r0, fp, lsr #6
      30:	0000032c 	andeq	r0, r0, ip, lsr #6
      34:	01f30004 	mvnseq	r0, r4
      38:	00009f51 	andeq	r9, r0, r1, asr pc
      3c:	00000000 	andeq	r0, r0, r0
      40:	03280000 	teqeq	r8, #0
      44:	032b0000 	teqeq	fp, #0
      48:	00010000 	andeq	r0, r1, r0
      4c:	00032b52 	andeq	r2, r3, r2, asr fp
      50:	00032c00 	andeq	r2, r3, r0, lsl #24
      54:	f3000400 	vshl.u8	d0, d0, d0
      58:	009f5201 	addseq	r5, pc, r1, lsl #4
      5c:	00000000 	andeq	r0, r0, r0
      60:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
      64:	a8000003 	stmdage	r0, {r0, r1}
      68:	01000003 	tsteq	r0, r3
      6c:	03a85000 			; <UNDEFINED> instruction: 0x03a85000
      70:	03d00000 	bicseq	r0, r0, #0
      74:	00010000 	andeq	r0, r1, r0
      78:	0003d054 	andeq	sp, r3, r4, asr r0
      7c:	0003d300 	andeq	sp, r3, r0, lsl #6
      80:	50000100 	andpl	r0, r0, r0, lsl #2
      84:	000003d3 	ldrdeq	r0, [r0], -r3
      88:	000003d4 	ldrdeq	r0, [r0], -r4
      8c:	01f30004 	mvnseq	r0, r4
      90:	00009f50 	andeq	r9, r0, r0, asr pc
      94:	00000000 	andeq	r0, r0, r0
      98:	03980000 	orrseq	r0, r8, #0
      9c:	03bb0000 			; <UNDEFINED> instruction: 0x03bb0000
      a0:	00010000 	andeq	r0, r1, r0
      a4:	0003bb51 	andeq	fp, r3, r1, asr fp
      a8:	0003d000 	andeq	sp, r3, r0
      ac:	56000100 	strpl	r0, [r0], -r0, lsl #2
      b0:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      b4:	000003d3 	ldrdeq	r0, [r0], -r3
      b8:	d3510001 	cmple	r1, #1
      bc:	d4000003 	strle	r0, [r0], #-3
      c0:	04000003 	streq	r0, [r0], #-3
      c4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
      c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      cc:	00000000 	andeq	r0, r0, r0
      d0:	00039800 	andeq	r9, r3, r0, lsl #16
      d4:	0003bb00 	andeq	fp, r3, r0, lsl #22
      d8:	52000100 	andpl	r0, r0, #0, 2
      dc:	000003bb 			; <UNDEFINED> instruction: 0x000003bb
      e0:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      e4:	d0550001 	subsle	r0, r5, r1
      e8:	d3000003 	movwle	r0, #3
      ec:	01000003 	tsteq	r0, r3
      f0:	03d35200 	bicseq	r5, r3, #0, 4
      f4:	03d40000 	bicseq	r0, r4, #0
      f8:	00040000 	andeq	r0, r4, r0
      fc:	9f5201f3 	svcls	0x005201f3
	...
     108:	000003d4 	ldrdeq	r0, [r0], -r4
     10c:	000003e4 	andeq	r0, r0, r4, ror #7
     110:	e4500001 	ldrb	r0, [r0], #-1
     114:	fc000003 	stc2	0, cr0, [r0], {3}
     118:	01000003 	tsteq	r0, r3
     11c:	03fc5400 	mvnseq	r5, #0, 8
     120:	03ff0000 	mvnseq	r0, #0
     124:	00010000 	andeq	r0, r1, r0
     128:	0003ff50 	andeq	pc, r3, r0, asr pc	; <UNPREDICTABLE>
     12c:	00040000 	andeq	r0, r4, r0
     130:	f3000400 	vshl.u8	d0, d0, d0
     134:	009f5001 	addseq	r5, pc, r1
     138:	00000000 	andeq	r0, r0, r0
     13c:	24000000 	strcs	r0, [r0], #-0
     140:	34000004 	strcc	r0, [r0], #-4
     144:	01000004 	tsteq	r0, r4
     148:	04345000 	ldrteq	r5, [r4], #-0
     14c:	04540000 	ldrbeq	r0, [r4], #-0
     150:	00010000 	andeq	r0, r1, r0
     154:	00045454 	andeq	r5, r4, r4, asr r4
     158:	00045700 	andeq	r5, r4, r0, lsl #14
     15c:	50000100 	andpl	r0, r0, r0, lsl #2
     160:	00000457 	andeq	r0, r0, r7, asr r4
     164:	00000458 	andeq	r0, r0, r8, asr r4
     168:	01f30004 	mvnseq	r0, r4
     16c:	00009f50 	andeq	r9, r0, r0, asr pc
     170:	00000000 	andeq	r0, r0, r0
     174:	04240000 	strteq	r0, [r4], #-0
     178:	04430000 	strbeq	r0, [r3], #-0
     17c:	00010000 	andeq	r0, r1, r0
     180:	00044351 	andeq	r4, r4, r1, asr r3
     184:	00045400 	andeq	r5, r4, r0, lsl #8
     188:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     18c:	00000454 	andeq	r0, r0, r4, asr r4
     190:	00000457 	andeq	r0, r0, r7, asr r4
     194:	57510001 	ldrbpl	r0, [r1, -r1]
     198:	58000004 	stmdapl	r0, {r2}
     19c:	04000004 	streq	r0, [r0], #-4
     1a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     1a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1a8:	00000000 	andeq	r0, r0, r0
     1ac:	00045800 	andeq	r5, r4, r0, lsl #16
     1b0:	00046800 	andeq	r6, r4, r0, lsl #16
     1b4:	50000100 	andpl	r0, r0, r0, lsl #2
     1b8:	00000468 	andeq	r0, r0, r8, ror #8
     1bc:	00000488 	andeq	r0, r0, r8, lsl #9
     1c0:	88540001 	ldmdahi	r4, {r0}^
     1c4:	8b000004 	blhi	1dc <NOINT+0x11c>
     1c8:	01000004 	tsteq	r0, r4
     1cc:	048b5000 	streq	r5, [fp], #0
     1d0:	048c0000 	streq	r0, [ip], #0
     1d4:	00040000 	andeq	r0, r4, r0
     1d8:	9f5001f3 	svcls	0x005001f3
	...
     1e4:	00000458 	andeq	r0, r0, r8, asr r4
     1e8:	00000477 	andeq	r0, r0, r7, ror r4
     1ec:	77510001 	ldrbvc	r0, [r1, -r1]
     1f0:	88000004 	stmdahi	r0, {r2}
     1f4:	01000004 	tsteq	r0, r4
     1f8:	04885500 	streq	r5, [r8], #1280	; 0x500
     1fc:	048b0000 	streq	r0, [fp], #0
     200:	00010000 	andeq	r0, r1, r0
     204:	00048b51 	andeq	r8, r4, r1, asr fp
     208:	00048c00 	andeq	r8, r4, r0, lsl #24
     20c:	f3000400 	vshl.u8	d0, d0, d0
     210:	009f5101 	addseq	r5, pc, r1, lsl #2
     214:	00000000 	andeq	r0, r0, r0
     218:	90000000 	andls	r0, r0, r0
     21c:	a4000004 	strge	r0, [r0], #-4
     220:	01000004 	tsteq	r0, r4
     224:	04a45000 	strteq	r5, [r4], #0
     228:	04c80000 	strbeq	r0, [r8], #0
     22c:	00010000 	andeq	r0, r1, r0
     230:	00000054 	andeq	r0, r0, r4, asr r0
     234:	00000000 	andeq	r0, r0, r0
     238:	00049000 	andeq	r9, r4, r0
     23c:	0004a800 	andeq	sl, r4, r0, lsl #16
     240:	51000100 	mrspl	r0, (UNDEF: 16)
     244:	000004a8 	andeq	r0, r0, r8, lsr #9
     248:	000004b3 			; <UNDEFINED> instruction: 0x000004b3
     24c:	b3520001 	cmplt	r2, #1
     250:	c8000004 	stmdagt	r0, {r2}
     254:	04000004 	streq	r0, [r0], #-4
     258:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     25c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     260:	00000000 	andeq	r0, r0, r0
     264:	0004c800 	andeq	ip, r4, r0, lsl #16
     268:	0004d800 	andeq	sp, r4, r0, lsl #16
     26c:	50000100 	andpl	r0, r0, r0, lsl #2
     270:	000004d8 	ldrdeq	r0, [r0], -r8
     274:	000004ef 	andeq	r0, r0, pc, ror #9
     278:	ef530001 	svc	0x00530001
     27c:	3c000004 	stccc	0, cr0, [r0], {4}
     280:	04000005 	streq	r0, [r0], #-5
     284:	5001f300 	andpl	pc, r1, r0, lsl #6
     288:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     28c:	00000000 	andeq	r0, r0, r0
     290:	0004c800 	andeq	ip, r4, r0, lsl #16
     294:	0004e800 	andeq	lr, r4, r0, lsl #16
     298:	51000100 	mrspl	r0, (UNDEF: 16)
     29c:	000004e8 	andeq	r0, r0, r8, ror #9
     2a0:	000004ef 	andeq	r0, r0, pc, ror #9
     2a4:	ef520001 	svc	0x00520001
     2a8:	3c000004 	stccc	0, cr0, [r0], {4}
     2ac:	04000005 	streq	r0, [r0], #-5
     2b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     2b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2b8:	00000000 	andeq	r0, r0, r0
     2bc:	00051c00 	andeq	r1, r5, r0, lsl #24
     2c0:	00052400 	andeq	r2, r5, r0, lsl #8
     2c4:	73000c00 	movwvc	r0, #3072	; 0xc00
     2c8:	31253a00 	teqcc	r5, r0, lsl #20
     2cc:	7124341a 	teqvc	r4, sl, lsl r4
     2d0:	249f2200 	ldrcs	r2, [pc], #512	; 2d8 <NOINT+0x218>
     2d4:	30000005 	andcc	r0, r0, r5
     2d8:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     2dc:	3f007300 	svccc	0x00007300
     2e0:	3a00731a 	bcc	1cf50 <IRQ_STACK_SIZE+0x14f50>
     2e4:	341a3125 	ldrcc	r3, [sl], #-293	; 0xfffffedb
     2e8:	009f2224 	addseq	r2, pc, r4, lsr #4
     2ec:	00000000 	andeq	r0, r0, r0
     2f0:	1c000000 	stcne	0, cr0, [r0], {-0}
     2f4:	30000005 	andcc	r0, r0, r5
     2f8:	07000005 	streq	r0, [r0, -r5]
     2fc:	34007300 	strcc	r7, [r0], #-768	; 0xfffffd00
     300:	9f1a3f25 	svcls	0x001a3f25
	...
     30c:	0000051c 	andeq	r0, r0, ip, lsl r5
     310:	00000530 	andeq	r0, r0, r0, lsr r5
     314:	00730007 	rsbseq	r0, r3, r7
     318:	1a31253a 	bne	c49808 <STACK_SIZE+0x449808>
     31c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     320:	00000000 	andeq	r0, r0, r0
     324:	00051c00 	andeq	r1, r5, r0, lsl #24
     328:	00053000 	andeq	r3, r5, r0
     32c:	73000700 	movwvc	r0, #1792	; 0x700
     330:	31253b00 	teqcc	r5, r0, lsl #22
     334:	00009f1a 	andeq	r9, r0, sl, lsl pc
     338:	00000000 	andeq	r0, r0, r0
     33c:	050c0000 	streq	r0, [ip, #-0]
     340:	05100000 	ldreq	r0, [r0, #-0]
     344:	00010000 	andeq	r0, r1, r0
     348:	00051050 	andeq	r1, r5, r0, asr r0
     34c:	00051c00 	andeq	r1, r5, r0, lsl #24
     350:	53000100 	movwpl	r0, #256	; 0x100
     354:	0000051c 	andeq	r0, r0, ip, lsl r5
     358:	00000530 	andeq	r0, r0, r0, lsr r5
     35c:	00730007 	rsbseq	r0, r3, r7
     360:	1a31253c 	bne	c49858 <STACK_SIZE+0x449858>
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     368:	00000000 	andeq	r0, r0, r0
     36c:	00053c00 	andeq	r3, r5, r0, lsl #24
     370:	00054800 	andeq	r4, r5, r0, lsl #16
     374:	50000100 	andpl	r0, r0, r0, lsl #2
     378:	00000548 	andeq	r0, r0, r8, asr #10
     37c:	0000055f 	andeq	r0, r0, pc, asr r5
     380:	5f530001 	svcpl	0x00530001
     384:	9c000005 	stcls	0, cr0, [r0], {5}
     388:	04000005 	streq	r0, [r0], #-5
     38c:	5001f300 	andpl	pc, r1, r0, lsl #6
     390:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     394:	00000000 	andeq	r0, r0, r0
     398:	00053c00 	andeq	r3, r5, r0, lsl #24
     39c:	00055400 	andeq	r5, r5, r0, lsl #8
     3a0:	51000100 	mrspl	r0, (UNDEF: 16)
     3a4:	00000554 	andeq	r0, r0, r4, asr r5
     3a8:	0000055f 	andeq	r0, r0, pc, asr r5
     3ac:	5f520001 	svcpl	0x00520001
     3b0:	9c000005 	stcls	0, cr0, [r0], {5}
     3b4:	04000005 	streq	r0, [r0], #-5
     3b8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     3bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3c0:	00000000 	andeq	r0, r0, r0
     3c4:	00058400 	andeq	r8, r5, r0, lsl #8
     3c8:	00059000 	andeq	r9, r5, r0
     3cc:	72000c00 	andvc	r0, r0, #0, 24
     3d0:	31253a00 	teqcc	r5, r0, lsl #20
     3d4:	7324341a 	teqvc	r4, #436207616	; 0x1a000000
     3d8:	009f2200 	addseq	r2, pc, r0, lsl #4
     3dc:	00000000 	andeq	r0, r0, r0
     3e0:	84000000 	strhi	r0, [r0], #-0
     3e4:	90000005 	andls	r0, r0, r5
     3e8:	07000005 	streq	r0, [r0, -r5]
     3ec:	3a007200 	bcc	1cbf4 <IRQ_STACK_SIZE+0x14bf4>
     3f0:	9f1a3125 	svcls	0x001a3125
	...
     3fc:	0000057c 	andeq	r0, r0, ip, ror r5
     400:	00000580 	andeq	r0, r0, r0, lsl #11
     404:	80500001 	subshi	r0, r0, r1
     408:	84000005 	strhi	r0, [r0], #-5
     40c:	01000005 	tsteq	r0, r5
     410:	05845200 	streq	r5, [r4, #512]	; 0x200
     414:	05900000 	ldreq	r0, [r0]
     418:	00070000 	andeq	r0, r7, r0
     41c:	253c0072 	ldrcs	r0, [ip, #-114]!	; 0xffffff8e
     420:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
     42c:	1c000000 	stcne	0, cr0, [r0], {-0}
     430:	02000000 	andeq	r0, r0, #0
     434:	1c9f3000 	ldcne	0, cr3, [pc], {0}
     438:	5c000000 	stcpl	0, cr0, [r0], {-0}
     43c:	01000000 	mrseq	r0, (UNDEF: 0)
     440:	005c5300 	subseq	r5, ip, r0, lsl #6
     444:	00cc0000 	sbceq	r0, ip, r0
     448:	00030000 	andeq	r0, r3, r0
     44c:	cc9f7873 	ldcgt	8, cr7, [pc], {115}	; 0x73
     450:	e0000000 	and	r0, r0, r0
     454:	01000000 	mrseq	r0, (UNDEF: 0)
     458:	00e05300 	rsceq	r5, r0, r0, lsl #6
     45c:	00ec0000 	rsceq	r0, ip, r0
     460:	00030000 	andeq	r0, r3, r0
     464:	ec9f7f73 	ldc	15, cr7, [pc], {115}	; 0x73
     468:	fc000000 	stc2	0, cr0, [r0], {-0}
     46c:	01000000 	mrseq	r0, (UNDEF: 0)
     470:	00005300 	andeq	r5, r0, r0, lsl #6
	...
     47c:	001c0000 	andseq	r0, ip, r0
     480:	00040000 	andeq	r0, r4, r0
     484:	9f244a41 	svcls	0x00244a41
     488:	0000001c 	andeq	r0, r0, ip, lsl r0
     48c:	000000bc 	strheq	r0, [r0], -ip
     490:	64720003 	ldrbtvs	r0, [r2], #-3
     494:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     498:	0000cc00 	andeq	ip, r0, r0, lsl #24
     49c:	71000300 	mrsvc	r0, LR_irq
     4a0:	00d89f64 	sbcseq	r9, r8, r4, ror #30
     4a4:	01000000 	mrseq	r0, (UNDEF: 0)
     4a8:	00010000 	andeq	r0, r1, r0
     4ac:	00000051 	andeq	r0, r0, r1, asr r0
     4b0:	00000000 	andeq	r0, r0, r0
     4b4:	00010000 	andeq	r0, r1, r0
     4b8:	00010800 	andeq	r0, r1, r0, lsl #16
     4bc:	53000100 	movwpl	r0, #256	; 0x100
     4c0:	00000108 	andeq	r0, r0, r8, lsl #2
     4c4:	00000190 	muleq	r0, r0, r1
     4c8:	78730003 	ldmdavc	r3!, {r0, r1}^
     4cc:	0001b49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     4d0:	0001c800 	andeq	ip, r1, r0, lsl #16
     4d4:	53000100 	movwpl	r0, #256	; 0x100
     4d8:	000001c8 	andeq	r0, r0, r8, asr #3
     4dc:	000001dc 	ldrdeq	r0, [r0], -ip
     4e0:	7f730003 	svcvc	0x00730003
     4e4:	0001dc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
     4e8:	0001e800 	andeq	lr, r1, r0, lsl #16
     4ec:	53000100 	movwpl	r0, #256	; 0x100
	...
     4f8:	00000100 	andeq	r0, r0, r0, lsl #2
     4fc:	00000190 	muleq	r0, r0, r1
     500:	64720003 	ldrbtvs	r0, [r2], #-3
     504:	0001909f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     508:	00019800 	andeq	r9, r1, r0, lsl #16
     50c:	72000300 	andvc	r0, r0, #0, 6
     510:	01989f68 	orrseq	r9, r8, r8, ror #30
     514:	01a00000 	moveq	r0, r0
     518:	00030000 	andeq	r0, r3, r0
     51c:	a09f6c72 	addsge	r6, pc, r2, ror ip	; <UNPREDICTABLE>
     520:	a4000001 	strge	r0, [r0], #-1
     524:	03000001 	movweq	r0, #1
     528:	9f707200 	svcls	0x00707200
     52c:	000001a4 	andeq	r0, r0, r4, lsr #3
     530:	000001a8 	andeq	r0, r0, r8, lsr #3
     534:	70710003 	rsbsvc	r0, r1, r3
     538:	0001c09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     53c:	0001ec00 	andeq	lr, r1, r0, lsl #24
     540:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     54c:	000001ec 	andeq	r0, r0, ip, ror #3
     550:	00000228 	andeq	r0, r0, r8, lsr #4
     554:	28530001 	ldmdacs	r3, {r0}^
     558:	b4000002 	strlt	r0, [r0], #-2
     55c:	03000002 	movweq	r0, #2
     560:	9f787300 	svcls	0x00787300
     564:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     568:	000002cc 	andeq	r0, r0, ip, asr #5
     56c:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
     570:	e0000002 	and	r0, r0, r2
     574:	03000002 	movweq	r0, #2
     578:	9f7f7300 	svcls	0x007f7300
     57c:	000002e0 	andeq	r0, r0, r0, ror #5
     580:	000002f8 	strdeq	r0, [r0], -r8
     584:	00530001 	subseq	r0, r3, r1
     588:	00000000 	andeq	r0, r0, r0
     58c:	ec000000 	stc	0, cr0, [r0], {-0}
     590:	a8000001 	stmdage	r0, {r0}
     594:	03000002 	movweq	r0, #2
     598:	9f647200 	svcls	0x00647200
     59c:	000002a8 	andeq	r0, r0, r8, lsr #5
     5a0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     5a4:	64710003 	ldrbtvs	r0, [r1], #-3
     5a8:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
     5ac:	0002f800 	andeq	pc, r2, r0, lsl #16
     5b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     5bc:	000002f8 	strdeq	r0, [r0], -r8
     5c0:	00000300 	andeq	r0, r0, r0, lsl #6
     5c4:	00510001 	subseq	r0, r1, r1
     5c8:	10000003 	andne	r0, r0, r3
     5cc:	03000003 	movweq	r0, #3
     5d0:	9f7f7100 	svcls	0x007f7100
     5d4:	00000310 	andeq	r0, r0, r0, lsl r3
     5d8:	00000320 	andeq	r0, r0, r0, lsr #6
     5dc:	00510001 	subseq	r0, r1, r1
     5e0:	00000000 	andeq	r0, r0, r0
     5e4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     5e8:	2c000002 	stccs	0, cr0, [r0], {2}
     5ec:	01000003 	tsteq	r0, r3
     5f0:	00005200 	andeq	r5, r0, r0, lsl #4
     5f4:	00000000 	andeq	r0, r0, r0
     5f8:	03180000 	tsteq	r8, #0
     5fc:	03300000 	teqeq	r0, #0
     600:	00020000 	andeq	r0, r2, r0
     604:	03309f30 	teqeq	r0, #48, 30	; 0xc0
     608:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     60c:	00020000 	andeq	r0, r2, r0
     610:	00009f31 	andeq	r9, r0, r1, lsr pc
     614:	00000000 	andeq	r0, r0, r0
     618:	03300000 	teqeq	r0, #0
     61c:	03380000 	teqeq	r8, #0
     620:	00020000 	andeq	r0, r2, r0
     624:	03389f30 	teqeq	r8, #48, 30	; 0xc0
     628:	03400000 	movteq	r0, #0
     62c:	00010000 	andeq	r0, r1, r0
     630:	00034053 	andeq	r4, r3, r3, asr r0
     634:	0003cc00 	andeq	ip, r3, r0, lsl #24
     638:	73000300 	movwvc	r0, #768	; 0x300
     63c:	03f09f78 	mvnseq	r9, #120, 30	; 0x1e0
     640:	04040000 	streq	r0, [r4], #-0
     644:	00010000 	andeq	r0, r1, r0
     648:	00040453 	andeq	r0, r4, r3, asr r4
     64c:	00041800 	andeq	r1, r4, r0, lsl #16
     650:	73000300 	movwvc	r0, #768	; 0x300
     654:	04189f7f 	ldreq	r9, [r8], #-3967	; 0xfffff081
     658:	04240000 	strteq	r0, [r4], #-0
     65c:	00010000 	andeq	r0, r1, r0
     660:	00000053 	andeq	r0, r0, r3, asr r0
     664:	00000000 	andeq	r0, r0, r0
     668:	00033000 	andeq	r3, r3, r0
     66c:	00033800 	andeq	r3, r3, r0, lsl #16
     670:	0c000600 	stceq	6, cr0, [r0], {-0}
     674:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
     678:	0003389f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     67c:	0003cc00 	andeq	ip, r3, r0, lsl #24
     680:	72000300 	andvc	r0, r0, #0, 6
     684:	03cc9f64 	biceq	r9, ip, #100, 30	; 0x190
     688:	03d40000 	bicseq	r0, r4, #0
     68c:	00030000 	andeq	r0, r3, r0
     690:	d49f6872 	ldrle	r6, [pc], #2162	; 698 <ABORT_STACK_SIZE+0x298>
     694:	d8000003 	stmdale	r0, {r0, r1}
     698:	03000003 	movweq	r0, #3
     69c:	9f6c7200 	svcls	0x006c7200
     6a0:	000003d8 	ldrdeq	r0, [r0], -r8
     6a4:	000003e0 	andeq	r0, r0, r0, ror #7
     6a8:	70720003 	rsbsvc	r0, r2, r3
     6ac:	0003e09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     6b0:	0003e400 	andeq	lr, r3, r0, lsl #8
     6b4:	72000300 	andvc	r0, r0, #0, 6
     6b8:	03e49f74 	mvneq	r9, #116, 30	; 0x1d0
     6bc:	03e80000 	mvneq	r0, #0
     6c0:	00030000 	andeq	r0, r3, r0
     6c4:	fc9f7471 	ldc2	4, cr7, [pc], {113}	; 0x71
     6c8:	60000003 	andvs	r0, r0, r3
     6cc:	01000004 	tsteq	r0, r4
     6d0:	00005100 	andeq	r5, r0, r0, lsl #2
     6d4:	00000000 	andeq	r0, r0, r0
     6d8:	06180000 	ldreq	r0, [r8], -r0
     6dc:	061c0000 	ldreq	r0, [ip], -r0
     6e0:	00020000 	andeq	r0, r2, r0
     6e4:	061c9f30 	sasxeq	r9, ip, r0
     6e8:	06200000 	strteq	r0, [r0], -r0
     6ec:	00020000 	andeq	r0, r2, r0
     6f0:	06209f31 	qasxeq	r9, r0, r1
     6f4:	06240000 	strteq	r0, [r4], -r0
     6f8:	00020000 	andeq	r0, r2, r0
     6fc:	06249f32 	qasxeq	r9, r4, r2
     700:	06280000 	strteq	r0, [r8], -r0
     704:	00020000 	andeq	r0, r2, r0
     708:	06289f33 	qasxeq	r9, r8, r3
     70c:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     710:	00020000 	andeq	r0, r2, r0
     714:	00009f34 	andeq	r9, r0, r4, lsr pc
     718:	00000000 	andeq	r0, r0, r0
     71c:	06180000 	ldreq	r0, [r8], -r0
     720:	061c0000 	ldreq	r0, [ip], -r0
     724:	00060000 	andeq	r0, r6, r0
     728:	0013540c 	andseq	r5, r3, ip, lsl #8
     72c:	061c9f44 	ldreq	r9, [ip], -r4, asr #30
     730:	06200000 	strteq	r0, [r0], -r0
     734:	00060000 	andeq	r0, r6, r0
     738:	0013580c 	andseq	r5, r3, ip, lsl #16
     73c:	06209f44 	strteq	r9, [r0], -r4, asr #30
     740:	06240000 	strteq	r0, [r4], -r0
     744:	00060000 	andeq	r0, r6, r0
     748:	00135c0c 	andseq	r5, r3, ip, lsl #24
     74c:	06249f44 	strteq	r9, [r4], -r4, asr #30
     750:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     754:	00060000 	andeq	r0, r6, r0
     758:	0013600c 	andseq	r6, r3, ip
     75c:	00009f44 	andeq	r9, r0, r4, asr #30
     760:	00000000 	andeq	r0, r0, r0
     764:	04200000 	strteq	r0, [r0], #-0
     768:	046c0000 	strbteq	r0, [ip], #-0
     76c:	00020000 	andeq	r0, r2, r0
     770:	046c9f30 	strbteq	r9, [ip], #-3888	; 0xfffff0d0
     774:	04a40000 	strteq	r0, [r4], #0
     778:	00020000 	andeq	r0, r2, r0
     77c:	04a49f31 	strteq	r9, [r4], #3889	; 0xf31
     780:	04e80000 	strbteq	r0, [r8], #0
     784:	00020000 	andeq	r0, r2, r0
     788:	04e89f32 	strbteq	r9, [r8], #3890	; 0xf32
     78c:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     790:	00020000 	andeq	r0, r2, r0
     794:	00009f34 	andeq	r9, r0, r4, lsr pc
     798:	00000000 	andeq	r0, r0, r0
     79c:	04200000 	strteq	r0, [r0], #-0
     7a0:	046c0000 	strbteq	r0, [ip], #-0
     7a4:	00060000 	andeq	r0, r6, r0
     7a8:	0012c40c 	andseq	ip, r2, ip, lsl #8
     7ac:	046c9f44 	strbteq	r9, [ip], #-3908	; 0xfffff0bc
     7b0:	04a40000 	strteq	r0, [r4], #0
     7b4:	00060000 	andeq	r0, r6, r0
     7b8:	0012c80c 	andseq	ip, r2, ip, lsl #16
     7bc:	04a49f44 	strteq	r9, [r4], #3908	; 0xf44
     7c0:	04e80000 	strbteq	r0, [r8], #0
     7c4:	00060000 	andeq	r0, r6, r0
     7c8:	0012cc0c 	andseq	ip, r2, ip, lsl #24
     7cc:	04e89f44 	strbteq	r9, [r8], #3908	; 0xf44
     7d0:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     7d4:	00060000 	andeq	r0, r6, r0
     7d8:	0012d00c 	andseq	sp, r2, ip
     7dc:	00009f44 	andeq	r9, r0, r4, asr #30
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	04e80000 	strbteq	r0, [r8], #0
     7e8:	04ec0000 	strbteq	r0, [ip], #0
     7ec:	00020000 	andeq	r0, r2, r0
     7f0:	04ec9f30 	strbteq	r9, [ip], #3888	; 0xf30
     7f4:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     7f8:	00020000 	andeq	r0, r2, r0
     7fc:	00009f34 	andeq	r9, r0, r4, lsr pc
     800:	00000000 	andeq	r0, r0, r0
     804:	04e80000 	strbteq	r0, [r8], #0
     808:	04ec0000 	strbteq	r0, [ip], #0
     80c:	00060000 	andeq	r0, r6, r0
     810:	0012d40c 	andseq	sp, r2, ip, lsl #8
     814:	04ec9f44 	strbteq	r9, [ip], #3908	; 0xf44
     818:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     81c:	00060000 	andeq	r0, r6, r0
     820:	0012e00c 	andseq	lr, r2, ip
     824:	00009f44 	andeq	r9, r0, r4, asr #30
     828:	00000000 	andeq	r0, r0, r0
     82c:	04ec0000 	strbteq	r0, [ip], #0
     830:	04f40000 	ldrbteq	r0, [r4], #0
     834:	00020000 	andeq	r0, r2, r0
     838:	04f49f30 	ldrbteq	r9, [r4], #3888	; 0xf30
     83c:	04fc0000 	ldrbteq	r0, [ip], #0
     840:	00020000 	andeq	r0, r2, r0
     844:	04fc9f32 	ldrbteq	r9, [ip], #3890	; 0xf32
     848:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     84c:	00020000 	andeq	r0, r2, r0
     850:	00009f34 	andeq	r9, r0, r4, lsr pc
     854:	00000000 	andeq	r0, r0, r0
     858:	04ec0000 	strbteq	r0, [ip], #0
     85c:	04f40000 	ldrbteq	r0, [r4], #0
     860:	00060000 	andeq	r0, r6, r0
     864:	0012e40c 	andseq	lr, r2, ip, lsl #8
     868:	04f49f44 	ldrbteq	r9, [r4], #3908	; 0xf44
     86c:	04fc0000 	ldrbteq	r0, [ip], #0
     870:	00060000 	andeq	r0, r6, r0
     874:	0012ec0c 	andseq	lr, r2, ip, lsl #24
     878:	04fc9f44 	ldrbteq	r9, [ip], #3908	; 0xf44
     87c:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     880:	00060000 	andeq	r0, r6, r0
     884:	0012f00c 	andseq	pc, r2, ip
     888:	00009f44 	andeq	r9, r0, r4, asr #30
     88c:	00000000 	andeq	r0, r0, r0
     890:	04fc0000 	ldrbteq	r0, [ip], #0
     894:	05440000 	strbeq	r0, [r4, #-0]
     898:	00020000 	andeq	r0, r2, r0
     89c:	05449f31 	strbeq	r9, [r4, #-3889]	; 0xfffff0cf
     8a0:	054c0000 	strbeq	r0, [ip, #-0]
     8a4:	00020000 	andeq	r0, r2, r0
     8a8:	054c9f32 	strbeq	r9, [ip, #-3890]	; 0xfffff0ce
     8ac:	05540000 	ldrbeq	r0, [r4, #-0]
     8b0:	00020000 	andeq	r0, r2, r0
     8b4:	05549f33 	ldrbeq	r9, [r4, #-3891]	; 0xfffff0cd
     8b8:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     8bc:	00020000 	andeq	r0, r2, r0
     8c0:	00009f34 	andeq	r9, r0, r4, lsr pc
     8c4:	00000000 	andeq	r0, r0, r0
     8c8:	04fc0000 	ldrbteq	r0, [ip], #0
     8cc:	05440000 	strbeq	r0, [r4, #-0]
     8d0:	00060000 	andeq	r0, r6, r0
     8d4:	0012f80c 	andseq	pc, r2, ip, lsl #16
     8d8:	05449f44 	strbeq	r9, [r4, #-3908]	; 0xfffff0bc
     8dc:	054c0000 	strbeq	r0, [ip, #-0]
     8e0:	00060000 	andeq	r0, r6, r0
     8e4:	0012fc0c 	andseq	pc, r2, ip, lsl #24
     8e8:	054c9f44 	strbeq	r9, [ip, #-3908]	; 0xfffff0bc
     8ec:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     8f0:	00060000 	andeq	r0, r6, r0
     8f4:	0013000c 	andseq	r0, r3, ip
     8f8:	00009f44 	andeq	r9, r0, r4, asr #30
     8fc:	00000000 	andeq	r0, r0, r0
     900:	05540000 	ldrbeq	r0, [r4, #-0]
     904:	055c0000 	ldrbeq	r0, [ip, #-0]
     908:	00020000 	andeq	r0, r2, r0
     90c:	055c9f30 	ldrbeq	r9, [ip, #-3888]	; 0xfffff0d0
     910:	05640000 	strbeq	r0, [r4, #-0]!
     914:	00020000 	andeq	r0, r2, r0
     918:	05649f31 	strbeq	r9, [r4, #-3889]!	; 0xfffff0cf
     91c:	05740000 	ldrbeq	r0, [r4, #-0]!
     920:	00020000 	andeq	r0, r2, r0
     924:	05749f33 	ldrbeq	r9, [r4, #-3891]!	; 0xfffff0cd
     928:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     92c:	00020000 	andeq	r0, r2, r0
     930:	00009f34 	andeq	r9, r0, r4, lsr pc
     934:	00000000 	andeq	r0, r0, r0
     938:	05540000 	ldrbeq	r0, [r4, #-0]
     93c:	055c0000 	ldrbeq	r0, [ip, #-0]
     940:	00060000 	andeq	r0, r6, r0
     944:	0013040c 	andseq	r0, r3, ip, lsl #8
     948:	055c9f44 	ldrbeq	r9, [ip, #-3908]	; 0xfffff0bc
     94c:	05640000 	strbeq	r0, [r4, #-0]!
     950:	00060000 	andeq	r0, r6, r0
     954:	0013080c 	andseq	r0, r3, ip, lsl #16
     958:	05649f44 	strbeq	r9, [r4, #-3908]!	; 0xfffff0bc
     95c:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     960:	00060000 	andeq	r0, r6, r0
     964:	0013100c 	andseq	r1, r3, ip
     968:	00009f44 	andeq	r9, r0, r4, asr #30
     96c:	00000000 	andeq	r0, r0, r0
     970:	05740000 	ldrbeq	r0, [r4, #-0]!
     974:	057c0000 	ldrbeq	r0, [ip, #-0]!
     978:	00020000 	andeq	r0, r2, r0
     97c:	057c9f30 	ldrbeq	r9, [ip, #-3888]!	; 0xfffff0d0
     980:	05840000 	streq	r0, [r4]
     984:	00020000 	andeq	r0, r2, r0
     988:	05849f31 	streq	r9, [r4, #3889]	; 0xf31
     98c:	058c0000 	streq	r0, [ip]
     990:	00020000 	andeq	r0, r2, r0
     994:	058c9f32 	streq	r9, [ip, #3890]	; 0xf32
     998:	05c40000 	strbeq	r0, [r4]
     99c:	00020000 	andeq	r0, r2, r0
     9a0:	05c49f33 	strbeq	r9, [r4, #3891]	; 0xf33
     9a4:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     9a8:	00020000 	andeq	r0, r2, r0
     9ac:	00009f34 	andeq	r9, r0, r4, lsr pc
     9b0:	00000000 	andeq	r0, r0, r0
     9b4:	05740000 	ldrbeq	r0, [r4, #-0]!
     9b8:	057c0000 	ldrbeq	r0, [ip, #-0]!
     9bc:	00060000 	andeq	r0, r6, r0
     9c0:	0013140c 	andseq	r1, r3, ip, lsl #8
     9c4:	057c9f44 	ldrbeq	r9, [ip, #-3908]!	; 0xfffff0bc
     9c8:	05840000 	streq	r0, [r4]
     9cc:	00060000 	andeq	r0, r6, r0
     9d0:	0013180c 	andseq	r1, r3, ip, lsl #16
     9d4:	05849f44 	streq	r9, [r4, #3908]	; 0xf44
     9d8:	058c0000 	streq	r0, [ip]
     9dc:	00060000 	andeq	r0, r6, r0
     9e0:	00131c0c 	andseq	r1, r3, ip, lsl #24
     9e4:	058c9f44 	streq	r9, [ip, #3908]	; 0xf44
     9e8:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     9ec:	00060000 	andeq	r0, r6, r0
     9f0:	0013200c 	andseq	r2, r3, ip
     9f4:	00009f44 	andeq	r9, r0, r4, asr #30
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	05c40000 	strbeq	r0, [r4]
     a00:	05fc0000 	ldrbeq	r0, [ip, #0]!
     a04:	00020000 	andeq	r0, r2, r0
     a08:	05fc9f31 	ldrbeq	r9, [ip, #3889]!	; 0xf31
     a0c:	06040000 	streq	r0, [r4], -r0
     a10:	00020000 	andeq	r0, r2, r0
     a14:	06049f32 			; <UNDEFINED> instruction: 0x06049f32
     a18:	06080000 	streq	r0, [r8], -r0
     a1c:	00020000 	andeq	r0, r2, r0
     a20:	06089f33 			; <UNDEFINED> instruction: 0x06089f33
     a24:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     a28:	00020000 	andeq	r0, r2, r0
     a2c:	00009f34 	andeq	r9, r0, r4, lsr pc
     a30:	00000000 	andeq	r0, r0, r0
     a34:	05c40000 	strbeq	r0, [r4]
     a38:	05fc0000 	ldrbeq	r0, [ip, #0]!
     a3c:	00060000 	andeq	r0, r6, r0
     a40:	0013380c 	andseq	r3, r3, ip, lsl #16
     a44:	05fc9f44 	ldrbeq	r9, [ip, #3908]!	; 0xf44
     a48:	06040000 	streq	r0, [r4], -r0
     a4c:	00060000 	andeq	r0, r6, r0
     a50:	00133c0c 	andseq	r3, r3, ip, lsl #24
     a54:	06049f44 	streq	r9, [r4], -r4, asr #30
     a58:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     a5c:	00060000 	andeq	r0, r6, r0
     a60:	0013400c 	andseq	r4, r3, ip
     a64:	00009f44 	andeq	r9, r0, r4, asr #30
     a68:	00000000 	andeq	r0, r0, r0
     a6c:	06080000 	streq	r0, [r8], -r0
     a70:	060c0000 	streq	r0, [ip], -r0
     a74:	00020000 	andeq	r0, r2, r0
     a78:	060c9f30 			; <UNDEFINED> instruction: 0x060c9f30
     a7c:	06100000 	ldreq	r0, [r0], -r0
     a80:	00020000 	andeq	r0, r2, r0
     a84:	06109f31 	sasxeq	r9, r0, r1
     a88:	06140000 	ldreq	r0, [r4], -r0
     a8c:	00020000 	andeq	r0, r2, r0
     a90:	06149f32 	sasxeq	r9, r4, r2
     a94:	06180000 	ldreq	r0, [r8], -r0
     a98:	00020000 	andeq	r0, r2, r0
     a9c:	06189f33 	sasxeq	r9, r8, r3
     aa0:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     aa4:	00020000 	andeq	r0, r2, r0
     aa8:	00009f34 	andeq	r9, r0, r4, lsr pc
     aac:	00000000 	andeq	r0, r0, r0
     ab0:	06080000 	streq	r0, [r8], -r0
     ab4:	060c0000 	streq	r0, [ip], -r0
     ab8:	00060000 	andeq	r0, r6, r0
     abc:	0013440c 	andseq	r4, r3, ip, lsl #8
     ac0:	060c9f44 	streq	r9, [ip], -r4, asr #30
     ac4:	06100000 	ldreq	r0, [r0], -r0
     ac8:	00060000 	andeq	r0, r6, r0
     acc:	0013480c 	andseq	r4, r3, ip, lsl #16
     ad0:	06109f44 	ldreq	r9, [r0], -r4, asr #30
     ad4:	06140000 	ldreq	r0, [r4], -r0
     ad8:	00060000 	andeq	r0, r6, r0
     adc:	00134c0c 	andseq	r4, r3, ip, lsl #24
     ae0:	06149f44 	ldreq	r9, [r4], -r4, asr #30
     ae4:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     ae8:	00060000 	andeq	r0, r6, r0
     aec:	0013500c 	andseq	r5, r3, ip
     af0:	00009f44 	andeq	r9, r0, r4, asr #30
     af4:	00000000 	andeq	r0, r0, r0
     af8:	06280000 	strteq	r0, [r8], -r0
     afc:	062c0000 	strteq	r0, [ip], -r0
     b00:	00020000 	andeq	r0, r2, r0
     b04:	062c9f30 	qasxeq	r9, ip, r0
     b08:	06340000 	ldrteq	r0, [r4], -r0
     b0c:	00010000 	andeq	r0, r1, r0
     b10:	00063456 	andeq	r3, r6, r6, asr r4
     b14:	0006c000 	andeq	ip, r6, r0
     b18:	76000300 	strvc	r0, [r0], -r0, lsl #6
     b1c:	06e49f78 			; <UNDEFINED> instruction: 0x06e49f78
     b20:	06f80000 	ldrbteq	r0, [r8], r0
     b24:	00010000 	andeq	r0, r1, r0
     b28:	0006f856 	andeq	pc, r6, r6, asr r8	; <UNPREDICTABLE>
     b2c:	00070c00 	andeq	r0, r7, r0, lsl #24
     b30:	76000300 	strvc	r0, [r0], -r0, lsl #6
     b34:	070c9f7f 	smlsdxeq	ip, pc, pc, r9	; <UNPREDICTABLE>
     b38:	07240000 	streq	r0, [r4, -r0]!
     b3c:	00010000 	andeq	r0, r1, r0
     b40:	00000056 	andeq	r0, r0, r6, asr r0
     b44:	00000000 	andeq	r0, r0, r0
     b48:	00062800 	andeq	r2, r6, r0, lsl #16
     b4c:	00062c00 	andeq	r2, r6, r0, lsl #24
     b50:	0c000600 	stceq	6, cr0, [r0], {-0}
     b54:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
     b58:	00062c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     b5c:	0006c000 	andeq	ip, r6, r0
     b60:	73000300 	movwvc	r0, #768	; 0x300
     b64:	06c09f64 	strbeq	r9, [r0], r4, ror #30
     b68:	06c80000 	strbeq	r0, [r8], r0
     b6c:	00030000 	andeq	r0, r3, r0
     b70:	c89f6873 	ldmgt	pc, {r0, r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
     b74:	cc000006 	stcgt	0, cr0, [r0], {6}
     b78:	03000006 	movweq	r0, #6
     b7c:	9f6c7300 	svcls	0x006c7300
     b80:	000006cc 	andeq	r0, r0, ip, asr #13
     b84:	000006d4 	ldrdeq	r0, [r0], -r4
     b88:	70730003 	rsbsvc	r0, r3, r3
     b8c:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     b90:	0006d800 	andeq	sp, r6, r0, lsl #16
     b94:	73000300 	movwvc	r0, #768	; 0x300
     b98:	06d89f74 			; <UNDEFINED> instruction: 0x06d89f74
     b9c:	06dc0000 	ldrbeq	r0, [ip], r0
     ba0:	00030000 	andeq	r0, r3, r0
     ba4:	f09f7472 			; <UNDEFINED> instruction: 0xf09f7472
     ba8:	18000006 	stmdane	r0, {r1, r2}
     bac:	01000007 	tsteq	r0, r7
     bb0:	00005200 	andeq	r5, r0, r0, lsl #4
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	07240000 	streq	r0, [r4, -r0]!
     bbc:	07640000 	strbeq	r0, [r4, -r0]!
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	00076453 	andeq	r6, r7, r3, asr r4
     bc8:	0007f400 	andeq	pc, r7, r0, lsl #8
     bcc:	73000300 	movwvc	r0, #768	; 0x300
     bd0:	07f49f78 			; <UNDEFINED> instruction: 0x07f49f78
     bd4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     bd8:	00010000 	andeq	r0, r1, r0
     bdc:	00080c53 	andeq	r0, r8, r3, asr ip
     be0:	00082000 	andeq	r2, r8, r0
     be4:	73000300 	movwvc	r0, #768	; 0x300
     be8:	08209f7f 	stmdaeq	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
     bec:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
     bf0:	00010000 	andeq	r0, r1, r0
     bf4:	00000053 	andeq	r0, r0, r3, asr r0
     bf8:	00000000 	andeq	r0, r0, r0
     bfc:	00072400 	andeq	r2, r7, r0, lsl #8
     c00:	0007e400 	andeq	lr, r7, r0, lsl #8
     c04:	72000300 	andvc	r0, r0, #0, 6
     c08:	07e49f64 	strbeq	r9, [r4, r4, ror #30]!
     c0c:	07f40000 	ldrbeq	r0, [r4, r0]!
     c10:	00030000 	andeq	r0, r3, r0
     c14:	049f6471 	ldreq	r6, [pc], #1137	; c1c <ABORT_STACK_SIZE+0x81c>
     c18:	2f000008 	svccs	0x00000008
     c1c:	01000008 	tsteq	r0, r8
     c20:	00005100 	andeq	r5, r0, r0, lsl #2
     c24:	00000000 	andeq	r0, r0, r0
     c28:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     c2c:	08730000 	ldmdaeq	r3!, {}^	; <UNPREDICTABLE>
     c30:	00010000 	andeq	r0, r1, r0
     c34:	00087350 	andeq	r7, r8, r0, asr r3
     c38:	00088c00 	andeq	r8, r8, r0, lsl #24
     c3c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c40:	0000088c 	andeq	r0, r0, ip, lsl #17
     c44:	0000088f 	andeq	r0, r0, pc, lsl #17
     c48:	8f500001 	svchi	0x00500001
     c4c:	a4000008 	strge	r0, [r0], #-8
     c50:	01000008 	tsteq	r0, r8
     c54:	08a45400 	stmiaeq	r4!, {sl, ip, lr}
     c58:	08ac0000 	stmiaeq	ip!, {}	; <UNPREDICTABLE>
     c5c:	00040000 	andeq	r0, r4, r0
     c60:	9f5001f3 	svcls	0x005001f3
     c64:	000008ac 	andeq	r0, r0, ip, lsr #17
     c68:	000008af 	andeq	r0, r0, pc, lsr #17
     c6c:	af500001 	svcge	0x00500001
     c70:	b4000008 	strlt	r0, [r0], #-8
     c74:	01000008 	tsteq	r0, r8
     c78:	08b45400 	ldmeq	r4!, {sl, ip, lr}
     c7c:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
     c80:	00010000 	andeq	r0, r1, r0
     c84:	0008b750 	andeq	fp, r8, r0, asr r7
     c88:	0008bc00 	andeq	fp, r8, r0, lsl #24
     c8c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c90:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     c94:	000008c0 	andeq	r0, r0, r0, asr #17
     c98:	c0500001 	subsgt	r0, r0, r1
     c9c:	c4000008 	strgt	r0, [r0], #-8
     ca0:	01000008 	tsteq	r0, r8
     ca4:	00005400 	andeq	r5, r0, r0, lsl #8
     ca8:	00000000 	andeq	r0, r0, r0
     cac:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     cb0:	08730000 	ldmdaeq	r3!, {}^	; <UNPREDICTABLE>
     cb4:	00010000 	andeq	r0, r1, r0
     cb8:	00087351 	andeq	r7, r8, r1, asr r3
     cbc:	00088c00 	andeq	r8, r8, r0, lsl #24
     cc0:	f3000400 	vshl.u8	d0, d0, d0
     cc4:	8c9f5101 	ldfhis	f5, [pc], {1}
     cc8:	8f000008 	svchi	0x00000008
     ccc:	01000008 	tsteq	r0, r8
     cd0:	088f5100 	stmeq	pc, {r8, ip, lr}	; <UNPREDICTABLE>
     cd4:	08ac0000 	stmiaeq	ip!, {}	; <UNPREDICTABLE>
     cd8:	00040000 	andeq	r0, r4, r0
     cdc:	9f5101f3 	svcls	0x005101f3
     ce0:	000008ac 	andeq	r0, r0, ip, lsr #17
     ce4:	000008af 	andeq	r0, r0, pc, lsr #17
     ce8:	af510001 	svcge	0x00510001
     cec:	b4000008 	strlt	r0, [r0], #-8
     cf0:	04000008 	streq	r0, [r0], #-8
     cf4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     cf8:	0008b49f 	muleq	r8, pc, r4	; <UNPREDICTABLE>
     cfc:	0008b700 	andeq	fp, r8, r0, lsl #14
     d00:	51000100 	mrspl	r0, (UNDEF: 16)
     d04:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
     d08:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     d0c:	01f30004 	mvnseq	r0, r4
     d10:	08bc9f51 	ldmeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     d14:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     d18:	00010000 	andeq	r0, r1, r0
     d1c:	00000051 	andeq	r0, r0, r1, asr r0
     d20:	00000000 	andeq	r0, r0, r0
     d24:	00084400 	andeq	r4, r8, r0, lsl #8
     d28:	00087400 	andeq	r7, r8, r0, lsl #8
     d2c:	30000200 	andcc	r0, r0, r0, lsl #4
     d30:	0008749f 	muleq	r8, pc, r4	; <UNPREDICTABLE>
     d34:	00087c00 	andeq	r7, r8, r0, lsl #24
     d38:	50000100 	andpl	r0, r0, r0, lsl #2
     d3c:	0000088c 	andeq	r0, r0, ip, lsl #17
     d40:	00000890 	muleq	r0, r0, r8
     d44:	9f300002 	svcls	0x00300002
     d48:	00000890 	muleq	r0, r0, r8
     d4c:	00000898 	muleq	r0, r8, r8
     d50:	ac500001 	mrrcge	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     d54:	b0000008 	andlt	r0, r0, r8
     d58:	02000008 	andeq	r0, r0, #8
     d5c:	b09f3000 	addslt	r3, pc, r0
     d60:	b4000008 	strlt	r0, [r0], #-8
     d64:	01000008 	tsteq	r0, r8
     d68:	08b45000 	ldmeq	r4!, {ip, lr}
     d6c:	08b80000 	ldmeq	r8!, {}	; <UNPREDICTABLE>
     d70:	00020000 	andeq	r0, r2, r0
     d74:	08b89f30 	ldmeq	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
     d78:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
     d7c:	00010000 	andeq	r0, r1, r0
     d80:	0008bc50 	andeq	fp, r8, r0, asr ip
     d84:	0008c400 	andeq	ip, r8, r0, lsl #8
     d88:	30000200 	andcc	r0, r0, r0, lsl #4
     d8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d90:	00000000 	andeq	r0, r0, r0
     d94:	0008c400 	andeq	ip, r8, r0, lsl #8
     d98:	0008f300 	andeq	pc, r8, r0, lsl #6
     d9c:	50000100 	andpl	r0, r0, r0, lsl #2
     da0:	000008f3 	strdeq	r0, [r0], -r3
     da4:	00000908 	andeq	r0, r0, r8, lsl #18
     da8:	08540001 	ldmdaeq	r4, {r0}^
     dac:	2c000009 	stccs	0, cr0, [r0], {9}
     db0:	04000009 	streq	r0, [r0], #-9
     db4:	5001f300 	andpl	pc, r1, r0, lsl #6
     db8:	00092c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     dbc:	00092f00 	andeq	r2, r9, r0, lsl #30
     dc0:	50000100 	andpl	r0, r0, r0, lsl #2
     dc4:	0000092f 	andeq	r0, r0, pc, lsr #18
     dc8:	00000934 	andeq	r0, r0, r4, lsr r9
     dcc:	34540001 	ldrbcc	r0, [r4], #-1
     dd0:	37000009 	strcc	r0, [r0, -r9]
     dd4:	01000009 	tsteq	r0, r9
     dd8:	09375000 	ldmdbeq	r7!, {ip, lr}
     ddc:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     de0:	00010000 	andeq	r0, r1, r0
     de4:	00093c54 	andeq	r3, r9, r4, asr ip
     de8:	00093f00 	andeq	r3, r9, r0, lsl #30
     dec:	50000100 	andpl	r0, r0, r0, lsl #2
     df0:	0000093f 	andeq	r0, r0, pc, lsr r9
     df4:	00000944 	andeq	r0, r0, r4, asr #18
     df8:	44540001 	ldrbmi	r0, [r4], #-1
     dfc:	48000009 	stmdami	r0, {r0, r3}
     e00:	01000009 	tsteq	r0, r9
     e04:	09485000 	stmdbeq	r8, {ip, lr}^
     e08:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     e0c:	00010000 	andeq	r0, r1, r0
     e10:	00000054 	andeq	r0, r0, r4, asr r0
     e14:	00000000 	andeq	r0, r0, r0
     e18:	0008c400 	andeq	ip, r8, r0, lsl #8
     e1c:	0008f300 	andeq	pc, r8, r0, lsl #6
     e20:	51000100 	mrspl	r0, (UNDEF: 16)
     e24:	000008f3 	strdeq	r0, [r0], -r3
     e28:	0000092c 	andeq	r0, r0, ip, lsr #18
     e2c:	01f30004 	mvnseq	r0, r4
     e30:	092c9f51 	stmdbeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     e34:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     e38:	00010000 	andeq	r0, r1, r0
     e3c:	00092f51 	andeq	r2, r9, r1, asr pc
     e40:	00093400 	andeq	r3, r9, r0, lsl #8
     e44:	f3000400 	vshl.u8	d0, d0, d0
     e48:	349f5101 	ldrcc	r5, [pc], #257	; e50 <ABORT_STACK_SIZE+0xa50>
     e4c:	37000009 	strcc	r0, [r0, -r9]
     e50:	01000009 	tsteq	r0, r9
     e54:	09375100 	ldmdbeq	r7!, {r8, ip, lr}
     e58:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     e5c:	00040000 	andeq	r0, r4, r0
     e60:	9f5101f3 	svcls	0x005101f3
     e64:	0000093c 	andeq	r0, r0, ip, lsr r9
     e68:	0000093f 	andeq	r0, r0, pc, lsr r9
     e6c:	3f510001 	svccc	0x00510001
     e70:	44000009 	strmi	r0, [r0], #-9
     e74:	04000009 	streq	r0, [r0], #-9
     e78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e7c:	0009449f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     e80:	00094c00 	andeq	r4, r9, r0, lsl #24
     e84:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     e90:	000008d4 	ldrdeq	r0, [r0], -r4
     e94:	000008f3 	strdeq	r0, [r0], -r3
     e98:	f3510001 	vhadd.u16	d16, d1, d1
     e9c:	2c000008 	stccs	0, cr0, [r0], {8}
     ea0:	04000009 	streq	r0, [r0], #-9
     ea4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     ea8:	00092c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     eac:	00092f00 	andeq	r2, r9, r0, lsl #30
     eb0:	51000100 	mrspl	r0, (UNDEF: 16)
     eb4:	0000092f 	andeq	r0, r0, pc, lsr #18
     eb8:	00000934 	andeq	r0, r0, r4, lsr r9
     ebc:	01f30004 	mvnseq	r0, r4
     ec0:	09349f51 	ldmdbeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     ec4:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     ec8:	00010000 	andeq	r0, r1, r0
     ecc:	00093751 	andeq	r3, r9, r1, asr r7
     ed0:	00093c00 	andeq	r3, r9, r0, lsl #24
     ed4:	f3000400 	vshl.u8	d0, d0, d0
     ed8:	3c9f5101 	ldfccs	f5, [pc], {1}
     edc:	3f000009 	svccc	0x00000009
     ee0:	01000009 	tsteq	r0, r9
     ee4:	093f5100 	ldmdbeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     ee8:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
     eec:	00040000 	andeq	r0, r4, r0
     ef0:	9f5101f3 	svcls	0x005101f3
     ef4:	00000944 	andeq	r0, r0, r4, asr #18
     ef8:	0000094c 	andeq	r0, r0, ip, asr #18
     efc:	00510001 	subseq	r0, r1, r1
     f00:	00000000 	andeq	r0, r0, r0
     f04:	d4000000 	strle	r0, [r0], #-0
     f08:	f3000008 	vhadd.u8	d0, d0, d8
     f0c:	01000008 	tsteq	r0, r8
     f10:	08f35000 	ldmeq	r3!, {ip, lr}^
     f14:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
     f18:	00010000 	andeq	r0, r1, r0
     f1c:	00090854 	andeq	r0, r9, r4, asr r8
     f20:	00092c00 	andeq	r2, r9, r0, lsl #24
     f24:	f3000400 	vshl.u8	d0, d0, d0
     f28:	2c9f5001 	ldccs	0, cr5, [pc], {1}
     f2c:	2f000009 	svccs	0x00000009
     f30:	01000009 	tsteq	r0, r9
     f34:	092f5000 	stmdbeq	pc!, {ip, lr}	; <UNPREDICTABLE>
     f38:	09340000 	ldmdbeq	r4!, {}	; <UNPREDICTABLE>
     f3c:	00010000 	andeq	r0, r1, r0
     f40:	00093454 	andeq	r3, r9, r4, asr r4
     f44:	00093700 	andeq	r3, r9, r0, lsl #14
     f48:	50000100 	andpl	r0, r0, r0, lsl #2
     f4c:	00000937 	andeq	r0, r0, r7, lsr r9
     f50:	0000093c 	andeq	r0, r0, ip, lsr r9
     f54:	3c540001 	mrrccc	0, 0, r0, r4, cr1
     f58:	3f000009 	svccc	0x00000009
     f5c:	01000009 	tsteq	r0, r9
     f60:	093f5000 	ldmdbeq	pc!, {ip, lr}	; <UNPREDICTABLE>
     f64:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
     f68:	00010000 	andeq	r0, r1, r0
     f6c:	00094454 	andeq	r4, r9, r4, asr r4
     f70:	00094800 	andeq	r4, r9, r0, lsl #16
     f74:	50000100 	andpl	r0, r0, r0, lsl #2
     f78:	00000948 	andeq	r0, r0, r8, asr #18
     f7c:	0000094c 	andeq	r0, r0, ip, asr #18
     f80:	00540001 	subseq	r0, r4, r1
     f84:	00000000 	andeq	r0, r0, r0
     f88:	d4000000 	strle	r0, [r0], #-0
     f8c:	f4000008 	vst4.8	{d0-d3}, [r0], r8
     f90:	02000008 	andeq	r0, r0, #8
     f94:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
     f98:	fc000008 	stc2	0, cr0, [r0], {8}
     f9c:	01000008 	tsteq	r0, r8
     fa0:	092c5000 	stmdbeq	ip!, {ip, lr}
     fa4:	09300000 	ldmdbeq	r0!, {}	; <UNPREDICTABLE>
     fa8:	00020000 	andeq	r0, r2, r0
     fac:	09309f30 	ldmdbeq	r0!, {r4, r5, r8, r9, sl, fp, ip, pc}
     fb0:	09340000 	ldmdbeq	r4!, {}	; <UNPREDICTABLE>
     fb4:	00010000 	andeq	r0, r1, r0
     fb8:	00093450 	andeq	r3, r9, r0, asr r4
     fbc:	00093800 	andeq	r3, r9, r0, lsl #16
     fc0:	30000200 	andcc	r0, r0, r0, lsl #4
     fc4:	0009389f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     fc8:	00093c00 	andeq	r3, r9, r0, lsl #24
     fcc:	50000100 	andpl	r0, r0, r0, lsl #2
     fd0:	0000093c 	andeq	r0, r0, ip, lsr r9
     fd4:	00000940 	andeq	r0, r0, r0, asr #18
     fd8:	9f300002 	svcls	0x00300002
     fdc:	00000940 	andeq	r0, r0, r0, asr #18
     fe0:	00000944 	andeq	r0, r0, r4, asr #18
     fe4:	44500001 	ldrbmi	r0, [r0], #-1
     fe8:	4c000009 	stcmi	0, cr0, [r0], {9}
     fec:	02000009 	andeq	r0, r0, #9
     ff0:	009f3000 	addseq	r3, pc, r0
     ff4:	00000000 	andeq	r0, r0, r0
     ff8:	4c000000 	stcmi	0, cr0, [r0], {-0}
     ffc:	7b000009 	blvc	1028 <ABORT_STACK_SIZE+0xc28>
    1000:	01000009 	tsteq	r0, r9
    1004:	097b5000 	ldmdbeq	fp!, {ip, lr}^
    1008:	09900000 	ldmibeq	r0, {}	; <UNPREDICTABLE>
    100c:	00010000 	andeq	r0, r1, r0
    1010:	00099054 	andeq	r9, r9, r4, asr r0
    1014:	0009b400 	andeq	fp, r9, r0, lsl #8
    1018:	f3000400 	vshl.u8	d0, d0, d0
    101c:	b49f5001 	ldrlt	r5, [pc], #1	; 1024 <ABORT_STACK_SIZE+0xc24>
    1020:	b7000009 	strlt	r0, [r0, -r9]
    1024:	01000009 	tsteq	r0, r9
    1028:	09b75000 	ldmibeq	r7!, {ip, lr}
    102c:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
    1030:	00010000 	andeq	r0, r1, r0
    1034:	0009bc54 	andeq	fp, r9, r4, asr ip
    1038:	0009bf00 	andeq	fp, r9, r0, lsl #30
    103c:	50000100 	andpl	r0, r0, r0, lsl #2
    1040:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
    1044:	000009c4 	andeq	r0, r0, r4, asr #19
    1048:	c4540001 	ldrbgt	r0, [r4], #-1
    104c:	c7000009 	strgt	r0, [r0, -r9]
    1050:	01000009 	tsteq	r0, r9
    1054:	09c75000 	stmibeq	r7, {ip, lr}^
    1058:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
    105c:	00010000 	andeq	r0, r1, r0
    1060:	0009cc54 	andeq	ip, r9, r4, asr ip
    1064:	0009d000 	andeq	sp, r9, r0
    1068:	50000100 	andpl	r0, r0, r0, lsl #2
    106c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1070:	000009d4 	ldrdeq	r0, [r0], -r4
    1074:	00540001 	subseq	r0, r4, r1
    1078:	00000000 	andeq	r0, r0, r0
    107c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1080:	7b000009 	blvc	10ac <ABORT_STACK_SIZE+0xcac>
    1084:	01000009 	tsteq	r0, r9
    1088:	097b5100 	ldmdbeq	fp!, {r8, ip, lr}^
    108c:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
    1090:	00040000 	andeq	r0, r4, r0
    1094:	9f5101f3 	svcls	0x005101f3
    1098:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    109c:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    10a0:	b7510001 	ldrblt	r0, [r1, -r1]
    10a4:	bc000009 	stclt	0, cr0, [r0], {9}
    10a8:	04000009 	streq	r0, [r0], #-9
    10ac:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    10b0:	0009bc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    10b4:	0009bf00 	andeq	fp, r9, r0, lsl #30
    10b8:	51000100 	mrspl	r0, (UNDEF: 16)
    10bc:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
    10c0:	000009c4 	andeq	r0, r0, r4, asr #19
    10c4:	01f30004 	mvnseq	r0, r4
    10c8:	09c49f51 	stmibeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    10cc:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
    10d0:	00010000 	andeq	r0, r1, r0
    10d4:	0009c751 	andeq	ip, r9, r1, asr r7
    10d8:	0009cc00 	andeq	ip, r9, r0, lsl #24
    10dc:	f3000400 	vshl.u8	d0, d0, d0
    10e0:	cc9f5101 	ldfgts	f5, [pc], {1}
    10e4:	d4000009 	strle	r0, [r0], #-9
    10e8:	01000009 	tsteq	r0, r9
    10ec:	00005100 	andeq	r5, r0, r0, lsl #2
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
    10f8:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
    10fc:	00010000 	andeq	r0, r1, r0
    1100:	00097b51 	andeq	r7, r9, r1, asr fp
    1104:	0009b400 	andeq	fp, r9, r0, lsl #8
    1108:	f3000400 	vshl.u8	d0, d0, d0
    110c:	b49f5101 	ldrlt	r5, [pc], #257	; 1114 <ABORT_STACK_SIZE+0xd14>
    1110:	b7000009 	strlt	r0, [r0, -r9]
    1114:	01000009 	tsteq	r0, r9
    1118:	09b75100 	ldmibeq	r7!, {r8, ip, lr}
    111c:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
    1120:	00040000 	andeq	r0, r4, r0
    1124:	9f5101f3 	svcls	0x005101f3
    1128:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    112c:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
    1130:	bf510001 	svclt	0x00510001
    1134:	c4000009 	strgt	r0, [r0], #-9
    1138:	04000009 	streq	r0, [r0], #-9
    113c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1140:	0009c49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
    1144:	0009c700 	andeq	ip, r9, r0, lsl #14
    1148:	51000100 	mrspl	r0, (UNDEF: 16)
    114c:	000009c7 	andeq	r0, r0, r7, asr #19
    1150:	000009cc 	andeq	r0, r0, ip, asr #19
    1154:	01f30004 	mvnseq	r0, r4
    1158:	09cc9f51 	stmibeq	ip, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    115c:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1160:	00010000 	andeq	r0, r1, r0
    1164:	00000051 	andeq	r0, r0, r1, asr r0
    1168:	00000000 	andeq	r0, r0, r0
    116c:	00095c00 	andeq	r5, r9, r0, lsl #24
    1170:	00097b00 	andeq	r7, r9, r0, lsl #22
    1174:	50000100 	andpl	r0, r0, r0, lsl #2
    1178:	0000097b 	andeq	r0, r0, fp, ror r9
    117c:	00000990 	muleq	r0, r0, r9
    1180:	90540001 	subsls	r0, r4, r1
    1184:	b4000009 	strlt	r0, [r0], #-9
    1188:	04000009 	streq	r0, [r0], #-9
    118c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1190:	0009b49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
    1194:	0009b700 	andeq	fp, r9, r0, lsl #14
    1198:	50000100 	andpl	r0, r0, r0, lsl #2
    119c:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    11a0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    11a4:	bc540001 	mrrclt	0, 0, r0, r4, cr1
    11a8:	bf000009 	svclt	0x00000009
    11ac:	01000009 	tsteq	r0, r9
    11b0:	09bf5000 	ldmibeq	pc!, {ip, lr}	; <UNPREDICTABLE>
    11b4:	09c40000 	stmibeq	r4, {}^	; <UNPREDICTABLE>
    11b8:	00010000 	andeq	r0, r1, r0
    11bc:	0009c454 	andeq	ip, r9, r4, asr r4
    11c0:	0009c700 	andeq	ip, r9, r0, lsl #14
    11c4:	50000100 	andpl	r0, r0, r0, lsl #2
    11c8:	000009c7 	andeq	r0, r0, r7, asr #19
    11cc:	000009cc 	andeq	r0, r0, ip, asr #19
    11d0:	cc540001 	mrrcgt	0, 0, r0, r4, cr1
    11d4:	d0000009 	andle	r0, r0, r9
    11d8:	01000009 	tsteq	r0, r9
    11dc:	09d05000 	ldmibeq	r0, {ip, lr}^
    11e0:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    11e4:	00010000 	andeq	r0, r1, r0
    11e8:	00000054 	andeq	r0, r0, r4, asr r0
    11ec:	00000000 	andeq	r0, r0, r0
    11f0:	00095c00 	andeq	r5, r9, r0, lsl #24
    11f4:	00097c00 	andeq	r7, r9, r0, lsl #24
    11f8:	30000200 	andcc	r0, r0, r0, lsl #4
    11fc:	00097c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    1200:	00098400 	andeq	r8, r9, r0, lsl #8
    1204:	50000100 	andpl	r0, r0, r0, lsl #2
    1208:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    120c:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    1210:	9f300002 	svcls	0x00300002
    1214:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    1218:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    121c:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1220:	c0000009 	andgt	r0, r0, r9
    1224:	02000009 	andeq	r0, r0, #9
    1228:	c09f3000 	addsgt	r3, pc, r0
    122c:	c4000009 	strgt	r0, [r0], #-9
    1230:	01000009 	tsteq	r0, r9
    1234:	09c45000 	stmibeq	r4, {ip, lr}^
    1238:	09c80000 	stmibeq	r8, {}^	; <UNPREDICTABLE>
    123c:	00020000 	andeq	r0, r2, r0
    1240:	09c89f30 	stmibeq	r8, {r4, r5, r8, r9, sl, fp, ip, pc}^
    1244:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
    1248:	00010000 	andeq	r0, r1, r0
    124c:	0009cc50 	andeq	ip, r9, r0, asr ip
    1250:	0009d400 	andeq	sp, r9, r0, lsl #8
    1254:	30000200 	andcc	r0, r0, r0, lsl #4
    1258:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    125c:	00000000 	andeq	r0, r0, r0
    1260:	0009d400 	andeq	sp, r9, r0, lsl #8
    1264:	000a0300 	andeq	r0, sl, r0, lsl #6
    1268:	50000100 	andpl	r0, r0, r0, lsl #2
    126c:	00000a03 	andeq	r0, r0, r3, lsl #20
    1270:	00000a18 	andeq	r0, r0, r8, lsl sl
    1274:	18540001 	ldmdane	r4, {r0}^
    1278:	3c00000a 	stccc	0, cr0, [r0], {10}
    127c:	0400000a 	streq	r0, [r0], #-10
    1280:	5001f300 	andpl	pc, r1, r0, lsl #6
    1284:	000a3c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    1288:	000a3f00 	andeq	r3, sl, r0, lsl #30
    128c:	50000100 	andpl	r0, r0, r0, lsl #2
    1290:	00000a3f 	andeq	r0, r0, pc, lsr sl
    1294:	00000a44 	andeq	r0, r0, r4, asr #20
    1298:	44540001 	ldrbmi	r0, [r4], #-1
    129c:	4700000a 	strmi	r0, [r0, -sl]
    12a0:	0100000a 	tsteq	r0, sl
    12a4:	0a475000 	beq	11d52ac <STACK_SIZE+0x9d52ac>
    12a8:	0a4c0000 	beq	13012b0 <STACK_SIZE+0xb012b0>
    12ac:	00010000 	andeq	r0, r1, r0
    12b0:	000a4c54 	andeq	r4, sl, r4, asr ip
    12b4:	000a4f00 	andeq	r4, sl, r0, lsl #30
    12b8:	50000100 	andpl	r0, r0, r0, lsl #2
    12bc:	00000a4f 	andeq	r0, r0, pc, asr #20
    12c0:	00000a54 	andeq	r0, r0, r4, asr sl
    12c4:	54540001 	ldrbpl	r0, [r4], #-1
    12c8:	5800000a 	stmdapl	r0, {r1, r3}
    12cc:	0100000a 	tsteq	r0, sl
    12d0:	0a585000 	beq	16152d8 <STACK_SIZE+0xe152d8>
    12d4:	0a5c0000 	beq	17012dc <STACK_SIZE+0xf012dc>
    12d8:	00010000 	andeq	r0, r1, r0
    12dc:	00000054 	andeq	r0, r0, r4, asr r0
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	0009d400 	andeq	sp, r9, r0, lsl #8
    12e8:	000a0300 	andeq	r0, sl, r0, lsl #6
    12ec:	51000100 	mrspl	r0, (UNDEF: 16)
    12f0:	00000a03 	andeq	r0, r0, r3, lsl #20
    12f4:	00000a3c 	andeq	r0, r0, ip, lsr sl
    12f8:	01f30004 	mvnseq	r0, r4
    12fc:	0a3c9f51 	beq	f29048 <STACK_SIZE+0x729048>
    1300:	0a3f0000 	beq	fc1308 <STACK_SIZE+0x7c1308>
    1304:	00010000 	andeq	r0, r1, r0
    1308:	000a3f51 	andeq	r3, sl, r1, asr pc
    130c:	000a4400 	andeq	r4, sl, r0, lsl #8
    1310:	f3000400 	vshl.u8	d0, d0, d0
    1314:	449f5101 	ldrmi	r5, [pc], #257	; 131c <ABORT_STACK_SIZE+0xf1c>
    1318:	4700000a 	strmi	r0, [r0, -sl]
    131c:	0100000a 	tsteq	r0, sl
    1320:	0a475100 	beq	11d5728 <STACK_SIZE+0x9d5728>
    1324:	0a4c0000 	beq	130132c <STACK_SIZE+0xb0132c>
    1328:	00040000 	andeq	r0, r4, r0
    132c:	9f5101f3 	svcls	0x005101f3
    1330:	00000a4c 	andeq	r0, r0, ip, asr #20
    1334:	00000a4f 	andeq	r0, r0, pc, asr #20
    1338:	4f510001 	svcmi	0x00510001
    133c:	5400000a 	strpl	r0, [r0], #-10
    1340:	0400000a 	streq	r0, [r0], #-10
    1344:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1348:	000a549f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    134c:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1350:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    135c:	000009e4 	andeq	r0, r0, r4, ror #19
    1360:	00000a03 	andeq	r0, r0, r3, lsl #20
    1364:	03510001 	cmpeq	r1, #1
    1368:	3c00000a 	stccc	0, cr0, [r0], {10}
    136c:	0400000a 	streq	r0, [r0], #-10
    1370:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1374:	000a3c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    1378:	000a3f00 	andeq	r3, sl, r0, lsl #30
    137c:	51000100 	mrspl	r0, (UNDEF: 16)
    1380:	00000a3f 	andeq	r0, r0, pc, lsr sl
    1384:	00000a44 	andeq	r0, r0, r4, asr #20
    1388:	01f30004 	mvnseq	r0, r4
    138c:	0a449f51 	beq	11290d8 <STACK_SIZE+0x9290d8>
    1390:	0a470000 	beq	11c1398 <STACK_SIZE+0x9c1398>
    1394:	00010000 	andeq	r0, r1, r0
    1398:	000a4751 	andeq	r4, sl, r1, asr r7
    139c:	000a4c00 	andeq	r4, sl, r0, lsl #24
    13a0:	f3000400 	vshl.u8	d0, d0, d0
    13a4:	4c9f5101 	ldfmis	f5, [pc], {1}
    13a8:	4f00000a 	svcmi	0x0000000a
    13ac:	0100000a 	tsteq	r0, sl
    13b0:	0a4f5100 	beq	13d57b8 <STACK_SIZE+0xbd57b8>
    13b4:	0a540000 	beq	15013bc <STACK_SIZE+0xd013bc>
    13b8:	00040000 	andeq	r0, r4, r0
    13bc:	9f5101f3 	svcls	0x005101f3
    13c0:	00000a54 	andeq	r0, r0, r4, asr sl
    13c4:	00000a5c 	andeq	r0, r0, ip, asr sl
    13c8:	00510001 	subseq	r0, r1, r1
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	e4000000 	str	r0, [r0], #-0
    13d4:	03000009 	movweq	r0, #9
    13d8:	0100000a 	tsteq	r0, sl
    13dc:	0a035000 	beq	d53e4 <IRQ_STACK_SIZE+0xcd3e4>
    13e0:	0a180000 	beq	6013e8 <IRQ_STACK_SIZE+0x5f93e8>
    13e4:	00010000 	andeq	r0, r1, r0
    13e8:	000a1854 	andeq	r1, sl, r4, asr r8
    13ec:	000a3c00 	andeq	r3, sl, r0, lsl #24
    13f0:	f3000400 	vshl.u8	d0, d0, d0
    13f4:	3c9f5001 	ldccc	0, cr5, [pc], {1}
    13f8:	3f00000a 	svccc	0x0000000a
    13fc:	0100000a 	tsteq	r0, sl
    1400:	0a3f5000 	beq	fd5408 <STACK_SIZE+0x7d5408>
    1404:	0a440000 	beq	110140c <STACK_SIZE+0x90140c>
    1408:	00010000 	andeq	r0, r1, r0
    140c:	000a4454 	andeq	r4, sl, r4, asr r4
    1410:	000a4700 	andeq	r4, sl, r0, lsl #14
    1414:	50000100 	andpl	r0, r0, r0, lsl #2
    1418:	00000a47 	andeq	r0, r0, r7, asr #20
    141c:	00000a4c 	andeq	r0, r0, ip, asr #20
    1420:	4c540001 	mrrcmi	0, 0, r0, r4, cr1
    1424:	4f00000a 	svcmi	0x0000000a
    1428:	0100000a 	tsteq	r0, sl
    142c:	0a4f5000 	beq	13d5434 <STACK_SIZE+0xbd5434>
    1430:	0a540000 	beq	1501438 <STACK_SIZE+0xd01438>
    1434:	00010000 	andeq	r0, r1, r0
    1438:	000a5454 	andeq	r5, sl, r4, asr r4
    143c:	000a5800 	andeq	r5, sl, r0, lsl #16
    1440:	50000100 	andpl	r0, r0, r0, lsl #2
    1444:	00000a58 	andeq	r0, r0, r8, asr sl
    1448:	00000a5c 	andeq	r0, r0, ip, asr sl
    144c:	00540001 	subseq	r0, r4, r1
    1450:	00000000 	andeq	r0, r0, r0
    1454:	e4000000 	str	r0, [r0], #-0
    1458:	04000009 	streq	r0, [r0], #-9
    145c:	0200000a 	andeq	r0, r0, #10
    1460:	049f3000 	ldreq	r3, [pc], #0	; 1468 <ABORT_STACK_SIZE+0x1068>
    1464:	0c00000a 	stceq	0, cr0, [r0], {10}
    1468:	0100000a 	tsteq	r0, sl
    146c:	0a3c5000 	beq	f15474 <STACK_SIZE+0x715474>
    1470:	0a400000 	beq	1001478 <STACK_SIZE+0x801478>
    1474:	00020000 	andeq	r0, r2, r0
    1478:	0a409f30 	beq	1029140 <STACK_SIZE+0x829140>
    147c:	0a440000 	beq	1101484 <STACK_SIZE+0x901484>
    1480:	00010000 	andeq	r0, r1, r0
    1484:	000a4450 	andeq	r4, sl, r0, asr r4
    1488:	000a4800 	andeq	r4, sl, r0, lsl #16
    148c:	30000200 	andcc	r0, r0, r0, lsl #4
    1490:	000a489f 	muleq	sl, pc, r8	; <UNPREDICTABLE>
    1494:	000a4c00 	andeq	r4, sl, r0, lsl #24
    1498:	50000100 	andpl	r0, r0, r0, lsl #2
    149c:	00000a4c 	andeq	r0, r0, ip, asr #20
    14a0:	00000a50 	andeq	r0, r0, r0, asr sl
    14a4:	9f300002 	svcls	0x00300002
    14a8:	00000a50 	andeq	r0, r0, r0, asr sl
    14ac:	00000a54 	andeq	r0, r0, r4, asr sl
    14b0:	54500001 	ldrbpl	r0, [r0], #-1
    14b4:	5c00000a 	stcpl	0, cr0, [r0], {10}
    14b8:	0200000a 	andeq	r0, r0, #10
    14bc:	009f3000 	addseq	r3, pc, r0
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	14000000 	strne	r0, [r0], #-0
    14c8:	1c00000b 	stcne	0, cr0, [r0], {11}
    14cc:	0100000b 	tsteq	r0, fp
    14d0:	0b1c5000 	bleq	7154d8 <IRQ_STACK_SIZE+0x70d4d8>
    14d4:	0b300000 	bleq	c014dc <STACK_SIZE+0x4014dc>
    14d8:	00040000 	andeq	r0, r4, r0
    14dc:	9f5001f3 	svcls	0x005001f3
	...
    14e8:	00000b30 	andeq	r0, r0, r0, lsr fp
    14ec:	00000b40 	andeq	r0, r0, r0, asr #22
    14f0:	40500001 	subsmi	r0, r0, r1
    14f4:	6400000b 	strvs	r0, [r0], #-11
    14f8:	0400000b 	streq	r0, [r0], #-11
    14fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1500:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1504:	00000000 	andeq	r0, r0, r0
    1508:	000b9400 	andeq	r9, fp, r0, lsl #8
    150c:	000b9c00 	andeq	r9, fp, r0, lsl #24
    1510:	50000100 	andpl	r0, r0, r0, lsl #2
    1514:	00000b9c 	muleq	r0, ip, fp
    1518:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    151c:	01f30004 	mvnseq	r0, r4
    1520:	00009f50 	andeq	r9, r0, r0, asr pc
    1524:	00000000 	andeq	r0, r0, r0
    1528:	0bb00000 	bleq	fec01530 <IRQ_STACK_BASE+0xbac01530>
    152c:	0bb40000 	bleq	fed01534 <IRQ_STACK_BASE+0xbad01534>
    1530:	00010000 	andeq	r0, r1, r0
    1534:	000bb450 	andeq	fp, fp, r0, asr r4
    1538:	000bd000 	andeq	sp, fp, r0
    153c:	f3000400 	vshl.u8	d0, d0, d0
    1540:	009f5001 	addseq	r5, pc, r1
    1544:	00000000 	andeq	r0, r0, r0
    1548:	b0000000 	andlt	r0, r0, r0
    154c:	c000000b 	andgt	r0, r0, fp
    1550:	0100000b 	tsteq	r0, fp
    1554:	0bc05100 	bleq	ff01595c <IRQ_STACK_BASE+0xbb01595c>
    1558:	0bd00000 	bleq	ff401560 <IRQ_STACK_BASE+0xbb401560>
    155c:	00040000 	andeq	r0, r4, r0
    1560:	9f5101f3 	svcls	0x005101f3
	...
    156c:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1570:	00000be0 	andeq	r0, r0, r0, ror #23
    1574:	e0500001 	subs	r0, r0, r1
    1578:	0400000b 	streq	r0, [r0], #-11
    157c:	0400000c 	streq	r0, [r0], #-12
    1580:	5001f300 	andpl	pc, r1, r0, lsl #6
    1584:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1588:	00000000 	andeq	r0, r0, r0
    158c:	000c3400 	andeq	r3, ip, r0, lsl #8
    1590:	000c3c00 	andeq	r3, ip, r0, lsl #24
    1594:	50000100 	andpl	r0, r0, r0, lsl #2
    1598:	00000c3c 	andeq	r0, r0, ip, lsr ip
    159c:	00000c50 	andeq	r0, r0, r0, asr ip
    15a0:	01f30004 	mvnseq	r0, r4
    15a4:	00009f50 	andeq	r9, r0, r0, asr pc
    15a8:	00000000 	andeq	r0, r0, r0
    15ac:	0c500000 	mraeq	r0, r0, acc0
    15b0:	0c540000 	mraeq	r0, r4, acc0
    15b4:	00010000 	andeq	r0, r1, r0
    15b8:	000c5450 	andeq	r5, ip, r0, asr r4
    15bc:	000c7000 	andeq	r7, ip, r0
    15c0:	f3000400 	vshl.u8	d0, d0, d0
    15c4:	009f5001 	addseq	r5, pc, r1
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	50000000 	andpl	r0, r0, r0
    15d0:	6000000c 	andvs	r0, r0, ip
    15d4:	0100000c 	tsteq	r0, ip
    15d8:	0c605100 	stfeqe	f5, [r0], #-0
    15dc:	0c700000 	ldcleq	0, cr0, [r0], #-0
    15e0:	00040000 	andeq	r0, r4, r0
    15e4:	9f5101f3 	svcls	0x005101f3
	...
    15f0:	00000c70 	andeq	r0, r0, r0, ror ip
    15f4:	00000c80 	andeq	r0, r0, r0, lsl #25
    15f8:	80500001 	subshi	r0, r0, r1
    15fc:	a400000c 	strge	r0, [r0], #-12
    1600:	0400000c 	streq	r0, [r0], #-12
    1604:	5001f300 	andpl	pc, r1, r0, lsl #6
    1608:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    160c:	00000000 	andeq	r0, r0, r0
    1610:	000ca400 	andeq	sl, ip, r0, lsl #8
    1614:	000ca800 	andeq	sl, ip, r0, lsl #16
    1618:	50000100 	andpl	r0, r0, r0, lsl #2
    161c:	00000ca8 	andeq	r0, r0, r8, lsr #25
    1620:	00000cc0 	andeq	r0, r0, r0, asr #25
    1624:	01f30004 	mvnseq	r0, r4
    1628:	0cc09f50 	stcleq	15, cr9, [r0], {80}	; 0x50
    162c:	0ce80000 	stcleq	0, cr0, [r8]
    1630:	00090000 	andeq	r0, r9, r0
    1634:	115001f3 	ldrshne	r0, [r0, #-19]	; 0xffffffed
    1638:	1a408080 	bne	1021840 <STACK_SIZE+0x821840>
    163c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1640:	00000000 	andeq	r0, r0, r0
    1644:	000ca400 	andeq	sl, ip, r0, lsl #8
    1648:	000cb000 	andeq	fp, ip, r0
    164c:	51000100 	mrspl	r0, (UNDEF: 16)
    1650:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    1654:	00000ce8 	andeq	r0, r0, r8, ror #25
    1658:	01f30004 	mvnseq	r0, r4
    165c:	00009f51 	andeq	r9, r0, r1, asr pc
    1660:	00000000 	andeq	r0, r0, r0
    1664:	0ca40000 	stceq	0, cr0, [r4]
    1668:	0cac0000 	stceq	0, cr0, [ip]
    166c:	00010000 	andeq	r0, r1, r0
    1670:	000cac52 	andeq	sl, ip, r2, asr ip
    1674:	000cc000 	andeq	ip, ip, r0
    1678:	f3000400 	vshl.u8	d0, d0, d0
    167c:	c09f5201 	addsgt	r5, pc, r1, lsl #4
    1680:	e400000c 	str	r0, [r0], #-12
    1684:	0100000c 	tsteq	r0, ip
    1688:	0ce45400 	cfstrdeq	mvd5, [r4]
    168c:	0ce80000 	stcleq	0, cr0, [r8]
    1690:	00080000 	andeq	r0, r8, r0
    1694:	445201f3 	ldrbmi	r0, [r2], #-499	; 0xfffffe0d
    1698:	9f244425 	svcls	0x00244425
	...
    16a4:	00000cc4 	andeq	r0, r0, r4, asr #25
    16a8:	00000cc8 	andeq	r0, r0, r8, asr #25
    16ac:	9f300002 	svcls	0x00300002
    16b0:	00000cc8 	andeq	r0, r0, r8, asr #25
    16b4:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16b8:	d0520001 	subsle	r0, r2, r1
    16bc:	dc00000c 	stcle	0, cr0, [r0], {12}
    16c0:	0300000c 	movweq	r0, #12
    16c4:	9f7f7200 	svcls	0x007f7200
    16c8:	00000cdc 	ldrdeq	r0, [r0], -ip
    16cc:	00000ce8 	andeq	r0, r0, r8, ror #25
    16d0:	00520001 	subseq	r0, r2, r1
	...
    16dc:	8c00000d 	stchi	0, cr0, [r0], {13}
    16e0:	0100000d 	tsteq	r0, sp
    16e4:	00005600 	andeq	r5, r0, r0, lsl #12
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	0d000000 	stceq	0, cr0, [r0, #-0]
    16f0:	0d080000 	stceq	0, cr0, [r8, #-0]
    16f4:	00020000 	andeq	r0, r2, r0
    16f8:	0d089f30 	stceq	15, cr9, [r8, #-192]	; 0xffffff40
    16fc:	0d100000 	ldceq	0, cr0, [r0, #-0]
    1700:	00010000 	andeq	r0, r1, r0
    1704:	000d1054 	andeq	r1, sp, r4, asr r0
    1708:	000d1400 	andeq	r1, sp, r0, lsl #8
    170c:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1710:	0d149f7f 	ldceq	15, cr9, [r4, #-508]	; 0xfffffe04
    1714:	0d8c0000 	stceq	0, cr0, [ip]
    1718:	00010000 	andeq	r0, r1, r0
    171c:	00000054 	andeq	r0, r0, r4, asr r0
    1720:	00000000 	andeq	r0, r0, r0
    1724:	000dac00 	andeq	sl, sp, r0, lsl #24
    1728:	000e3400 	andeq	r3, lr, r0, lsl #8
    172c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1738:	00000dac 	andeq	r0, r0, ip, lsr #27
    173c:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    1740:	9f300002 	svcls	0x00300002
    1744:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    1748:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    174c:	bc540001 	mrrclt	0, 0, r0, r4, cr1
    1750:	c000000d 	andgt	r0, r0, sp
    1754:	0300000d 	movweq	r0, #13
    1758:	9f7f7400 	svcls	0x007f7400
    175c:	00000dc0 	andeq	r0, r0, r0, asr #27
    1760:	00000e04 	andeq	r0, r0, r4, lsl #28
    1764:	00540001 	subseq	r0, r4, r1
    1768:	00000000 	andeq	r0, r0, r0
    176c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1770:	3400000e 	strcc	r0, [r0], #-14
    1774:	0200000e 	andeq	r0, r0, #14
    1778:	349f3000 	ldrcc	r3, [pc], #0	; 1780 <ABORT_STACK_SIZE+0x1380>
    177c:	7400000e 	strvc	r0, [r0], #-14
    1780:	0100000e 	tsteq	r0, lr
    1784:	0e745300 	cdpeq	3, 7, cr5, cr4, cr0, {0}
    1788:	0ee40000 	cdpeq	0, 14, cr0, cr4, cr0, {0}
    178c:	00030000 	andeq	r0, r3, r0
    1790:	e49f7873 	ldr	r7, [pc], #2163	; 1798 <ABORT_STACK_SIZE+0x1398>
    1794:	f800000e 			; <UNDEFINED> instruction: 0xf800000e
    1798:	0100000e 	tsteq	r0, lr
    179c:	0ef85300 	cdpeq	3, 15, cr5, cr8, cr0, {0}
    17a0:	0f080000 	svceq	0x00080000
    17a4:	00030000 	andeq	r0, r3, r0
    17a8:	089f7f73 	ldmeq	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    17ac:	1400000f 	strne	r0, [r0], #-15
    17b0:	0100000f 	tsteq	r0, pc
    17b4:	00005300 	andeq	r5, r0, r0, lsl #6
    17b8:	00000000 	andeq	r0, r0, r0
    17bc:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    17c0:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    17c4:	00040000 	andeq	r0, r4, r0
    17c8:	9f244a41 	svcls	0x00244a41
    17cc:	00000e34 	andeq	r0, r0, r4, lsr lr
    17d0:	00000ed4 	ldrdeq	r0, [r0], -r4
    17d4:	64720003 	ldrbtvs	r0, [r2], #-3
    17d8:	000ed49f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
    17dc:	000ee400 	andeq	lr, lr, r0, lsl #8
    17e0:	71000300 	mrsvc	r0, LR_irq
    17e4:	0ef09f64 	cdpeq	15, 15, cr9, cr0, cr4, {3}
    17e8:	0f180000 	svceq	0x00180000
    17ec:	00010000 	andeq	r0, r1, r0
    17f0:	00000051 	andeq	r0, r0, r1, asr r0
    17f4:	00000000 	andeq	r0, r0, r0
    17f8:	000f1800 	andeq	r1, pc, r0, lsl #16
    17fc:	000f2000 	andeq	r2, pc, r0
    1800:	53000100 	movwpl	r0, #256	; 0x100
    1804:	00000f20 	andeq	r0, r0, r0, lsr #30
    1808:	00000fa8 	andeq	r0, r0, r8, lsr #31
    180c:	78730003 	ldmdavc	r3!, {r0, r1}^
    1810:	000fcc9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    1814:	000fe000 	andeq	lr, pc, r0
    1818:	53000100 	movwpl	r0, #256	; 0x100
    181c:	00000fe0 	andeq	r0, r0, r0, ror #31
    1820:	00000ff4 	strdeq	r0, [r0], -r4
    1824:	7f730003 	svcvc	0x00730003
    1828:	000ff49f 	muleq	pc, pc, r4	; <UNPREDICTABLE>
    182c:	00100000 	andseq	r0, r0, r0
    1830:	53000100 	movwpl	r0, #256	; 0x100
	...
    183c:	00000f18 	andeq	r0, r0, r8, lsl pc
    1840:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1844:	64720003 	ldrbtvs	r0, [r2], #-3
    1848:	000fa89f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    184c:	000fb000 	andeq	fp, pc, r0
    1850:	72000300 	andvc	r0, r0, #0, 6
    1854:	0fb09f68 	svceq	0x00b09f68
    1858:	0fb80000 	svceq	0x00b80000
    185c:	00030000 	andeq	r0, r3, r0
    1860:	b89f6c72 	ldmlt	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
    1864:	bc00000f 	stclt	0, cr0, [r0], {15}
    1868:	0300000f 	movweq	r0, #15
    186c:	9f707200 	svcls	0x00707200
    1870:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1874:	00000fc0 	andeq	r0, r0, r0, asr #31
    1878:	70710003 	rsbsvc	r0, r1, r3
    187c:	000fd89f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    1880:	00100400 	andseq	r0, r0, r0, lsl #8
    1884:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1890:	00001004 	andeq	r1, r0, r4
    1894:	00001040 	andeq	r1, r0, r0, asr #32
    1898:	40530001 	subsmi	r0, r3, r1
    189c:	cc000010 	stcgt	0, cr0, [r0], {16}
    18a0:	03000010 	movweq	r0, #16
    18a4:	9f787300 	svcls	0x00787300
    18a8:	000010d0 	ldrdeq	r1, [r0], -r0
    18ac:	000010e4 	andeq	r1, r0, r4, ror #1
    18b0:	e4530001 	ldrb	r0, [r3], #-1
    18b4:	f8000010 			; <UNDEFINED> instruction: 0xf8000010
    18b8:	03000010 	movweq	r0, #16
    18bc:	9f7f7300 	svcls	0x007f7300
    18c0:	000010f8 	strdeq	r1, [r0], -r8
    18c4:	00001110 	andeq	r1, r0, r0, lsl r1
    18c8:	00530001 	subseq	r0, r3, r1
    18cc:	00000000 	andeq	r0, r0, r0
    18d0:	04000000 	streq	r0, [r0], #-0
    18d4:	c0000010 	andgt	r0, r0, r0, lsl r0
    18d8:	03000010 	movweq	r0, #16
    18dc:	9f647200 	svcls	0x00647200
    18e0:	000010c0 	andeq	r1, r0, r0, asr #1
    18e4:	000010cc 	andeq	r1, r0, ip, asr #1
    18e8:	64710003 	ldrbtvs	r0, [r1], #-3
    18ec:	0010dc9f 	mulseq	r0, pc, ip	; <UNPREDICTABLE>
    18f0:	00111000 	andseq	r1, r1, r0
    18f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1900:	00001110 	andeq	r1, r0, r0, lsl r1
    1904:	00001118 	andeq	r1, r0, r8, lsl r1
    1908:	18510001 	ldmdane	r1, {r0}^
    190c:	28000011 	stmdacs	r0, {r0, r4}
    1910:	03000011 	movweq	r0, #17
    1914:	9f7f7100 	svcls	0x007f7100
    1918:	00001128 	andeq	r1, r0, r8, lsr #2
    191c:	00001138 	andeq	r1, r0, r8, lsr r1
    1920:	00510001 	subseq	r0, r1, r1
    1924:	00000000 	andeq	r0, r0, r0
    1928:	10000000 	andne	r0, r0, r0
    192c:	44000011 	strmi	r0, [r0], #-17	; 0xffffffef
    1930:	01000011 	tsteq	r0, r1, lsl r0
    1934:	00005200 	andeq	r5, r0, r0, lsl #4
    1938:	00000000 	andeq	r0, r0, r0
    193c:	11300000 	teqne	r0, r0
    1940:	11480000 	mrsne	r0, (UNDEF: 72)
    1944:	00020000 	andeq	r0, r2, r0
    1948:	11489f30 	cmpne	r8, r0, lsr pc
    194c:	166c0000 	strbtne	r0, [ip], -r0
    1950:	00020000 	andeq	r0, r2, r0
    1954:	00009f31 	andeq	r9, r0, r1, lsr pc
    1958:	00000000 	andeq	r0, r0, r0
    195c:	11480000 	mrsne	r0, (UNDEF: 72)
    1960:	11500000 	cmpne	r0, r0
    1964:	00020000 	andeq	r0, r2, r0
    1968:	11509f30 	cmpne	r0, r0, lsr pc
    196c:	11580000 	cmpne	r8, r0
    1970:	00010000 	andeq	r0, r1, r0
    1974:	00115853 	andseq	r5, r1, r3, asr r8
    1978:	0011e400 	andseq	lr, r1, r0, lsl #8
    197c:	73000300 	movwvc	r0, #768	; 0x300
    1980:	12089f78 	andne	r9, r8, #120, 30	; 0x1e0
    1984:	121c0000 	andsne	r0, ip, #0
    1988:	00010000 	andeq	r0, r1, r0
    198c:	00121c53 	andseq	r1, r2, r3, asr ip
    1990:	00123000 	andseq	r3, r2, r0
    1994:	73000300 	movwvc	r0, #768	; 0x300
    1998:	12309f7f 	eorsne	r9, r0, #508	; 0x1fc
    199c:	123c0000 	eorsne	r0, ip, #0
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00000053 	andeq	r0, r0, r3, asr r0
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	00114800 	andseq	r4, r1, r0, lsl #16
    19b0:	00115000 	andseq	r5, r1, r0
    19b4:	0c000600 	stceq	6, cr0, [r0], {-0}
    19b8:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
    19bc:	0011509f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    19c0:	0011e400 	andseq	lr, r1, r0, lsl #8
    19c4:	72000300 	andvc	r0, r0, #0, 6
    19c8:	11e49f64 	mvnne	r9, r4, ror #30
    19cc:	11ec0000 	mvnne	r0, r0
    19d0:	00030000 	andeq	r0, r3, r0
    19d4:	ec9f6872 	ldc	8, cr6, [pc], {114}	; 0x72
    19d8:	f0000011 			; <UNDEFINED> instruction: 0xf0000011
    19dc:	03000011 	movweq	r0, #17
    19e0:	9f6c7200 	svcls	0x006c7200
    19e4:	000011f0 	strdeq	r1, [r0], -r0
    19e8:	000011f8 	strdeq	r1, [r0], -r8
    19ec:	70720003 	rsbsvc	r0, r2, r3
    19f0:	0011f89f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    19f4:	0011fc00 	andseq	pc, r1, r0, lsl #24
    19f8:	72000300 	andvc	r0, r0, #0, 6
    19fc:	11fc9f74 	mvnsne	r9, r4, ror pc
    1a00:	12000000 	andne	r0, r0, #0
    1a04:	00030000 	andeq	r0, r3, r0
    1a08:	149f7471 	ldrne	r7, [pc], #1137	; 1a10 <ABORT_STACK_SIZE+0x1610>
    1a0c:	78000012 	stmdavc	r0, {r1, r4}
    1a10:	01000012 	tsteq	r0, r2, lsl r0
    1a14:	00005100 	andeq	r5, r0, r0, lsl #2
    1a18:	00000000 	andeq	r0, r0, r0
    1a1c:	14300000 	ldrtne	r0, [r0], #-0
    1a20:	14340000 	ldrtne	r0, [r4], #-0
    1a24:	00020000 	andeq	r0, r2, r0
    1a28:	14349f30 	ldrtne	r9, [r4], #-3888	; 0xfffff0d0
    1a2c:	14380000 	ldrtne	r0, [r8], #-0
    1a30:	00020000 	andeq	r0, r2, r0
    1a34:	14389f31 	ldrtne	r9, [r8], #-3889	; 0xfffff0cf
    1a38:	143c0000 	ldrtne	r0, [ip], #-0
    1a3c:	00020000 	andeq	r0, r2, r0
    1a40:	143c9f32 	ldrtne	r9, [ip], #-3890	; 0xfffff0ce
    1a44:	14400000 	strbne	r0, [r0], #-0
    1a48:	00020000 	andeq	r0, r2, r0
    1a4c:	14409f33 	strbne	r9, [r0], #-3891	; 0xfffff0cd
    1a50:	166c0000 	strbtne	r0, [ip], -r0
    1a54:	00020000 	andeq	r0, r2, r0
    1a58:	00009f34 	andeq	r9, r0, r4, lsr pc
    1a5c:	00000000 	andeq	r0, r0, r0
    1a60:	14300000 	ldrtne	r0, [r0], #-0
    1a64:	14340000 	ldrtne	r0, [r4], #-0
    1a68:	00060000 	andeq	r0, r6, r0
    1a6c:	0013540c 	andseq	r5, r3, ip, lsl #8
    1a70:	14349f44 	ldrtne	r9, [r4], #-3908	; 0xfffff0bc
    1a74:	14380000 	ldrtne	r0, [r8], #-0
    1a78:	00060000 	andeq	r0, r6, r0
    1a7c:	0013580c 	andseq	r5, r3, ip, lsl #16
    1a80:	14389f44 	ldrtne	r9, [r8], #-3908	; 0xfffff0bc
    1a84:	143c0000 	ldrtne	r0, [ip], #-0
    1a88:	00060000 	andeq	r0, r6, r0
    1a8c:	00135c0c 	andseq	r5, r3, ip, lsl #24
    1a90:	143c9f44 	ldrtne	r9, [ip], #-3908	; 0xfffff0bc
    1a94:	166c0000 	strbtne	r0, [ip], -r0
    1a98:	00060000 	andeq	r0, r6, r0
    1a9c:	0013600c 	andseq	r6, r3, ip
    1aa0:	00009f44 	andeq	r9, r0, r4, asr #30
    1aa4:	00000000 	andeq	r0, r0, r0
    1aa8:	12380000 	eorsne	r0, r8, #0
    1aac:	12840000 	addne	r0, r4, #0
    1ab0:	00020000 	andeq	r0, r2, r0
    1ab4:	12849f30 	addne	r9, r4, #48, 30	; 0xc0
    1ab8:	12e40000 	rscne	r0, r4, #0
    1abc:	00020000 	andeq	r0, r2, r0
    1ac0:	12e49f31 	rscne	r9, r4, #49, 30	; 0xc4
    1ac4:	12ec0000 	rscne	r0, ip, #0
    1ac8:	00020000 	andeq	r0, r2, r0
    1acc:	12ec9f32 	rscne	r9, ip, #50, 30	; 0xc8
    1ad0:	12f40000 	rscsne	r0, r4, #0
    1ad4:	00020000 	andeq	r0, r2, r0
    1ad8:	12f49f33 	rscsne	r9, r4, #51, 30	; 0xcc
    1adc:	166c0000 	strbtne	r0, [ip], -r0
    1ae0:	00020000 	andeq	r0, r2, r0
    1ae4:	00009f34 	andeq	r9, r0, r4, lsr pc
    1ae8:	00000000 	andeq	r0, r0, r0
    1aec:	12380000 	eorsne	r0, r8, #0
    1af0:	12840000 	addne	r0, r4, #0
    1af4:	00060000 	andeq	r0, r6, r0
    1af8:	0012c40c 	andseq	ip, r2, ip, lsl #8
    1afc:	12849f44 	addne	r9, r4, #68, 30	; 0x110
    1b00:	12e40000 	rscne	r0, r4, #0
    1b04:	00060000 	andeq	r0, r6, r0
    1b08:	0012c80c 	andseq	ip, r2, ip, lsl #16
    1b0c:	12e49f44 	rscne	r9, r4, #68, 30	; 0x110
    1b10:	12ec0000 	rscne	r0, ip, #0
    1b14:	00060000 	andeq	r0, r6, r0
    1b18:	0012cc0c 	andseq	ip, r2, ip, lsl #24
    1b1c:	12ec9f44 	rscne	r9, ip, #68, 30	; 0x110
    1b20:	166c0000 	strbtne	r0, [ip], -r0
    1b24:	00060000 	andeq	r0, r6, r0
    1b28:	0012d00c 	andseq	sp, r2, ip
    1b2c:	00009f44 	andeq	r9, r0, r4, asr #30
    1b30:	00000000 	andeq	r0, r0, r0
    1b34:	12f40000 	rscsne	r0, r4, #0
    1b38:	12fc0000 	rscsne	r0, ip, #0
    1b3c:	00020000 	andeq	r0, r2, r0
    1b40:	12fc9f30 	rscsne	r9, ip, #48, 30	; 0xc0
    1b44:	13040000 	movwne	r0, #16384	; 0x4000
    1b48:	00020000 	andeq	r0, r2, r0
    1b4c:	13049f33 	movwne	r9, #20275	; 0x4f33
    1b50:	166c0000 	strbtne	r0, [ip], -r0
    1b54:	00020000 	andeq	r0, r2, r0
    1b58:	00009f34 	andeq	r9, r0, r4, lsr pc
    1b5c:	00000000 	andeq	r0, r0, r0
    1b60:	12f40000 	rscsne	r0, r4, #0
    1b64:	12fc0000 	rscsne	r0, ip, #0
    1b68:	00060000 	andeq	r0, r6, r0
    1b6c:	0012d40c 	andseq	sp, r2, ip, lsl #8
    1b70:	12fc9f44 	rscsne	r9, ip, #68, 30	; 0x110
    1b74:	166c0000 	strbtne	r0, [ip], -r0
    1b78:	00060000 	andeq	r0, r6, r0
    1b7c:	0012e00c 	andseq	lr, r2, ip
    1b80:	00009f44 	andeq	r9, r0, r4, asr #30
    1b84:	00000000 	andeq	r0, r0, r0
    1b88:	13040000 	movwne	r0, #16384	; 0x4000
    1b8c:	130c0000 	movwne	r0, #49152	; 0xc000
    1b90:	00020000 	andeq	r0, r2, r0
    1b94:	130c9f30 	movwne	r9, #53040	; 0xcf30
    1b98:	13140000 	tstne	r4, #0
    1b9c:	00020000 	andeq	r0, r2, r0
    1ba0:	13149f31 	tstne	r4, #49, 30	; 0xc4
    1ba4:	131c0000 	tstne	ip, #0
    1ba8:	00020000 	andeq	r0, r2, r0
    1bac:	131c9f32 	tstne	ip, #50, 30	; 0xc8
    1bb0:	166c0000 	strbtne	r0, [ip], -r0
    1bb4:	00020000 	andeq	r0, r2, r0
    1bb8:	00009f34 	andeq	r9, r0, r4, lsr pc
    1bbc:	00000000 	andeq	r0, r0, r0
    1bc0:	13040000 	movwne	r0, #16384	; 0x4000
    1bc4:	130c0000 	movwne	r0, #49152	; 0xc000
    1bc8:	00060000 	andeq	r0, r6, r0
    1bcc:	0012e40c 	andseq	lr, r2, ip, lsl #8
    1bd0:	130c9f44 	movwne	r9, #53060	; 0xcf44
    1bd4:	13140000 	tstne	r4, #0
    1bd8:	00060000 	andeq	r0, r6, r0
    1bdc:	0012e80c 	andseq	lr, r2, ip, lsl #16
    1be0:	13149f44 	tstne	r4, #68, 30	; 0x110
    1be4:	131c0000 	tstne	ip, #0
    1be8:	00060000 	andeq	r0, r6, r0
    1bec:	0012ec0c 	andseq	lr, r2, ip, lsl #24
    1bf0:	131c9f44 	tstne	ip, #68, 30	; 0x110
    1bf4:	166c0000 	strbtne	r0, [ip], -r0
    1bf8:	00060000 	andeq	r0, r6, r0
    1bfc:	0012f00c 	andseq	pc, r2, ip
    1c00:	00009f44 	andeq	r9, r0, r4, asr #30
    1c04:	00000000 	andeq	r0, r0, r0
    1c08:	131c0000 	tstne	ip, #0
    1c0c:	135c0000 	cmpne	ip, #0
    1c10:	00020000 	andeq	r0, r2, r0
    1c14:	135c9f31 	cmpne	ip, #49, 30	; 0xc4
    1c18:	13640000 	cmnne	r4, #0
    1c1c:	00020000 	andeq	r0, r2, r0
    1c20:	13649f32 	cmnne	r4, #50, 30	; 0xc8
    1c24:	136c0000 	cmnne	ip, #0
    1c28:	00020000 	andeq	r0, r2, r0
    1c2c:	136c9f33 	cmnne	ip, #51, 30	; 0xcc
    1c30:	166c0000 	strbtne	r0, [ip], -r0
    1c34:	00020000 	andeq	r0, r2, r0
    1c38:	00009f34 	andeq	r9, r0, r4, lsr pc
    1c3c:	00000000 	andeq	r0, r0, r0
    1c40:	131c0000 	tstne	ip, #0
    1c44:	135c0000 	cmpne	ip, #0
    1c48:	00060000 	andeq	r0, r6, r0
    1c4c:	0012f80c 	andseq	pc, r2, ip, lsl #16
    1c50:	135c9f44 	cmpne	ip, #68, 30	; 0x110
    1c54:	13640000 	cmnne	r4, #0
    1c58:	00060000 	andeq	r0, r6, r0
    1c5c:	0012fc0c 	andseq	pc, r2, ip, lsl #24
    1c60:	13649f44 	cmnne	r4, #68, 30	; 0x110
    1c64:	166c0000 	strbtne	r0, [ip], -r0
    1c68:	00060000 	andeq	r0, r6, r0
    1c6c:	0013000c 	andseq	r0, r3, ip
    1c70:	00009f44 	andeq	r9, r0, r4, asr #30
    1c74:	00000000 	andeq	r0, r0, r0
    1c78:	136c0000 	cmnne	ip, #0
    1c7c:	13740000 	cmnne	r4, #0
    1c80:	00020000 	andeq	r0, r2, r0
    1c84:	13749f30 	cmnne	r4, #48, 30	; 0xc0
    1c88:	137c0000 	cmnne	ip, #0
    1c8c:	00020000 	andeq	r0, r2, r0
    1c90:	137c9f32 	cmnne	ip, #50, 30	; 0xc8
    1c94:	138c0000 	orrne	r0, ip, #0
    1c98:	00020000 	andeq	r0, r2, r0
    1c9c:	138c9f33 	orrne	r9, ip, #51, 30	; 0xcc
    1ca0:	166c0000 	strbtne	r0, [ip], -r0
    1ca4:	00020000 	andeq	r0, r2, r0
    1ca8:	00009f34 	andeq	r9, r0, r4, lsr pc
    1cac:	00000000 	andeq	r0, r0, r0
    1cb0:	136c0000 	cmnne	ip, #0
    1cb4:	13740000 	cmnne	r4, #0
    1cb8:	00060000 	andeq	r0, r6, r0
    1cbc:	0013040c 	andseq	r0, r3, ip, lsl #8
    1cc0:	13749f44 	cmnne	r4, #68, 30	; 0x110
    1cc4:	137c0000 	cmnne	ip, #0
    1cc8:	00060000 	andeq	r0, r6, r0
    1ccc:	00130c0c 	andseq	r0, r3, ip, lsl #24
    1cd0:	137c9f44 	cmnne	ip, #68, 30	; 0x110
    1cd4:	166c0000 	strbtne	r0, [ip], -r0
    1cd8:	00060000 	andeq	r0, r6, r0
    1cdc:	0013100c 	andseq	r1, r3, ip
    1ce0:	00009f44 	andeq	r9, r0, r4, asr #30
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	138c0000 	orrne	r0, ip, #0
    1cec:	13940000 	orrsne	r0, r4, #0
    1cf0:	00020000 	andeq	r0, r2, r0
    1cf4:	13949f30 	orrsne	r9, r4, #48, 30	; 0xc0
    1cf8:	139c0000 	orrsne	r0, ip, #0
    1cfc:	00020000 	andeq	r0, r2, r0
    1d00:	139c9f31 	orrsne	r9, ip, #49, 30	; 0xc4
    1d04:	13a40000 			; <UNDEFINED> instruction: 0x13a40000
    1d08:	00020000 	andeq	r0, r2, r0
    1d0c:	13a49f32 			; <UNDEFINED> instruction: 0x13a49f32
    1d10:	13c40000 	bicne	r0, r4, #0
    1d14:	00020000 	andeq	r0, r2, r0
    1d18:	13c49f33 	bicne	r9, r4, #51, 30	; 0xcc
    1d1c:	166c0000 	strbtne	r0, [ip], -r0
    1d20:	00020000 	andeq	r0, r2, r0
    1d24:	00009f34 	andeq	r9, r0, r4, lsr pc
    1d28:	00000000 	andeq	r0, r0, r0
    1d2c:	138c0000 	orrne	r0, ip, #0
    1d30:	13940000 	orrsne	r0, r4, #0
    1d34:	00060000 	andeq	r0, r6, r0
    1d38:	0013140c 	andseq	r1, r3, ip, lsl #8
    1d3c:	13949f44 	orrsne	r9, r4, #68, 30	; 0x110
    1d40:	139c0000 	orrsne	r0, ip, #0
    1d44:	00060000 	andeq	r0, r6, r0
    1d48:	0013180c 	andseq	r1, r3, ip, lsl #16
    1d4c:	139c9f44 	orrsne	r9, ip, #68, 30	; 0x110
    1d50:	13a40000 			; <UNDEFINED> instruction: 0x13a40000
    1d54:	00060000 	andeq	r0, r6, r0
    1d58:	00131c0c 	andseq	r1, r3, ip, lsl #24
    1d5c:	13a49f44 			; <UNDEFINED> instruction: 0x13a49f44
    1d60:	166c0000 	strbtne	r0, [ip], -r0
    1d64:	00060000 	andeq	r0, r6, r0
    1d68:	0013200c 	andseq	r2, r3, ip
    1d6c:	00009f44 	andeq	r9, r0, r4, asr #30
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	13c40000 	bicne	r0, r4, #0
    1d78:	13cc0000 	bicne	r0, ip, #0
    1d7c:	00020000 	andeq	r0, r2, r0
    1d80:	13cc9f31 	bicne	r9, ip, #49, 30	; 0xc4
    1d84:	13d40000 	bicsne	r0, r4, #0
    1d88:	00020000 	andeq	r0, r2, r0
    1d8c:	13d49f32 	bicsne	r9, r4, #50, 30	; 0xc8
    1d90:	13dc0000 	bicsne	r0, ip, #0
    1d94:	00020000 	andeq	r0, r2, r0
    1d98:	13dc9f33 	bicsne	r9, ip, #51, 30	; 0xcc
    1d9c:	166c0000 	strbtne	r0, [ip], -r0
    1da0:	00020000 	andeq	r0, r2, r0
    1da4:	00009f34 	andeq	r9, r0, r4, lsr pc
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	13c40000 	bicne	r0, r4, #0
    1db0:	13cc0000 	bicne	r0, ip, #0
    1db4:	00060000 	andeq	r0, r6, r0
    1db8:	0013280c 	andseq	r2, r3, ip, lsl #16
    1dbc:	13cc9f44 	bicne	r9, ip, #68, 30	; 0x110
    1dc0:	13d40000 	bicsne	r0, r4, #0
    1dc4:	00060000 	andeq	r0, r6, r0
    1dc8:	00132c0c 	andseq	r2, r3, ip, lsl #24
    1dcc:	13d49f44 	bicsne	r9, r4, #68, 30	; 0x110
    1dd0:	166c0000 	strbtne	r0, [ip], -r0
    1dd4:	00060000 	andeq	r0, r6, r0
    1dd8:	0013300c 	andseq	r3, r3, ip
    1ddc:	00009f44 	andeq	r9, r0, r4, asr #30
    1de0:	00000000 	andeq	r0, r0, r0
    1de4:	13dc0000 	bicsne	r0, ip, #0
    1de8:	13e40000 	mvnne	r0, #0
    1dec:	00020000 	andeq	r0, r2, r0
    1df0:	13e49f30 	mvnne	r9, #48, 30	; 0xc0
    1df4:	13ec0000 	mvnne	r0, #0
    1df8:	00020000 	andeq	r0, r2, r0
    1dfc:	13ec9f31 	mvnne	r9, #49, 30	; 0xc4
    1e00:	14180000 	ldrne	r0, [r8], #-0
    1e04:	00020000 	andeq	r0, r2, r0
    1e08:	14189f32 	ldrne	r9, [r8], #-3890	; 0xfffff0ce
    1e0c:	141c0000 	ldrne	r0, [ip], #-0
    1e10:	00020000 	andeq	r0, r2, r0
    1e14:	141c9f33 	ldrne	r9, [ip], #-3891	; 0xfffff0cd
    1e18:	166c0000 	strbtne	r0, [ip], -r0
    1e1c:	00020000 	andeq	r0, r2, r0
    1e20:	00009f34 	andeq	r9, r0, r4, lsr pc
    1e24:	00000000 	andeq	r0, r0, r0
    1e28:	13dc0000 	bicsne	r0, ip, #0
    1e2c:	13e40000 	mvnne	r0, #0
    1e30:	00060000 	andeq	r0, r6, r0
    1e34:	0013340c 	andseq	r3, r3, ip, lsl #8
    1e38:	13e49f44 	mvnne	r9, #68, 30	; 0x110
    1e3c:	13ec0000 	mvnne	r0, #0
    1e40:	00060000 	andeq	r0, r6, r0
    1e44:	0013380c 	andseq	r3, r3, ip, lsl #16
    1e48:	13ec9f44 	mvnne	r9, #68, 30	; 0x110
    1e4c:	14180000 	ldrne	r0, [r8], #-0
    1e50:	00060000 	andeq	r0, r6, r0
    1e54:	00133c0c 	andseq	r3, r3, ip, lsl #24
    1e58:	14189f44 	ldrne	r9, [r8], #-3908	; 0xfffff0bc
    1e5c:	166c0000 	strbtne	r0, [ip], -r0
    1e60:	00060000 	andeq	r0, r6, r0
    1e64:	0013400c 	andseq	r4, r3, ip
    1e68:	00009f44 	andeq	r9, r0, r4, asr #30
    1e6c:	00000000 	andeq	r0, r0, r0
    1e70:	141c0000 	ldrne	r0, [ip], #-0
    1e74:	14240000 	strtne	r0, [r4], #-0
    1e78:	00020000 	andeq	r0, r2, r0
    1e7c:	14249f30 	strtne	r9, [r4], #-3888	; 0xfffff0d0
    1e80:	14280000 	strtne	r0, [r8], #-0
    1e84:	00020000 	andeq	r0, r2, r0
    1e88:	14289f31 	strtne	r9, [r8], #-3889	; 0xfffff0cf
    1e8c:	142c0000 	strtne	r0, [ip], #-0
    1e90:	00020000 	andeq	r0, r2, r0
    1e94:	142c9f32 	strtne	r9, [ip], #-3890	; 0xfffff0ce
    1e98:	14300000 	ldrtne	r0, [r0], #-0
    1e9c:	00020000 	andeq	r0, r2, r0
    1ea0:	14309f33 	ldrtne	r9, [r0], #-3891	; 0xfffff0cd
    1ea4:	166c0000 	strbtne	r0, [ip], -r0
    1ea8:	00020000 	andeq	r0, r2, r0
    1eac:	00009f34 	andeq	r9, r0, r4, lsr pc
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	141c0000 	ldrne	r0, [ip], #-0
    1eb8:	14240000 	strtne	r0, [r4], #-0
    1ebc:	00060000 	andeq	r0, r6, r0
    1ec0:	0013440c 	andseq	r4, r3, ip, lsl #8
    1ec4:	14249f44 	strtne	r9, [r4], #-3908	; 0xfffff0bc
    1ec8:	14280000 	strtne	r0, [r8], #-0
    1ecc:	00060000 	andeq	r0, r6, r0
    1ed0:	0013480c 	andseq	r4, r3, ip, lsl #16
    1ed4:	14289f44 	strtne	r9, [r8], #-3908	; 0xfffff0bc
    1ed8:	142c0000 	strtne	r0, [ip], #-0
    1edc:	00060000 	andeq	r0, r6, r0
    1ee0:	00134c0c 	andseq	r4, r3, ip, lsl #24
    1ee4:	142c9f44 	strtne	r9, [ip], #-3908	; 0xfffff0bc
    1ee8:	166c0000 	strbtne	r0, [ip], -r0
    1eec:	00060000 	andeq	r0, r6, r0
    1ef0:	0013500c 	andseq	r5, r3, ip
    1ef4:	00009f44 	andeq	r9, r0, r4, asr #30
    1ef8:	00000000 	andeq	r0, r0, r0
    1efc:	14400000 	strbne	r0, [r0], #-0
    1f00:	14440000 	strbne	r0, [r4], #-0
    1f04:	00020000 	andeq	r0, r2, r0
    1f08:	14449f30 	strbne	r9, [r4], #-3888	; 0xfffff0d0
    1f0c:	144c0000 	strbne	r0, [ip], #-0
    1f10:	00010000 	andeq	r0, r1, r0
    1f14:	00144c56 	andseq	r4, r4, r6, asr ip
    1f18:	0014d800 	andseq	sp, r4, r0, lsl #16
    1f1c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    1f20:	14fc9f78 	ldrbtne	r9, [ip], #3960	; 0xf78
    1f24:	15100000 	ldrne	r0, [r0, #-0]
    1f28:	00010000 	andeq	r0, r1, r0
    1f2c:	00151056 	andseq	r1, r5, r6, asr r0
    1f30:	00152400 	andseq	r2, r5, r0, lsl #8
    1f34:	76000300 	strvc	r0, [r0], -r0, lsl #6
    1f38:	15249f7f 	strne	r9, [r4, #-3967]!	; 0xfffff081
    1f3c:	153c0000 	ldrne	r0, [ip, #-0]!
    1f40:	00010000 	andeq	r0, r1, r0
    1f44:	00000056 	andeq	r0, r0, r6, asr r0
    1f48:	00000000 	andeq	r0, r0, r0
    1f4c:	00144000 	andseq	r4, r4, r0
    1f50:	00144400 	andseq	r4, r4, r0, lsl #8
    1f54:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f58:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
    1f5c:	0014449f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1f60:	0014d800 	andseq	sp, r4, r0, lsl #16
    1f64:	73000300 	movwvc	r0, #768	; 0x300
    1f68:	14d89f64 	ldrbne	r9, [r8], #3940	; 0xf64
    1f6c:	14e00000 	strbtne	r0, [r0], #0
    1f70:	00030000 	andeq	r0, r3, r0
    1f74:	e09f6873 	adds	r6, pc, r3, ror r8	; <UNPREDICTABLE>
    1f78:	e4000014 	str	r0, [r0], #-20	; 0xffffffec
    1f7c:	03000014 	movweq	r0, #20
    1f80:	9f6c7300 	svcls	0x006c7300
    1f84:	000014e4 	andeq	r1, r0, r4, ror #9
    1f88:	000014ec 	andeq	r1, r0, ip, ror #9
    1f8c:	70730003 	rsbsvc	r0, r3, r3
    1f90:	0014ec9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1f94:	0014f000 	andseq	pc, r4, r0
    1f98:	73000300 	movwvc	r0, #768	; 0x300
    1f9c:	14f09f74 	ldrbtne	r9, [r0], #3956	; 0xf74
    1fa0:	14f40000 	ldrbtne	r0, [r4], #0
    1fa4:	00030000 	andeq	r0, r3, r0
    1fa8:	089f7472 	ldmeq	pc, {r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
    1fac:	30000015 	andcc	r0, r0, r5, lsl r0
    1fb0:	01000015 	tsteq	r0, r5, lsl r0
    1fb4:	00005200 	andeq	r5, r0, r0, lsl #4
    1fb8:	00000000 	andeq	r0, r0, r0
    1fbc:	153c0000 	ldrne	r0, [ip, #-0]!
    1fc0:	157c0000 	ldrbne	r0, [ip, #-0]!
    1fc4:	00010000 	andeq	r0, r1, r0
    1fc8:	00157c53 	andseq	r7, r5, r3, asr ip
    1fcc:	00160c00 	andseq	r0, r6, r0, lsl #24
    1fd0:	73000300 	movwvc	r0, #768	; 0x300
    1fd4:	160c9f78 			; <UNDEFINED> instruction: 0x160c9f78
    1fd8:	16240000 	strtne	r0, [r4], -r0
    1fdc:	00010000 	andeq	r0, r1, r0
    1fe0:	00162453 	andseq	r2, r6, r3, asr r4
    1fe4:	00163800 	andseq	r3, r6, r0, lsl #16
    1fe8:	73000300 	movwvc	r0, #768	; 0x300
    1fec:	16389f7f 	shsub16ne	r9, r8, pc	; <UNPREDICTABLE>
    1ff0:	16470000 	strbne	r0, [r7], -r0
    1ff4:	00010000 	andeq	r0, r1, r0
    1ff8:	00000053 	andeq	r0, r0, r3, asr r0
    1ffc:	00000000 	andeq	r0, r0, r0
    2000:	00153c00 	andseq	r3, r5, r0, lsl #24
    2004:	0015fc00 	andseq	pc, r5, r0, lsl #24
    2008:	72000300 	andvc	r0, r0, #0, 6
    200c:	15fc9f64 	ldrbne	r9, [ip, #3940]!	; 0xf64
    2010:	160c0000 	strne	r0, [ip], -r0
    2014:	00030000 	andeq	r0, r3, r0
    2018:	1c9f6471 	cfldrsne	mvf6, [pc], {113}	; 0x71
    201c:	47000016 	smladmi	r0, r6, r0, r0
    2020:	01000016 	tsteq	r0, r6, lsl r0
    2024:	00005100 	andeq	r5, r0, r0, lsl #2
    2028:	00000000 	andeq	r0, r0, r0
    202c:	16880000 	strne	r0, [r8], r0
    2030:	17480000 	strbne	r0, [r8, -r0]
    2034:	00010000 	andeq	r0, r1, r0
    2038:	00000056 	andeq	r0, r0, r6, asr r0
    203c:	00000000 	andeq	r0, r0, r0
    2040:	00168800 	andseq	r8, r6, r0, lsl #16
    2044:	00169000 	andseq	r9, r6, r0
    2048:	30000200 	andcc	r0, r0, r0, lsl #4
    204c:	0016909f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    2050:	00169800 	andseq	r9, r6, r0, lsl #16
    2054:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    2058:	00001698 	muleq	r0, r8, r6
    205c:	0000169c 	muleq	r0, ip, r6
    2060:	7f740003 	svcvc	0x00740003
    2064:	00169c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    2068:	00174800 	andseq	r4, r7, r0, lsl #16
    206c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    2078:	00001764 	andeq	r1, r0, r4, ror #14
    207c:	00001840 	andeq	r1, r0, r0, asr #16
    2080:	00560001 	subseq	r0, r6, r1
    2084:	00000000 	andeq	r0, r0, r0
    2088:	64000000 	strvs	r0, [r0], #-0
    208c:	6c000017 	stcvs	0, cr0, [r0], {23}
    2090:	02000017 	andeq	r0, r0, #23
    2094:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
    2098:	74000017 	strvc	r0, [r0], #-23	; 0xffffffe9
    209c:	01000017 	tsteq	r0, r7, lsl r0
    20a0:	17745400 	ldrbne	r5, [r4, -r0, lsl #8]!
    20a4:	17780000 	ldrbne	r0, [r8, -r0]!
    20a8:	00030000 	andeq	r0, r3, r0
    20ac:	789f7f74 	ldmvc	pc, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    20b0:	bc000017 	stclt	0, cr0, [r0], {23}
    20b4:	01000017 	tsteq	r0, r7, lsl r0
    20b8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    20c4:	00100000 	andseq	r0, r0, r0
    20c8:	00010000 	andeq	r0, r1, r0
    20cc:	00001050 	andeq	r1, r0, r0, asr r0
    20d0:	00001800 	andeq	r1, r0, r0, lsl #16
    20d4:	f3000400 	vshl.u8	d0, d0, d0
    20d8:	009f5001 	addseq	r5, pc, r1
    20dc:	00000000 	andeq	r0, r0, r0
    20e0:	2c000000 	stccs	0, cr0, [r0], {-0}
    20e4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    20e8:	01000000 	mrseq	r0, (UNDEF: 0)
    20ec:	00385000 	eorseq	r5, r8, r0
    20f0:	00440000 	subeq	r0, r4, r0
    20f4:	00040000 	andeq	r0, r4, r0
    20f8:	9f5001f3 	svcls	0x005001f3
	...
    2104:	00000044 	andeq	r0, r0, r4, asr #32
    2108:	0000005c 	andeq	r0, r0, ip, asr r0
    210c:	5c510001 	mrrcpl	0, 0, r0, r1, cr1
    2110:	74000000 	strvc	r0, [r0], #-0
    2114:	04000000 	streq	r0, [r0], #-0
    2118:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    211c:	0000749f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    2120:	00008400 	andeq	r8, r0, r0, lsl #8
    2124:	51000100 	mrspl	r0, (UNDEF: 16)
    2128:	00000084 	andeq	r0, r0, r4, lsl #1
    212c:	00000090 	muleq	r0, r0, r0
    2130:	01f30004 	mvnseq	r0, r4
    2134:	00009f51 	andeq	r9, r0, r1, asr pc
    2138:	00000000 	andeq	r0, r0, r0
    213c:	00900000 	addseq	r0, r0, r0
    2140:	00a80000 	adceq	r0, r8, r0
    2144:	00010000 	andeq	r0, r1, r0
    2148:	0000a851 	andeq	sl, r0, r1, asr r8
    214c:	0000c000 	andeq	ip, r0, r0
    2150:	f3000400 	vshl.u8	d0, d0, d0
    2154:	c09f5101 	addsgt	r5, pc, r1, lsl #2
    2158:	d0000000 	andle	r0, r0, r0
    215c:	01000000 	mrseq	r0, (UNDEF: 0)
    2160:	00d05100 	sbcseq	r5, r0, r0, lsl #2
    2164:	00dc0000 	sbcseq	r0, ip, r0
    2168:	00040000 	andeq	r0, r4, r0
    216c:	9f5101f3 	svcls	0x005101f3
	...
    2178:	000000dc 	ldrdeq	r0, [r0], -ip
    217c:	000000f4 	strdeq	r0, [r0], -r4
    2180:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
    2184:	1c000000 	stcne	0, cr0, [r0], {-0}
    2188:	04000001 	streq	r0, [r0], #-1
    218c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2190:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2194:	00014400 	andeq	r4, r1, r0, lsl #8
    2198:	50000100 	andpl	r0, r0, r0, lsl #2
    219c:	00000144 	andeq	r0, r0, r4, asr #2
    21a0:	00000160 	andeq	r0, r0, r0, ror #2
    21a4:	01f30004 	mvnseq	r0, r4
    21a8:	00009f50 	andeq	r9, r0, r0, asr pc
    21ac:	00000000 	andeq	r0, r0, r0
    21b0:	00dc0000 	sbcseq	r0, ip, r0
    21b4:	00fc0000 	rscseq	r0, ip, r0
    21b8:	00010000 	andeq	r0, r1, r0
    21bc:	0000fc51 	andeq	pc, r0, r1, asr ip	; <UNPREDICTABLE>
    21c0:	00011c00 	andeq	r1, r1, r0, lsl #24
    21c4:	f3000400 	vshl.u8	d0, d0, d0
    21c8:	1c9f5101 	ldfnes	f5, [pc], {1}
    21cc:	3c000001 	stccc	0, cr0, [r0], {1}
    21d0:	01000001 	tsteq	r0, r1
    21d4:	013c5100 	teqeq	ip, r0, lsl #2
    21d8:	01600000 	cmneq	r0, r0
    21dc:	00040000 	andeq	r0, r4, r0
    21e0:	9f5101f3 	svcls	0x005101f3
	...
    21ec:	000000dc 	ldrdeq	r0, [r0], -ip
    21f0:	00000110 	andeq	r0, r0, r0, lsl r1
    21f4:	10520001 	subsne	r0, r2, r1
    21f8:	1c000001 	stcne	0, cr0, [r0], {1}
    21fc:	04000001 	streq	r0, [r0], #-1
    2200:	5201f300 	andpl	pc, r1, #0, 6
    2204:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2208:	00015400 	andeq	r5, r1, r0, lsl #8
    220c:	52000100 	andpl	r0, r0, #0, 2
    2210:	00000154 	andeq	r0, r0, r4, asr r1
    2214:	00000160 	andeq	r0, r0, r0, ror #2
    2218:	01f30004 	mvnseq	r0, r4
    221c:	00009f52 	andeq	r9, r0, r2, asr pc
    2220:	00000000 	andeq	r0, r0, r0
    2224:	01600000 	cmneq	r0, r0
    2228:	01780000 	cmneq	r8, r0
    222c:	00010000 	andeq	r0, r1, r0
    2230:	00017850 	andeq	r7, r1, r0, asr r8
    2234:	0001a400 	andeq	sl, r1, r0, lsl #8
    2238:	f3000400 	vshl.u8	d0, d0, d0
    223c:	a49f5001 	ldrge	r5, [pc], #1	; 2244 <ABORT_STACK_SIZE+0x1e44>
    2240:	d0000001 	andle	r0, r0, r1
    2244:	01000001 	tsteq	r0, r1
    2248:	01d05000 	bicseq	r5, r0, r0
    224c:	01ec0000 	mvneq	r0, r0
    2250:	00040000 	andeq	r0, r4, r0
    2254:	9f5001f3 	svcls	0x005001f3
	...
    2260:	00000160 	andeq	r0, r0, r0, ror #2
    2264:	00000180 	andeq	r0, r0, r0, lsl #3
    2268:	80510001 	subshi	r0, r1, r1
    226c:	a4000001 	strge	r0, [r0], #-1
    2270:	04000001 	streq	r0, [r0], #-1
    2274:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2278:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    227c:	0001c400 	andeq	ip, r1, r0, lsl #8
    2280:	51000100 	mrspl	r0, (UNDEF: 16)
    2284:	000001c4 	andeq	r0, r0, r4, asr #3
    2288:	000001ec 	andeq	r0, r0, ip, ror #3
    228c:	01f30004 	mvnseq	r0, r4
    2290:	00009f51 	andeq	r9, r0, r1, asr pc
    2294:	00000000 	andeq	r0, r0, r0
    2298:	01600000 	cmneq	r0, r0
    229c:	018c0000 	orreq	r0, ip, r0
    22a0:	00010000 	andeq	r0, r1, r0
    22a4:	00018c52 	andeq	r8, r1, r2, asr ip
    22a8:	0001a400 	andeq	sl, r1, r0, lsl #8
    22ac:	f3000400 	vshl.u8	d0, d0, d0
    22b0:	a49f5201 	ldrge	r5, [pc], #513	; 22b8 <ABORT_STACK_SIZE+0x1eb8>
    22b4:	c8000001 	stmdagt	r0, {r0}
    22b8:	01000001 	tsteq	r0, r1
    22bc:	01c85200 	biceq	r5, r8, r0, lsl #4
    22c0:	01ec0000 	mvneq	r0, r0
    22c4:	00040000 	andeq	r0, r4, r0
    22c8:	9f5201f3 	svcls	0x005201f3
	...
    22d4:	000001ec 	andeq	r0, r0, ip, ror #3
    22d8:	00000204 	andeq	r0, r0, r4, lsl #4
    22dc:	04500001 	ldrbeq	r0, [r0], #-1
    22e0:	18000002 	stmdane	r0, {r1}
    22e4:	04000002 	streq	r0, [r0], #-2
    22e8:	5001f300 	andpl	pc, r1, r0, lsl #6
    22ec:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    22f0:	00023400 	andeq	r3, r2, r0, lsl #8
    22f4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2300:	000001ec 	andeq	r0, r0, ip, ror #3
    2304:	0000020c 	andeq	r0, r0, ip, lsl #4
    2308:	0c510001 	mrrceq	0, 0, r0, r1, cr1
    230c:	18000002 	stmdane	r0, {r1}
    2310:	04000002 	streq	r0, [r0], #-2
    2314:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2318:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    231c:	00022800 	andeq	r2, r2, r0, lsl #16
    2320:	51000100 	mrspl	r0, (UNDEF: 16)
    2324:	00000228 	andeq	r0, r0, r8, lsr #4
    2328:	00000234 	andeq	r0, r0, r4, lsr r2
    232c:	01f30004 	mvnseq	r0, r4
    2330:	00009f51 	andeq	r9, r0, r1, asr pc
    2334:	00000000 	andeq	r0, r0, r0
    2338:	02340000 	eorseq	r0, r4, #0
    233c:	02400000 	subeq	r0, r0, #0
    2340:	00010000 	andeq	r0, r1, r0
    2344:	00024050 	andeq	r4, r2, r0, asr r0
    2348:	00025000 	andeq	r5, r2, r0
    234c:	f3000400 	vshl.u8	d0, d0, d0
    2350:	009f5001 	addseq	r5, pc, r1
    2354:	00000000 	andeq	r0, r0, r0
    2358:	50000000 	andpl	r0, r0, r0
    235c:	5c000002 	stcpl	0, cr0, [r0], {2}
    2360:	01000002 	tsteq	r0, r2
    2364:	025c5000 	subseq	r5, ip, #0
    2368:	02680000 	rsbeq	r0, r8, #0
    236c:	00040000 	andeq	r0, r4, r0
    2370:	9f5001f3 	svcls	0x005001f3
	...
    237c:	00000268 	andeq	r0, r0, r8, ror #4
    2380:	00000278 	andeq	r0, r0, r8, ror r2
    2384:	78500001 	ldmdavc	r0, {r0}^
    2388:	80000002 	andhi	r0, r0, r2
    238c:	04000002 	streq	r0, [r0], #-2
    2390:	5001f300 	andpl	pc, r1, r0, lsl #6
    2394:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2398:	00000000 	andeq	r0, r0, r0
    239c:	00026800 	andeq	r6, r2, r0, lsl #16
    23a0:	00026c00 	andeq	r6, r2, r0, lsl #24
    23a4:	52000100 	andpl	r0, r0, #0, 2
    23a8:	0000026c 	andeq	r0, r0, ip, ror #4
    23ac:	00000280 	andeq	r0, r0, r0, lsl #5
    23b0:	01f30004 	mvnseq	r0, r4
    23b4:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    23c0:	00280000 	eoreq	r0, r8, r0
    23c4:	00010000 	andeq	r0, r1, r0
    23c8:	00002850 	andeq	r2, r0, r0, asr r8
    23cc:	0007c400 	andeq	ip, r7, r0, lsl #8
    23d0:	f3000400 	vshl.u8	d0, d0, d0
    23d4:	009f5001 	addseq	r5, pc, r1
	...
    23e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    23e4:	01000000 	mrseq	r0, (UNDEF: 0)
    23e8:	00085100 	andeq	r5, r8, r0, lsl #2
    23ec:	07c40000 	strbeq	r0, [r4, r0]
    23f0:	00040000 	andeq	r0, r4, r0
    23f4:	9f5101f3 	svcls	0x005101f3
	...
    2404:	00000030 	andeq	r0, r0, r0, lsr r0
    2408:	30520001 	subscc	r0, r2, r1
    240c:	c4000000 	strgt	r0, [r0], #-0
    2410:	04000007 	streq	r0, [r0], #-7
    2414:	5201f300 	andpl	pc, r1, #0, 6
    2418:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2424:	00001400 	andeq	r1, r0, r0, lsl #8
    2428:	53000100 	movwpl	r0, #256	; 0x100
    242c:	00000014 	andeq	r0, r0, r4, lsl r0
    2430:	000007c4 	andeq	r0, r0, r4, asr #15
    2434:	01f30004 	mvnseq	r0, r4
    2438:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    2444:	00040000 	andeq	r0, r4, r0
    2448:	00020000 	andeq	r0, r2, r0
    244c:	00040091 	muleq	r4, r1, r0
    2450:	003f0000 	eorseq	r0, pc, r0
    2454:	00020000 	andeq	r0, r2, r0
    2458:	003f007c 	eorseq	r0, pc, ip, ror r0	; <UNPREDICTABLE>
    245c:	07c40000 	strbeq	r0, [r4, r0]
    2460:	00020000 	andeq	r0, r2, r0
    2464:	00000091 	muleq	r0, r1, r0
    2468:	00000000 	andeq	r0, r0, r0
    246c:	00400000 	subeq	r0, r0, r0
    2470:	00880000 	addeq	r0, r8, r0
    2474:	00020000 	andeq	r0, r2, r0
    2478:	00889f30 	addeq	r9, r8, r0, lsr pc
    247c:	04fc0000 	ldrbteq	r0, [ip], #0
    2480:	00030000 	andeq	r0, r3, r0
    2484:	fc7d8c91 	ldc2l	12, cr8, [sp], #-580	; 0xfffffdbc
    2488:	04000004 	streq	r0, [r0], #-4
    248c:	01000005 	tsteq	r0, r5
    2490:	05045c00 	streq	r5, [r4, #-3072]	; 0xfffff400
    2494:	06fc0000 	ldrbteq	r0, [ip], r0
    2498:	00030000 	andeq	r0, r3, r0
    249c:	fc7d8c91 	ldc2l	12, cr8, [sp], #-580	; 0xfffffdbc
    24a0:	00000006 	andeq	r0, r0, r6
    24a4:	01000007 	tsteq	r0, r7
    24a8:	07005400 	streq	r5, [r0, -r0, lsl #8]
    24ac:	07c40000 	strbeq	r0, [r4, r0]
    24b0:	00030000 	andeq	r0, r3, r0
    24b4:	007d8c91 			; <UNDEFINED> instruction: 0x007d8c91
    24b8:	00000000 	andeq	r0, r0, r0
    24bc:	40000000 	andmi	r0, r0, r0
    24c0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    24c4:	01000000 	mrseq	r0, (UNDEF: 0)
    24c8:	005c5400 	subseq	r5, ip, r0, lsl #8
    24cc:	00880000 	addeq	r0, r8, r0
    24d0:	00030000 	andeq	r0, r3, r0
    24d4:	887d9c91 	ldmdahi	sp!, {r0, r4, r7, sl, fp, ip, pc}^
    24d8:	a0000000 	andge	r0, r0, r0
    24dc:	01000000 	mrseq	r0, (UNDEF: 0)
    24e0:	00a05100 	adceq	r5, r0, r0, lsl #2
    24e4:	00b80000 	adcseq	r0, r8, r0
    24e8:	00010000 	andeq	r0, r1, r0
    24ec:	0000b858 	andeq	fp, r0, r8, asr r8
    24f0:	0000c400 	andeq	ip, r0, r0, lsl #8
    24f4:	51000100 	mrspl	r0, (UNDEF: 16)
    24f8:	000000c4 	andeq	r0, r0, r4, asr #1
    24fc:	000004fc 	strdeq	r0, [r0], -ip
    2500:	e0910003 	adds	r0, r1, r3
    2504:	0004fc7c 	andeq	pc, r4, ip, ror ip	; <UNPREDICTABLE>
    2508:	00050c00 	andeq	r0, r5, r0, lsl #24
    250c:	51000100 	mrspl	r0, (UNDEF: 16)
    2510:	0000050c 	andeq	r0, r0, ip, lsl #10
    2514:	00000534 	andeq	r0, r0, r4, lsr r5
    2518:	34580001 	ldrbcc	r0, [r8], #-1
    251c:	00000005 	andeq	r0, r0, r5
    2520:	03000007 	movweq	r0, #7
    2524:	7d949100 	ldfvcd	f1, [r4]
    2528:	00000700 	andeq	r0, r0, r0, lsl #14
    252c:	000007c4 	andeq	r0, r0, r4, asr #15
    2530:	e0910003 	adds	r0, r1, r3
    2534:	0000007c 	andeq	r0, r0, ip, ror r0
    2538:	00000000 	andeq	r0, r0, r0
    253c:	0000a000 	andeq	sl, r0, r0
    2540:	0000a400 	andeq	sl, r0, r0, lsl #8
    2544:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    2548:	000000a4 	andeq	r0, r0, r4, lsr #1
    254c:	000000b8 	strheq	r0, [r0], -r8
    2550:	00750005 	rsbseq	r0, r5, r5
    2554:	b89f2438 	ldmlt	pc, {r3, r4, r5, sl, sp}	; <UNPREDICTABLE>
    2558:	cc000000 	stcgt	0, cr0, [r0], {-0}
    255c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2560:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    2564:	21007224 	tstcs	r0, r4, lsr #4
    2568:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    256c:	0000d800 	andeq	sp, r0, r0, lsl #16
    2570:	52000100 	andpl	r0, r0, #0, 2
    2574:	0000050c 	andeq	r0, r0, ip, lsl #10
    2578:	0000052c 	andeq	r0, r0, ip, lsr #10
    257c:	00550001 	subseq	r0, r5, r1
    2580:	00000000 	andeq	r0, r0, r0
    2584:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2588:	04000000 	streq	r0, [r0], #-0
    258c:	02000005 	andeq	r0, r0, #5
    2590:	009f3000 	addseq	r3, pc, r0
    2594:	c4000007 	strgt	r0, [r0], #-7
    2598:	02000007 	andeq	r0, r0, #7
    259c:	009f3000 	addseq	r3, pc, r0
    25a0:	00000000 	andeq	r0, r0, r0
    25a4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    25a8:	04000000 	streq	r0, [r0], #-0
    25ac:	04000005 	streq	r0, [r0], #-5
    25b0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    25b4:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    25b8:	0007c400 	andeq	ip, r7, r0, lsl #8
    25bc:	0a000400 	beq	35c4 <ABORT_STACK_SIZE+0x31c4>
    25c0:	009fffff 			; <UNDEFINED> instruction: 0x009fffff
    25c4:	00000000 	andeq	r0, r0, r0
    25c8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    25cc:	04000000 	streq	r0, [r0], #-0
    25d0:	02000005 	andeq	r0, r0, #5
    25d4:	009f3300 	addseq	r3, pc, r0, lsl #6
    25d8:	c4000007 	strgt	r0, [r0], #-7
    25dc:	02000007 	andeq	r0, r0, #7
    25e0:	009f3300 	addseq	r3, pc, r0, lsl #6
    25e4:	00000000 	andeq	r0, r0, r0
    25e8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    25ec:	cc000000 	stcgt	0, cr0, [r0], {-0}
    25f0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    25f4:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    25f8:	21007224 	tstcs	r0, r4, lsr #4
    25fc:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    2600:	0000d800 	andeq	sp, r0, r0, lsl #16
    2604:	52000100 	andpl	r0, r0, #0, 2
    2608:	000000f8 	strdeq	r0, [r0], -r8
    260c:	00000108 	andeq	r0, r0, r8, lsl #2
    2610:	00530001 	subseq	r0, r3, r1
    2614:	00000000 	andeq	r0, r0, r0
    2618:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    261c:	fc000000 	stc2	0, cr0, [r0], {-0}
    2620:	03000004 	movweq	r0, #4
    2624:	7d8c9100 	stfvcd	f1, [ip]
    2628:	00000700 	andeq	r0, r0, r0, lsl #14
    262c:	000007c4 	andeq	r0, r0, r4, asr #15
    2630:	8c910003 	ldchi	0, cr0, [r1], {3}
    2634:	0000007d 	andeq	r0, r0, sp, ror r0
    2638:	00000000 	andeq	r0, r0, r0
    263c:	0000e800 	andeq	lr, r0, r0, lsl #16
    2640:	0000ec00 	andeq	lr, r0, r0, lsl #24
    2644:	72001000 	andvc	r1, r0, #0
    2648:	03243100 	teqeq	r4, #0, 2
    264c:	4000e708 	andmi	lr, r0, r8, lsl #14
    2650:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2654:	1c9f1aff 	vldmiane	pc, {s2-s256}
    2658:	78000001 	stmdavc	r0, {r0}
    265c:	01000001 	tsteq	r0, r1
    2660:	07005300 	streq	r5, [r0, -r0, lsl #6]
    2664:	07700000 	ldrbeq	r0, [r0, -r0]!
    2668:	00010000 	andeq	r0, r1, r0
    266c:	00000053 	andeq	r0, r0, r3, asr r0
    2670:	00000000 	andeq	r0, r0, r0
    2674:	0000e800 	andeq	lr, r0, r0, lsl #16
    2678:	0000ec00 	andeq	lr, r0, r0, lsl #24
    267c:	72001000 	andvc	r1, r0, #0
    2680:	03243100 	teqeq	r4, #0, 2
    2684:	4000e709 	andmi	lr, r0, r9, lsl #14
    2688:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    268c:	1c9f1aff 	vldmiane	pc, {s2-s256}
    2690:	48000001 	stmdami	r0, {r0}
    2694:	01000001 	tsteq	r0, r1
    2698:	07005200 	streq	r5, [r0, -r0, lsl #4]
    269c:	071c0000 	ldreq	r0, [ip, -r0]
    26a0:	00010000 	andeq	r0, r1, r0
    26a4:	00000052 	andeq	r0, r0, r2, asr r0
    26a8:	00000000 	andeq	r0, r0, r0
    26ac:	00011c00 	andeq	r1, r1, r0, lsl #24
    26b0:	0001b800 	andeq	fp, r1, r0, lsl #16
    26b4:	76000600 	strvc	r0, [r0], -r0, lsl #12
    26b8:	1aff0800 	bne	fffc46c0 <IRQ_STACK_BASE+0xbbfc46c0>
    26bc:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    26c0:	00072800 	andeq	r2, r7, r0, lsl #16
    26c4:	76000600 	strvc	r0, [r0], -r0, lsl #12
    26c8:	1aff0800 	bne	fffc46d0 <IRQ_STACK_BASE+0xbbfc46d0>
    26cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26d0:	00000000 	andeq	r0, r0, r0
    26d4:	00012800 	andeq	r2, r1, r0, lsl #16
    26d8:	00014000 	andeq	r4, r1, r0
    26dc:	72001700 	andvc	r1, r0, #0, 14
    26e0:	59700300 	ldmdbpl	r0!, {r8, r9}^
    26e4:	94224001 	strtls	r4, [r2], #-1
    26e8:	1aff0801 	bne	fffc46f4 <IRQ_STACK_BASE+0xbbfc46f4>
    26ec:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    26f0:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    26f4:	01409f22 	cmpeq	r0, r2, lsr #30
    26f8:	01480000 	mrseq	r0, (UNDEF: 72)
    26fc:	00080000 	andeq	r0, r8, r0
    2700:	24350072 	ldrtcs	r0, [r5], #-114	; 0xffffff8e
    2704:	9f220070 	svcls	0x00220070
    2708:	00000700 	andeq	r0, r0, r0, lsl #14
    270c:	00000714 	andeq	r0, r0, r4, lsl r7
    2710:	00720017 	rsbseq	r0, r2, r7, lsl r0
    2714:	01598803 	cmpeq	r9, r3, lsl #16
    2718:	01942240 	orrseq	r2, r4, r0, asr #4
    271c:	0a1aff08 	beq	6c2344 <IRQ_STACK_SIZE+0x6ba344>
    2720:	731e0280 	tstvc	lr, #128, 4
    2724:	22243500 	eorcs	r3, r4, #0, 10
    2728:	0007149f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
    272c:	00071c00 	andeq	r1, r7, r0, lsl #24
    2730:	72000800 	andvc	r0, r0, #0, 16
    2734:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    2738:	009f2200 	addseq	r2, pc, r0, lsl #4
    273c:	00000000 	andeq	r0, r0, r0
    2740:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2744:	40000001 	andmi	r0, r0, r1
    2748:	02000001 	andeq	r0, r0, #1
    274c:	009f3000 	addseq	r3, pc, r0
    2750:	14000007 	strne	r0, [r0], #-7
    2754:	02000007 	andeq	r0, r0, #7
    2758:	009f3000 	addseq	r3, pc, r0
    275c:	00000000 	andeq	r0, r0, r0
    2760:	04000000 	streq	r0, [r0], #-0
    2764:	48000002 	stmdami	r0, {r1}
    2768:	02000002 	andeq	r0, r0, #2
    276c:	489f3000 	ldmmi	pc, {ip, sp}	; <UNPREDICTABLE>
    2770:	60000002 	andvs	r0, r0, r2
    2774:	0b000002 	bleq	2784 <ABORT_STACK_SIZE+0x2384>
    2778:	7d909100 	ldfvcd	f1, [r0]
    277c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    2780:	9f55231c 	svcls	0x0055231c
    2784:	000004c0 	andeq	r0, r0, r0, asr #9
    2788:	00000504 	andeq	r0, r0, r4, lsl #10
    278c:	9091000b 	addsls	r0, r1, fp
    2790:	9101947d 	tstls	r1, sp, ror r4
    2794:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    2798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    279c:	00000000 	andeq	r0, r0, r0
    27a0:	0001b800 	andeq	fp, r1, r0, lsl #16
    27a4:	00020400 	andeq	r0, r2, r0, lsl #8
    27a8:	30000200 	andcc	r0, r0, r0, lsl #4
    27ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27b0:	00000000 	andeq	r0, r0, r0
    27b4:	00027800 	andeq	r7, r2, r0, lsl #16
    27b8:	0002b000 	andeq	fp, r2, r0
    27bc:	30000200 	andcc	r0, r0, r0, lsl #4
    27c0:	0002b09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    27c4:	0002cc00 	andeq	ip, r2, r0, lsl #24
    27c8:	31000200 	mrscc	r0, R8_usr
    27cc:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    27d0:	0002ec00 	andeq	lr, r2, r0, lsl #24
    27d4:	32000200 	andcc	r0, r0, #0, 4
    27d8:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    27dc:	00030c00 	andeq	r0, r3, r0, lsl #24
    27e0:	30000200 	andcc	r0, r0, r0, lsl #4
    27e4:	00030c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    27e8:	00032800 	andeq	r2, r3, r0, lsl #16
    27ec:	31000200 	mrscc	r0, R8_usr
    27f0:	0003289f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    27f4:	00034800 	andeq	r4, r3, r0, lsl #16
    27f8:	32000200 	andcc	r0, r0, #0, 4
    27fc:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    2800:	00037000 	andeq	r7, r3, r0
    2804:	30000200 	andcc	r0, r0, r0, lsl #4
    2808:	0003709f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    280c:	00039000 	andeq	r9, r3, r0
    2810:	31000200 	mrscc	r0, R8_usr
    2814:	0003909f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    2818:	0003b800 	andeq	fp, r3, r0, lsl #16
    281c:	32000200 	andcc	r0, r0, #0, 4
    2820:	0003b89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    2824:	0003d400 	andeq	sp, r3, r0, lsl #8
    2828:	30000200 	andcc	r0, r0, r0, lsl #4
    282c:	0003d49f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    2830:	0003f000 	andeq	pc, r3, r0
    2834:	31000200 	mrscc	r0, R8_usr
    2838:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    283c:	00040c00 	andeq	r0, r4, r0, lsl #24
    2840:	32000200 	andcc	r0, r0, #0, 4
    2844:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    2848:	00042800 	andeq	r2, r4, r0, lsl #16
    284c:	30000200 	andcc	r0, r0, r0, lsl #4
    2850:	0004289f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    2854:	00044400 	andeq	r4, r4, r0, lsl #8
    2858:	31000200 	mrscc	r0, R8_usr
    285c:	0004449f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
    2860:	00046000 	andeq	r6, r4, r0
    2864:	32000200 	andcc	r0, r0, #0, 4
    2868:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    286c:	00048000 	andeq	r8, r4, r0
    2870:	30000200 	andcc	r0, r0, r0, lsl #4
    2874:	0004809f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    2878:	0004a000 	andeq	sl, r4, r0
    287c:	31000200 	mrscc	r0, R8_usr
    2880:	0004a09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    2884:	0004c000 	andeq	ip, r4, r0
    2888:	32000200 	andcc	r0, r0, #0, 4
    288c:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    2890:	00050400 	andeq	r0, r5, r0, lsl #8
    2894:	33000200 	movwcc	r0, #512	; 0x200
    2898:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    289c:	00000000 	andeq	r0, r0, r0
    28a0:	00027800 	andeq	r7, r2, r0, lsl #16
    28a4:	0002ec00 	andeq	lr, r2, r0, lsl #24
    28a8:	30000200 	andcc	r0, r0, r0, lsl #4
    28ac:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    28b0:	00034800 	andeq	r4, r3, r0, lsl #16
    28b4:	31000200 	mrscc	r0, R8_usr
    28b8:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    28bc:	0003b800 	andeq	fp, r3, r0, lsl #16
    28c0:	32000200 	andcc	r0, r0, #0, 4
    28c4:	0003b89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    28c8:	00040c00 	andeq	r0, r4, r0, lsl #24
    28cc:	30000200 	andcc	r0, r0, r0, lsl #4
    28d0:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    28d4:	00046000 	andeq	r6, r4, r0
    28d8:	31000200 	mrscc	r0, R8_usr
    28dc:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    28e0:	0004c000 	andeq	ip, r4, r0
    28e4:	32000200 	andcc	r0, r0, #0, 4
    28e8:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    28ec:	00050400 	andeq	r0, r5, r0, lsl #8
    28f0:	33000200 	movwcc	r0, #512	; 0x200
    28f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	00027800 	andeq	r7, r2, r0, lsl #16
    2900:	0003bc00 	andeq	fp, r3, r0, lsl #24
    2904:	52000100 	andpl	r0, r0, #0, 2
    2908:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    290c:	00000504 	andeq	r0, r0, r4, lsl #10
    2910:	90910012 	addsls	r0, r1, r2, lsl r0
    2914:	0194067d 	orrseq	r0, r4, sp, ror r6
    2918:	911aff08 	tstls	sl, r8, lsl #30
    291c:	1a067d88 	bne	1a1f44 <IRQ_STACK_SIZE+0x199f44>
    2920:	9f1f2e30 	svcls	0x001f2e30
	...
    292c:	00000278 	andeq	r0, r0, r8, ror r2
    2930:	000002ec 	andeq	r0, r0, ip, ror #5
    2934:	ec590001 	mrrc	0, 0, r0, r9, cr1
    2938:	48000002 	stmdami	r0, {r1}
    293c:	03000003 	movweq	r0, #3
    2940:	9f017900 	svcls	0x00017900
    2944:	00000348 	andeq	r0, r0, r8, asr #6
    2948:	000004cc 	andeq	r0, r0, ip, asr #9
    294c:	02790003 	rsbseq	r0, r9, #3
    2950:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    2954:	00050400 	andeq	r0, r5, r0, lsl #8
    2958:	79000300 	stmdbvc	r0, {r8, r9}
    295c:	00009f7f 	andeq	r9, r0, pc, ror pc
    2960:	00000000 	andeq	r0, r0, r0
    2964:	02780000 	rsbseq	r0, r8, #0
    2968:	02b00000 	adcseq	r0, r0, #0
    296c:	00030000 	andeq	r0, r3, r0
    2970:	b09f6876 	addslt	r6, pc, r6, ror r8	; <UNPREDICTABLE>
    2974:	cc000002 	stcgt	0, cr0, [r0], {2}
    2978:	03000002 	movweq	r0, #2
    297c:	9f697600 	svcls	0x00697600
    2980:	000002cc 	andeq	r0, r0, ip, asr #5
    2984:	000002ec 	andeq	r0, r0, ip, ror #5
    2988:	6a760003 	bvs	1d8299c <STACK_SIZE+0x158299c>
    298c:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2990:	00030c00 	andeq	r0, r3, r0, lsl #24
    2994:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2998:	030c9f68 	movweq	r9, #53096	; 0xcf68
    299c:	03280000 	teqeq	r8, #0
    29a0:	00030000 	andeq	r0, r3, r0
    29a4:	289f6976 	ldmcs	pc, {r1, r2, r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    29a8:	48000003 	stmdami	r0, {r0, r1}
    29ac:	03000003 	movweq	r0, #3
    29b0:	9f6a7600 	svcls	0x006a7600
    29b4:	00000348 	andeq	r0, r0, r8, asr #6
    29b8:	00000370 	andeq	r0, r0, r0, ror r3
    29bc:	68760003 	ldmdavs	r6!, {r0, r1}^
    29c0:	0003709f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    29c4:	00039000 	andeq	r9, r3, r0
    29c8:	76000300 	strvc	r0, [r0], -r0, lsl #6
    29cc:	03909f69 	orrseq	r9, r0, #420	; 0x1a4
    29d0:	04780000 	ldrbteq	r0, [r8], #-0
    29d4:	00030000 	andeq	r0, r3, r0
    29d8:	789f6a76 	ldmvc	pc, {r1, r2, r4, r5, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
    29dc:	04000004 	streq	r0, [r0], #-4
    29e0:	03000005 	movweq	r0, #5
    29e4:	9f677600 	svcls	0x00677600
	...
    29f0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    29f4:	00000504 	andeq	r0, r0, r4, lsl #10
    29f8:	00530001 	subseq	r0, r3, r1
    29fc:	00000000 	andeq	r0, r0, r0
    2a00:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2a04:	0c000003 	stceq	0, cr0, [r0], {3}
    2a08:	01000004 	tsteq	r0, r4
    2a0c:	040c5900 	streq	r5, [ip], #-2304	; 0xfffff700
    2a10:	04600000 	strbteq	r0, [r0], #-0
    2a14:	00030000 	andeq	r0, r3, r0
    2a18:	609f0179 	addsvs	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2a1c:	cc000004 	stcgt	0, cr0, [r0], {4}
    2a20:	03000004 	movweq	r0, #4
    2a24:	9f027900 	svcls	0x00027900
    2a28:	000004cc 	andeq	r0, r0, ip, asr #9
    2a2c:	00000504 	andeq	r0, r0, r4, lsl #10
    2a30:	7f790003 	svcvc	0x00790003
    2a34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a38:	00000000 	andeq	r0, r0, r0
    2a3c:	0003b800 	andeq	fp, r3, r0, lsl #16
    2a40:	0003d400 	andeq	sp, r3, r0, lsl #8
    2a44:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2a48:	000003d4 	ldrdeq	r0, [r0], -r4
    2a4c:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a50:	01760003 	cmneq	r6, r3
    2a54:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    2a58:	00040c00 	andeq	r0, r4, r0, lsl #24
    2a5c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2a60:	040c9f02 	streq	r9, [ip], #-3842	; 0xfffff0fe
    2a64:	04280000 	strteq	r0, [r8], #-0
    2a68:	00010000 	andeq	r0, r1, r0
    2a6c:	00042856 	andeq	r2, r4, r6, asr r8
    2a70:	00044400 	andeq	r4, r4, r0, lsl #8
    2a74:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2a78:	04449f01 	strbeq	r9, [r4], #-3841	; 0xfffff0ff
    2a7c:	04600000 	strbteq	r0, [r0], #-0
    2a80:	00030000 	andeq	r0, r3, r0
    2a84:	609f0276 	addsvs	r0, pc, r6, ror r2	; <UNPREDICTABLE>
    2a88:	78000004 	stmdavc	r0, {r2}
    2a8c:	01000004 	tsteq	r0, r4
    2a90:	04785600 	ldrbteq	r5, [r8], #-1536	; 0xfffffa00
    2a94:	04800000 	streq	r0, [r0], #0
    2a98:	00030000 	andeq	r0, r3, r0
    2a9c:	009f7d76 	addseq	r7, pc, r6, ror sp	; <UNPREDICTABLE>
    2aa0:	00000000 	andeq	r0, r0, r0
    2aa4:	0c000000 	stceq	0, cr0, [r0], {-0}
    2aa8:	00000005 	andeq	r0, r0, r5
    2aac:	02000007 	andeq	r0, r0, #7
    2ab0:	009f3000 	addseq	r3, pc, r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	0c000000 	stceq	0, cr0, [r0], {-0}
    2abc:	00000005 	andeq	r0, r0, r5
    2ac0:	04000007 	streq	r0, [r0], #-7
    2ac4:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    2ac8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2acc:	00000000 	andeq	r0, r0, r0
    2ad0:	00050c00 	andeq	r0, r5, r0, lsl #24
    2ad4:	00070000 	andeq	r0, r7, r0
    2ad8:	33000200 	movwcc	r0, #512	; 0x200
    2adc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ae0:	00000000 	andeq	r0, r0, r0
    2ae4:	00050c00 	andeq	r0, r5, r0, lsl #24
    2ae8:	00052c00 	andeq	r2, r5, r0, lsl #24
    2aec:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    2af8:	0000050c 	andeq	r0, r0, ip, lsl #10
    2afc:	000006fc 	strdeq	r0, [r0], -ip
    2b00:	8c910003 	ldchi	0, cr0, [r1], {3}
    2b04:	0006fc7d 	andeq	pc, r6, sp, ror ip	; <UNPREDICTABLE>
    2b08:	00070000 	andeq	r0, r7, r0
    2b0c:	91000700 	tstls	r0, r0, lsl #14
    2b10:	31067ce8 	smlattcc	r6, r8, ip, r7
    2b14:	00009f1c 	andeq	r9, r0, ip, lsl pc
    2b18:	00000000 	andeq	r0, r0, r0
    2b1c:	053c0000 	ldreq	r0, [ip, #-0]!
    2b20:	07000000 	streq	r0, [r0, -r0]
    2b24:	00020000 	andeq	r0, r2, r0
    2b28:	00009f30 	andeq	r9, r0, r0, lsr pc
    2b2c:	00000000 	andeq	r0, r0, r0
    2b30:	05840000 	streq	r0, [r4]
    2b34:	05ac0000 	streq	r0, [ip, #0]!
    2b38:	000b0000 	andeq	r0, fp, r0
    2b3c:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    2b40:	1c7c9101 	ldfnep	f1, [ip], #-4
    2b44:	d89f4b23 	ldmle	pc, {r0, r1, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    2b48:	00000006 	andeq	r0, r0, r6
    2b4c:	0b000007 	bleq	2b70 <ABORT_STACK_SIZE+0x2770>
    2b50:	7d909100 	ldfvcd	f1, [r0]
    2b54:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    2b58:	9f4b231c 	svcls	0x004b231c
	...
    2b64:	00000584 	andeq	r0, r0, r4, lsl #11
    2b68:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    2b6c:	9f300002 	svcls	0x00300002
    2b70:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    2b74:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    2b78:	00760008 	rsbseq	r0, r6, r8
    2b7c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    2b80:	05b89f55 	ldreq	r9, [r8, #3925]!	; 0xf55
    2b84:	06d40000 	ldrbeq	r0, [r4], r0
    2b88:	00080000 	andeq	r0, r8, r0
    2b8c:	7c910076 	ldcvc	0, cr0, [r1], {118}	; 0x76
    2b90:	9f54231c 	svcls	0x0054231c
    2b94:	000006d4 	ldrdeq	r0, [r0], -r4
    2b98:	00000700 	andeq	r0, r0, r0, lsl #14
    2b9c:	00760008 	rsbseq	r0, r6, r8
    2ba0:	231c7c91 	tstcs	ip, #37120	; 0x9100
    2ba4:	00009f55 	andeq	r9, r0, r5, asr pc
    2ba8:	00000000 	andeq	r0, r0, r0
    2bac:	05dc0000 	ldrbeq	r0, [ip]
    2bb0:	06200000 	strteq	r0, [r0], -r0
    2bb4:	00020000 	andeq	r0, r2, r0
    2bb8:	06209f30 	qasxeq	r9, r0, r0
    2bbc:	06740000 	ldrbteq	r0, [r4], -r0
    2bc0:	00020000 	andeq	r0, r2, r0
    2bc4:	06749f31 	uhasxeq	r9, r4, r1
    2bc8:	06d40000 	ldrbeq	r0, [r4], r0
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	06d49f32 			; <UNDEFINED> instruction: 0x06d49f32
    2bd4:	07000000 	streq	r0, [r0, -r0]
    2bd8:	00020000 	andeq	r0, r2, r0
    2bdc:	00009f33 	andeq	r9, r0, r3, lsr pc
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	05dc0000 	ldrbeq	r0, [ip]
    2be8:	05e80000 	strbeq	r0, [r8, #0]!
    2bec:	00020000 	andeq	r0, r2, r0
    2bf0:	05e89f30 	strbeq	r9, [r8, #3888]!	; 0xf30
    2bf4:	06040000 	streq	r0, [r4], -r0
    2bf8:	00020000 	andeq	r0, r2, r0
    2bfc:	06049f31 			; <UNDEFINED> instruction: 0x06049f31
    2c00:	06200000 	strteq	r0, [r0], -r0
    2c04:	00020000 	andeq	r0, r2, r0
    2c08:	06209f32 	qasxeq	r9, r0, r2
    2c0c:	063c0000 	ldrteq	r0, [ip], -r0
    2c10:	00020000 	andeq	r0, r2, r0
    2c14:	063c9f30 	shasxeq	r9, ip, r0
    2c18:	06580000 	ldrbeq	r0, [r8], -r0
    2c1c:	00020000 	andeq	r0, r2, r0
    2c20:	06589f31 	uasxeq	r9, r8, r1
    2c24:	06740000 	ldrbteq	r0, [r4], -r0
    2c28:	00020000 	andeq	r0, r2, r0
    2c2c:	06749f32 	uhasxeq	r9, r4, r2
    2c30:	06940000 	ldreq	r0, [r4], r0
    2c34:	00020000 	andeq	r0, r2, r0
    2c38:	06949f30 			; <UNDEFINED> instruction: 0x06949f30
    2c3c:	06b40000 	ldrteq	r0, [r4], r0
    2c40:	00020000 	andeq	r0, r2, r0
    2c44:	06b49f31 			; <UNDEFINED> instruction: 0x06b49f31
    2c48:	06d40000 	ldrbeq	r0, [r4], r0
    2c4c:	00020000 	andeq	r0, r2, r0
    2c50:	06d49f32 			; <UNDEFINED> instruction: 0x06d49f32
    2c54:	07000000 	streq	r0, [r0, -r0]
    2c58:	00020000 	andeq	r0, r2, r0
    2c5c:	00009f33 	andeq	r9, r0, r3, lsr pc
    2c60:	00000000 	andeq	r0, r0, r0
    2c64:	05dc0000 	ldrbeq	r0, [ip]
    2c68:	07000000 	streq	r0, [r0, -r0]
    2c6c:	00010000 	andeq	r0, r1, r0
    2c70:	00000053 	andeq	r0, r0, r3, asr r0
    2c74:	00000000 	andeq	r0, r0, r0
    2c78:	0005dc00 	andeq	sp, r5, r0, lsl #24
    2c7c:	00062000 	andeq	r2, r6, r0
    2c80:	7c000300 	stcvc	3, cr0, [r0], {-0}
    2c84:	06209f7f 	qsub16eq	r9, r0, pc	; <UNPREDICTABLE>
    2c88:	06740000 	ldrbteq	r0, [r4], -r0
    2c8c:	00010000 	andeq	r0, r1, r0
    2c90:	0006745c 	andeq	r7, r6, ip, asr r4
    2c94:	0006e000 	andeq	lr, r6, r0
    2c98:	7c000300 	stcvc	3, cr0, [r0], {-0}
    2c9c:	06e09f01 	strbteq	r9, [r0], r1, lsl #30
    2ca0:	06e40000 	strbteq	r0, [r4], r0
    2ca4:	00030000 	andeq	r0, r3, r0
    2ca8:	e49f0275 	ldr	r0, [pc], #629	; 2cb0 <ABORT_STACK_SIZE+0x28b0>
    2cac:	00000006 	andeq	r0, r0, r6
    2cb0:	03000007 	movweq	r0, #7
    2cb4:	9f7e7c00 	svcls	0x007e7c00
	...
    2cc0:	000005dc 	ldrdeq	r0, [r0], -ip
    2cc4:	000005e8 	andeq	r0, r0, r8, ror #11
    2cc8:	e8500001 	ldmda	r0, {r0}^
    2ccc:	04000005 	streq	r0, [r0], #-5
    2cd0:	03000006 	movweq	r0, #6
    2cd4:	9f017000 	svcls	0x00017000
    2cd8:	00000604 	andeq	r0, r0, r4, lsl #12
    2cdc:	00000620 	andeq	r0, r0, r0, lsr #12
    2ce0:	02700003 	rsbseq	r0, r0, #3
    2ce4:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    2ce8:	00063c00 	andeq	r3, r6, r0, lsl #24
    2cec:	50000100 	andpl	r0, r0, r0, lsl #2
    2cf0:	0000063c 	andeq	r0, r0, ip, lsr r6
    2cf4:	00000658 	andeq	r0, r0, r8, asr r6
    2cf8:	01700003 	cmneq	r0, r3
    2cfc:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    2d00:	00067400 	andeq	r7, r6, r0, lsl #8
    2d04:	70000300 	andvc	r0, r0, r0, lsl #6
    2d08:	06749f02 	ldrbteq	r9, [r4], -r2, lsl #30
    2d0c:	068c0000 	streq	r0, [ip], r0
    2d10:	00010000 	andeq	r0, r1, r0
    2d14:	00068c50 	andeq	r8, r6, r0, asr ip
    2d18:	00069400 	andeq	r9, r6, r0, lsl #8
    2d1c:	70000300 	andvc	r0, r0, r0, lsl #6
    2d20:	00009f7d 	andeq	r9, r0, sp, ror pc
    2d24:	00000000 	andeq	r0, r0, r0
    2d28:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    2d2c:	0ae80000 	beq	ffa02d34 <IRQ_STACK_BASE+0xbba02d34>
    2d30:	00010000 	andeq	r0, r1, r0
    2d34:	000ae850 	andeq	lr, sl, r0, asr r8
    2d38:	000b3000 	andeq	r3, fp, r0
    2d3c:	79000600 	stmdbvc	r0, {r9, sl}
    2d40:	5cbfffc0 	ldcpl	15, cr15, [pc], #768	; 3048 <ABORT_STACK_SIZE+0x2c48>
    2d44:	000b309f 	muleq	fp, pc, r0	; <UNPREDICTABLE>
    2d48:	000b3400 	andeq	r3, fp, r0, lsl #8
    2d4c:	f3000400 	vshl.u8	d0, d0, d0
    2d50:	349f5001 	ldrcc	r5, [pc], #1	; 2d58 <ABORT_STACK_SIZE+0x2958>
    2d54:	5000000b 	andpl	r0, r0, fp
    2d58:	0100000b 	tsteq	r0, fp
    2d5c:	0b505000 	bleq	1416d64 <STACK_SIZE+0xc16d64>
    2d60:	0b6c0000 	bleq	1b02d68 <STACK_SIZE+0x1302d68>
    2d64:	00060000 	andeq	r0, r6, r0
    2d68:	bfffc079 	svclt	0x00ffc079
    2d6c:	00009f5c 	andeq	r9, r0, ip, asr pc
    2d70:	00000000 	andeq	r0, r0, r0
    2d74:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    2d78:	0a4c0000 	beq	1302d80 <STACK_SIZE+0xb02d80>
    2d7c:	00010000 	andeq	r0, r1, r0
    2d80:	000a4c52 	andeq	r4, sl, r2, asr ip
    2d84:	000b6c00 	andeq	r6, fp, r0, lsl #24
    2d88:	f3000400 	vshl.u8	d0, d0, d0
    2d8c:	009f5201 	addseq	r5, pc, r1, lsl #4
    2d90:	00000000 	andeq	r0, r0, r0
    2d94:	74000000 	strvc	r0, [r0], #-0
    2d98:	f800000a 			; <UNDEFINED> instruction: 0xf800000a
    2d9c:	0100000a 	tsteq	r0, sl
    2da0:	0b345800 	bleq	d18da8 <STACK_SIZE+0x518da8>
    2da4:	0b640000 	bleq	1902dac <STACK_SIZE+0x1102dac>
    2da8:	00010000 	andeq	r0, r1, r0
    2dac:	00000058 	andeq	r0, r0, r8, asr r0
    2db0:	00000000 	andeq	r0, r0, r0
    2db4:	000a7400 	andeq	r7, sl, r0, lsl #8
    2db8:	000b2800 	andeq	r2, fp, r0, lsl #16
    2dbc:	91000200 	mrsls	r0, R8_usr
    2dc0:	000b3454 	andeq	r3, fp, r4, asr r4
    2dc4:	000b6c00 	andeq	r6, fp, r0, lsl #24
    2dc8:	91000200 	mrsls	r0, R8_usr
    2dcc:	00000054 	andeq	r0, r0, r4, asr r0
    2dd0:	00000000 	andeq	r0, r0, r0
    2dd4:	000a7c00 	andeq	r7, sl, r0, lsl #24
    2dd8:	000adc00 	andeq	sp, sl, r0, lsl #24
    2ddc:	5c000100 	stfpls	f0, [r0], {-0}
    2de0:	00000b34 	andeq	r0, r0, r4, lsr fp
    2de4:	00000b50 	andeq	r0, r0, r0, asr fp
    2de8:	005c0001 	subseq	r0, ip, r1
    2dec:	00000000 	andeq	r0, r0, r0
    2df0:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2df4:	6c00000b 	stcvs	0, cr0, [r0], {11}
    2df8:	0100000c 	tsteq	r0, ip
    2dfc:	0c6c5000 	stcleq	0, cr5, [ip], #-0
    2e00:	0cac0000 	stceq	0, cr0, [ip]
    2e04:	00060000 	andeq	r0, r6, r0
    2e08:	bfffc07a 	svclt	0x00ffc07a
    2e0c:	0cac9f5c 	stceq	15, cr9, [ip], #368	; 0x170
    2e10:	0cb00000 	ldceq	0, cr0, [r0]
    2e14:	00040000 	andeq	r0, r4, r0
    2e18:	9f5001f3 	svcls	0x005001f3
    2e1c:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    2e20:	00000ccc 	andeq	r0, r0, ip, asr #25
    2e24:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2e28:	e800000c 	stmda	r0, {r2, r3}
    2e2c:	0600000c 	streq	r0, [r0], -ip
    2e30:	ffc07a00 			; <UNDEFINED> instruction: 0xffc07a00
    2e34:	009f5cbf 			; <UNDEFINED> instruction: 0x009f5cbf
    2e38:	00000000 	andeq	r0, r0, r0
    2e3c:	d4000000 	strle	r0, [r0], #-0
    2e40:	7c00000b 	stcvc	0, cr0, [r0], {11}
    2e44:	0100000c 	tsteq	r0, ip
    2e48:	0cb05900 	ldceq	9, cr5, [r0]
    2e4c:	0ce00000 	stcleq	0, cr0, [r0]
    2e50:	00010000 	andeq	r0, r1, r0
    2e54:	00000059 	andeq	r0, r0, r9, asr r0
    2e58:	00000000 	andeq	r0, r0, r0
    2e5c:	000bd400 	andeq	sp, fp, r0, lsl #8
    2e60:	000bd800 	andeq	sp, fp, r0, lsl #16
    2e64:	91000200 	mrsls	r0, R8_usr
    2e68:	00000054 	andeq	r0, r0, r4, asr r0
    2e6c:	00000000 	andeq	r0, r0, r0
    2e70:	000bdc00 	andeq	sp, fp, r0, lsl #24
    2e74:	000c5400 	andeq	r5, ip, r0, lsl #8
    2e78:	5c000100 	stfpls	f0, [r0], {-0}
    2e7c:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    2e80:	00000ccc 	andeq	r0, r0, ip, asr #25
    2e84:	005c0001 	subseq	r0, ip, r1
    2e88:	00000000 	andeq	r0, r0, r0
    2e8c:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    2e90:	0800000c 	stmdaeq	r0, {r2, r3}
    2e94:	0100000d 	tsteq	r0, sp
    2e98:	0d085100 	stfeqs	f5, [r8, #-0]
    2e9c:	0d180000 	ldceq	0, cr0, [r8, #-0]
    2ea0:	00040000 	andeq	r0, r4, r0
    2ea4:	9f5101f3 	svcls	0x005101f3
	...
    2eb0:	00000d18 	andeq	r0, r0, r8, lsl sp
    2eb4:	00000d3c 	andeq	r0, r0, ip, lsr sp
    2eb8:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2ebc:	4000000d 	andmi	r0, r0, sp
    2ec0:	0400000d 	streq	r0, [r0], #-13
    2ec4:	5001f300 	andpl	pc, r1, r0, lsl #6
    2ec8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ecc:	00000000 	andeq	r0, r0, r0
    2ed0:	000d1800 	andeq	r1, sp, r0, lsl #16
    2ed4:	000d3400 	andeq	r3, sp, r0, lsl #8
    2ed8:	51000100 	mrspl	r0, (UNDEF: 16)
    2edc:	00000d34 	andeq	r0, r0, r4, lsr sp
    2ee0:	00000d40 	andeq	r0, r0, r0, asr #26
    2ee4:	01f30004 	mvnseq	r0, r4
    2ee8:	00009f51 	andeq	r9, r0, r1, asr pc
    2eec:	00000000 	andeq	r0, r0, r0
    2ef0:	0d400000 	stcleq	0, cr0, [r0, #-0]
    2ef4:	0d5c0000 	ldcleq	0, cr0, [ip, #-0]
    2ef8:	00010000 	andeq	r0, r1, r0
    2efc:	000d5c50 	andeq	r5, sp, r0, asr ip
    2f00:	000d6400 	andeq	r6, sp, r0, lsl #8
    2f04:	f3000400 	vshl.u8	d0, d0, d0
    2f08:	009f5001 	addseq	r5, pc, r1
    2f0c:	00000000 	andeq	r0, r0, r0
    2f10:	94000000 	strls	r0, [r0], #-0
    2f14:	a400000d 	strge	r0, [r0], #-13
    2f18:	0200000d 	andeq	r0, r0, #13
    2f1c:	a49f3000 	ldrge	r3, [pc], #0	; 2f24 <ABORT_STACK_SIZE+0x2b24>
    2f20:	d400000d 	strle	r0, [r0], #-13
    2f24:	0100000d 	tsteq	r0, sp
    2f28:	00005300 	andeq	r5, r0, r0, lsl #6
    2f2c:	00000000 	andeq	r0, r0, r0
    2f30:	0d640000 	stcleq	0, cr0, [r4, #-0]
    2f34:	0d940000 	ldceq	0, cr0, [r4]
    2f38:	00020000 	andeq	r0, r2, r0
    2f3c:	0d949f30 	ldceq	15, cr9, [r4, #192]	; 0xc0
    2f40:	0de40000 	stcleq	0, cr0, [r4]
    2f44:	00010000 	andeq	r0, r1, r0
    2f48:	00000056 	andeq	r0, r0, r6, asr r0
    2f4c:	00000000 	andeq	r0, r0, r0
    2f50:	000da400 	andeq	sl, sp, r0, lsl #8
    2f54:	000dd400 	andeq	sp, sp, r0, lsl #8
    2f58:	30000200 	andcc	r0, r0, r0, lsl #4
    2f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f60:	00000000 	andeq	r0, r0, r0
    2f64:	000da400 	andeq	sl, sp, r0, lsl #8
    2f68:	000db000 	andeq	fp, sp, r0
    2f6c:	53000100 	movwpl	r0, #256	; 0x100
    2f70:	00000db0 			; <UNDEFINED> instruction: 0x00000db0
    2f74:	00000dd4 	ldrdeq	r0, [r0], -r4
    2f78:	7f730003 	svcvc	0x00730003
    2f7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f80:	00000000 	andeq	r0, r0, r0
    2f84:	000dec00 	andeq	lr, sp, r0, lsl #24
    2f88:	000e1c00 	andeq	r1, lr, r0, lsl #24
    2f8c:	50000100 	andpl	r0, r0, r0, lsl #2
    2f90:	00000e1c 	andeq	r0, r0, ip, lsl lr
    2f94:	00000e74 	andeq	r0, r0, r4, ror lr
    2f98:	01f30004 	mvnseq	r0, r4
    2f9c:	00009f50 	andeq	r9, r0, r0, asr pc
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	0e1c0000 	cdpeq	0, 1, cr0, cr12, cr0, {0}
    2fa8:	0e2c0000 	cdpeq	0, 2, cr0, cr12, cr0, {0}
    2fac:	00020000 	andeq	r0, r2, r0
    2fb0:	0e2c9f30 	mcreq	15, 1, r9, cr12, cr0, {1}
    2fb4:	0e5c0000 	cdpeq	0, 5, cr0, cr12, cr0, {0}
    2fb8:	00010000 	andeq	r0, r1, r0
    2fbc:	00000053 	andeq	r0, r0, r3, asr r0
    2fc0:	00000000 	andeq	r0, r0, r0
    2fc4:	000dec00 	andeq	lr, sp, r0, lsl #24
    2fc8:	000e1c00 	andeq	r1, lr, r0, lsl #24
    2fcc:	30000200 	andcc	r0, r0, r0, lsl #4
    2fd0:	000e1c9f 	muleq	lr, pc, ip	; <UNPREDICTABLE>
    2fd4:	000e6c00 	andeq	r6, lr, r0, lsl #24
    2fd8:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2fe4:	00000e2c 	andeq	r0, r0, ip, lsr #28
    2fe8:	00000e38 	andeq	r0, r0, r8, lsr lr
    2fec:	38530001 	ldmdacc	r3, {r0}^
    2ff0:	5c00000e 	stcpl	0, cr0, [r0], {14}
    2ff4:	0300000e 	movweq	r0, #14
    2ff8:	9f7f7300 	svcls	0x007f7300
	...
    3004:	00000e88 	andeq	r0, r0, r8, lsl #29
    3008:	00000eb8 			; <UNDEFINED> instruction: 0x00000eb8
    300c:	b8510001 	ldmdalt	r1, {r0}^
    3010:	2c00000e 	stccs	0, cr0, [r0], {14}
    3014:	0200000f 	andeq	r0, r0, #15
    3018:	00549100 	subseq	r9, r4, r0, lsl #2
    301c:	00000000 	andeq	r0, r0, r0
    3020:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    3024:	b800000e 	stmdalt	r0, {r1, r2, r3}
    3028:	0100000e 	tsteq	r0, lr
    302c:	0eb85200 	cdpeq	2, 11, cr5, cr8, cr0, {0}
    3030:	0f2c0000 	svceq	0x002c0000
    3034:	00040000 	andeq	r0, r4, r0
    3038:	9f5201f3 	svcls	0x005201f3
	...
    3044:	00000ea0 	andeq	r0, r0, r0, lsr #29
    3048:	00000f28 	andeq	r0, r0, r8, lsr #30
    304c:	00570001 	subseq	r0, r7, r1
    3050:	00000000 	andeq	r0, r0, r0
    3054:	a0000000 	andge	r0, r0, r0
    3058:	2800000e 	stmdacs	r0, {r1, r2, r3}
    305c:	0100000f 	tsteq	r0, pc
    3060:	00005a00 	andeq	r5, r0, r0, lsl #20
    3064:	00000000 	andeq	r0, r0, r0
    3068:	0eb80000 	cdpeq	0, 11, cr0, cr8, cr0, {0}
    306c:	0ed40000 	cdpeq	0, 13, cr0, cr4, cr0, {0}
    3070:	00020000 	andeq	r0, r2, r0
    3074:	0ed49f30 	mrceq	15, 6, r9, cr4, cr0, {1}
    3078:	0f0c0000 	svceq	0x000c0000
    307c:	00010000 	andeq	r0, r1, r0
    3080:	00000053 	andeq	r0, r0, r3, asr r0
    3084:	00000000 	andeq	r0, r0, r0
    3088:	000ea000 	andeq	sl, lr, r0
    308c:	000eb800 	andeq	fp, lr, r0, lsl #16
    3090:	30000200 	andcc	r0, r0, r0, lsl #4
    3094:	000eb89f 	muleq	lr, pc, r8	; <UNPREDICTABLE>
    3098:	000f2000 	andeq	r2, pc, r0
    309c:	59000100 	stmdbpl	r0, {r8}
	...
    30a8:	00000ee0 	andeq	r0, r0, r0, ror #29
    30ac:	00000eec 	andeq	r0, r0, ip, ror #29
    30b0:	04710002 	ldrbteq	r0, [r1], #-2
    30b4:	00000eec 	andeq	r0, r0, ip, ror #29
    30b8:	00000f04 	andeq	r0, r0, r4, lsl #30
    30bc:	02710002 	rsbseq	r0, r1, #2
    30c0:	00000f04 	andeq	r0, r0, r4, lsl #30
    30c4:	00000f0c 	andeq	r0, r0, ip, lsl #30
    30c8:	00540001 	subseq	r0, r4, r1
    30cc:	00000000 	andeq	r0, r0, r0
    30d0:	e0000000 	and	r0, r0, r0
    30d4:	f800000e 			; <UNDEFINED> instruction: 0xf800000e
    30d8:	0100000e 	tsteq	r0, lr
    30dc:	0ef85500 	cdpeq	5, 15, cr5, cr8, cr0, {0}
    30e0:	0f0c0000 	svceq	0x000c0000
    30e4:	00080000 	andeq	r0, r8, r0
    30e8:	00730070 	rsbseq	r0, r3, r0, ror r0
    30ec:	9f1c3122 	svcls	0x001c3122
	...
    30f8:	00000f2c 	andeq	r0, r0, ip, lsr #30
    30fc:	00000f58 	andeq	r0, r0, r8, asr pc
    3100:	58510001 	ldmdapl	r1, {r0}^
    3104:	b800000f 	stmdalt	r0, {r0, r1, r2, r3}
    3108:	0400000f 	streq	r0, [r0], #-15
    310c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3110:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3114:	00000000 	andeq	r0, r0, r0
    3118:	000f2c00 	andeq	r2, pc, r0, lsl #24
    311c:	000f5800 	andeq	r5, pc, r0, lsl #16
    3120:	52000100 	andpl	r0, r0, #0, 2
    3124:	00000f58 	andeq	r0, r0, r8, asr pc
    3128:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
    312c:	01f30004 	mvnseq	r0, r4
    3130:	00009f52 	andeq	r9, r0, r2, asr pc
    3134:	00000000 	andeq	r0, r0, r0
    3138:	0f2c0000 	svceq	0x002c0000
    313c:	0f580000 	svceq	0x00580000
    3140:	00010000 	andeq	r0, r1, r0
    3144:	000f5853 	andeq	r5, pc, r3, asr r8	; <UNPREDICTABLE>
    3148:	000fb800 	andeq	fp, pc, r0, lsl #16
    314c:	f3000400 	vshl.u8	d0, d0, d0
    3150:	009f5301 	addseq	r5, pc, r1, lsl #6
    3154:	00000000 	andeq	r0, r0, r0
    3158:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    315c:	6c00000f 	stcvs	0, cr0, [r0], {15}
    3160:	0200000f 	andeq	r0, r0, #15
    3164:	009f3000 	addseq	r3, pc, r0
    3168:	00000000 	andeq	r0, r0, r0
    316c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    3170:	5800000f 	stmdapl	r0, {r0, r1, r2, r3}
    3174:	0200000f 	andeq	r0, r0, #15
    3178:	589f3000 	ldmpl	pc, {ip, sp}	; <UNPREDICTABLE>
    317c:	9c00000f 	stcls	0, cr0, [r0], {15}
    3180:	0700000f 	streq	r0, [r0, -pc]
    3184:	f3007100 	vrhadd.u8	d7, d0, d0
    3188:	9f1c5101 	svcls	0x001c5101
    318c:	00000f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    3190:	00000fa0 	andeq	r0, r0, r0, lsr #31
    3194:	00710009 	rsbseq	r0, r1, r9
    3198:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    319c:	a09f0123 	addsge	r0, pc, r3, lsr #2
    31a0:	ac00000f 	stcge	0, cr0, [r0], {15}
    31a4:	0700000f 	streq	r0, [r0, -pc]
    31a8:	f3007100 	vrhadd.u8	d7, d0, d0
    31ac:	9f1c5101 	svcls	0x001c5101
	...
    31b8:	00000f74 	andeq	r0, r0, r4, ror pc
    31bc:	00000f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    31c0:	00740002 	rsbseq	r0, r4, r2
    31c4:	00000f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    31c8:	00000f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    31cc:	00560001 	subseq	r0, r6, r1
    31d0:	00000000 	andeq	r0, r0, r0
    31d4:	74000000 	strvc	r0, [r0], #-0
    31d8:	9c00000f 	stcls	0, cr0, [r0], {15}
    31dc:	0100000f 	tsteq	r0, pc
    31e0:	00005100 	andeq	r5, r0, r0, lsl #2
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	0f740000 	svceq	0x00740000
    31ec:	0f880000 	svceq	0x00880000
    31f0:	00010000 	andeq	r0, r1, r0
    31f4:	000f8852 	andeq	r8, pc, r2, asr r8	; <UNPREDICTABLE>
    31f8:	000f9c00 	andeq	r9, pc, r0, lsl #24
    31fc:	72000300 	andvc	r0, r0, #0, 6
    3200:	00009f7f 	andeq	r9, r0, pc, ror pc
    3204:	00000000 	andeq	r0, r0, r0
    3208:	10140000 	andsne	r0, r4, r0
    320c:	10280000 	eorne	r0, r8, r0
    3210:	00060000 	andeq	r0, r6, r0
    3214:	51049350 	tstpl	r4, r0, asr r3
    3218:	10280493 	mlane	r8, r3, r4, r0
    321c:	10300000 	eorsne	r0, r0, r0
    3220:	00050000 	andeq	r0, r5, r0
    3224:	93029090 	movwls	r9, #8336	; 0x2090
    3228:	00000008 	andeq	r0, r0, r8
    322c:	00000000 	andeq	r0, r0, r0
    3230:	00105400 	andseq	r5, r0, r0, lsl #8
    3234:	00106c00 	andseq	r6, r0, r0, lsl #24
    3238:	50000100 	andpl	r0, r0, r0, lsl #2
    323c:	0000106c 	andeq	r1, r0, ip, rrx
    3240:	00001198 	muleq	r0, r8, r1
    3244:	00580001 	subseq	r0, r8, r1
    3248:	00000000 	andeq	r0, r0, r0
    324c:	54000000 	strpl	r0, [r0], #-0
    3250:	9c000010 	stcls	0, cr0, [r0], {16}
    3254:	01000010 	tsteq	r0, r0, lsl r0
    3258:	109c5100 	addsne	r5, ip, r0, lsl #2
    325c:	11980000 	orrsne	r0, r8, r0
    3260:	00020000 	andeq	r0, r2, r0
    3264:	0000487b 	andeq	r4, r0, fp, ror r8
    3268:	00000000 	andeq	r0, r0, r0
    326c:	10540000 	subsne	r0, r4, r0
    3270:	10e80000 	rscne	r0, r8, r0
    3274:	00010000 	andeq	r0, r1, r0
    3278:	0010e852 	andseq	lr, r0, r2, asr r8
    327c:	0010f300 	andseq	pc, r0, r0, lsl #6
    3280:	51000100 	mrspl	r0, (UNDEF: 16)
    3284:	000010f3 	strdeq	r1, [r0], -r3
    3288:	00001198 	muleq	r0, r8, r1
    328c:	01f30004 	mvnseq	r0, r4
    3290:	00009f52 	andeq	r9, r0, r2, asr pc
    3294:	00000000 	andeq	r0, r0, r0
    3298:	11040000 	mrsne	r0, (UNDEF: 4)
    329c:	11200000 	teqne	r0, r0
    32a0:	00020000 	andeq	r0, r2, r0
    32a4:	11209f30 	teqne	r0, r0, lsr pc
    32a8:	11300000 	teqne	r0, r0
    32ac:	00010000 	andeq	r0, r1, r0
    32b0:	00113052 	andseq	r3, r1, r2, asr r0
    32b4:	00116c00 	andseq	r6, r1, r0, lsl #24
    32b8:	72000300 	andvc	r0, r0, #0, 6
    32bc:	116c9f7f 	smcne	51711	; 0xc9ff
    32c0:	11800000 	orrne	r0, r0, r0
    32c4:	00010000 	andeq	r0, r1, r0
    32c8:	00000052 	andeq	r0, r0, r2, asr r0
    32cc:	00000000 	andeq	r0, r0, r0
    32d0:	0010f400 	andseq	pc, r0, r0, lsl #8
    32d4:	0010f800 	andseq	pc, r0, r0, lsl #16
    32d8:	7a000300 	bvc	3ee0 <ABORT_STACK_SIZE+0x3ae0>
    32dc:	10f89f7f 	rscsne	r9, r8, pc, ror pc
    32e0:	11880000 	orrne	r0, r8, r0
    32e4:	00010000 	andeq	r0, r1, r0
    32e8:	0011885a 	andseq	r8, r1, sl, asr r8
    32ec:	00118c00 	andseq	r8, r1, r0, lsl #24
    32f0:	7a000300 	bvc	3ef8 <ABORT_STACK_SIZE+0x3af8>
    32f4:	00009f01 	andeq	r9, r0, r1, lsl #30
    32f8:	00000000 	andeq	r0, r0, r0
    32fc:	11200000 	teqne	r0, r0
    3300:	11400000 	mrsne	r0, (UNDEF: 64)
    3304:	00240000 	eoreq	r0, r4, r0
    3308:	01940173 	orrseq	r0, r4, r3, ror r1
    330c:	081afc09 	ldmdaeq	sl, {r0, r3, sl, fp, ip, sp, lr, pc}
    3310:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xfffff501
    3314:	01940073 	orrseq	r0, r4, r3, ror r0
    3318:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    331c:	0273221a 	rsbseq	r2, r3, #-1610612735	; 0xa0000001
    3320:	f8090194 			; <UNDEFINED> instruction: 0xf8090194
    3324:	1aff081a 	bne	fffc5394 <IRQ_STACK_BASE+0xbbfc5394>
    3328:	9f222438 	svcls	0x00222438
    332c:	00001140 	andeq	r1, r0, r0, asr #2
    3330:	00001170 	andeq	r1, r0, r0, ror r1
    3334:	7e730024 	cdpvc	0, 7, cr0, cr3, cr4, {1}
    3338:	fc090194 	stc2	1, cr0, [r9], {148}	; 0x94
    333c:	1aff081a 	bne	fffc53ac <IRQ_STACK_BASE+0xbbfc53ac>
    3340:	7d732433 	cfldrdvc	mvd2, [r3, #-204]!	; 0xffffff34
    3344:	25330194 	ldrcs	r0, [r3, #-404]!	; 0xfffffe6c
    3348:	221aff08 	andscs	pc, sl, #8, 30
    334c:	01947f73 	orrseq	r7, r4, r3, ror pc
    3350:	081af809 	ldmdaeq	sl, {r0, r3, fp, ip, sp, lr, pc}
    3354:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3358:	00009f22 	andeq	r9, r0, r2, lsr #30
    335c:	00000000 	andeq	r0, r0, r0
    3360:	10700000 	rsbsne	r0, r0, r0
    3364:	10d40000 	sbcsne	r0, r4, r0
    3368:	00030000 	andeq	r0, r3, r0
    336c:	d49f0a72 	ldrle	r0, [pc], #2674	; 3374 <ABORT_STACK_SIZE+0x2f74>
    3370:	e8000010 	stmda	r0, {r4}
    3374:	03000010 	movweq	r0, #16
    3378:	9f167200 	svcls	0x00167200
    337c:	000010e8 	andeq	r1, r0, r8, ror #1
    3380:	000010f3 	strdeq	r1, [r0], -r3
    3384:	16710003 	ldrbtne	r0, [r1], -r3
    3388:	0010f39f 	mulseq	r0, pc, r3	; <UNPREDICTABLE>
    338c:	00119800 	andseq	r9, r1, r0, lsl #16
    3390:	f3000600 	vmax.u8	d0, d0, d0
    3394:	16235201 	strtne	r5, [r3], -r1, lsl #4
    3398:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    339c:	00000000 	andeq	r0, r0, r0
    33a0:	0010d400 	andseq	sp, r0, r0, lsl #8
    33a4:	00112000 	andseq	r2, r1, r0
    33a8:	59000100 	stmdbpl	r0, {r8}
    33ac:	00001120 	andeq	r1, r0, r0, lsr #2
    33b0:	00001140 	andeq	r1, r0, r0, asr #2
    33b4:	40530001 	subsmi	r0, r3, r1
    33b8:	6c000011 	stcvs	0, cr0, [r0], {17}
    33bc:	03000011 	movweq	r0, #17
    33c0:	9f7d7300 	svcls	0x007d7300
    33c4:	0000116c 	andeq	r1, r0, ip, ror #2
    33c8:	00001180 	andeq	r1, r0, r0, lsl #3
    33cc:	8c530001 	mrrchi	0, 0, r0, r3, cr1
    33d0:	98000011 	stmdals	r0, {r0, r4}
    33d4:	01000011 	tsteq	r0, r1, lsl r0
    33d8:	00005900 	andeq	r5, r0, r0, lsl #18
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	10d40000 	sbcsne	r0, r4, r0
    33e4:	10f80000 	rscsne	r0, r8, r0
    33e8:	00010000 	andeq	r0, r1, r0
    33ec:	0010f85a 	andseq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    33f0:	00110400 	andseq	r0, r1, r0, lsl #8
    33f4:	7a000300 	bvc	3ffc <ABORT_STACK_SIZE+0x3bfc>
    33f8:	00009f01 	andeq	r9, r0, r1, lsl #30
    33fc:	00000000 	andeq	r0, r0, r0
    3400:	10f00000 	rscsne	r0, r0, r0
    3404:	10f30000 	rscsne	r0, r3, r0
    3408:	00010000 	andeq	r0, r1, r0
    340c:	0010f35c 	andseq	pc, r0, ip, asr r3	; <UNPREDICTABLE>
    3410:	00119800 	andseq	r9, r1, r0, lsl #16
    3414:	7b000200 	blvc	3c1c <ABORT_STACK_SIZE+0x381c>
    3418:	00000050 	andeq	r0, r0, r0, asr r0
    341c:	00000000 	andeq	r0, r0, r0
    3420:	00116c00 	andseq	r6, r1, r0, lsl #24
    3424:	00118000 	andseq	r8, r1, r0
    3428:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3434:	00001198 	muleq	r0, r8, r1
    3438:	000011cc 	andeq	r1, r0, ip, asr #3
    343c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3440:	60000011 	andvs	r0, r0, r1, lsl r0
    3444:	03000015 	movweq	r0, #21
    3448:	7fac9100 	svcvc	0x00ac9100
	...
    3454:	00001198 	muleq	r0, r8, r1
    3458:	000011c0 	andeq	r1, r0, r0, asr #3
    345c:	c0510001 	subsgt	r0, r1, r1
    3460:	f8000011 			; <UNDEFINED> instruction: 0xf8000011
    3464:	01000012 	tsteq	r0, r2, lsl r0
    3468:	12f85900 	rscsne	r5, r8, #0, 18
    346c:	14900000 	ldrne	r0, [r0], #0
    3470:	00040000 	andeq	r0, r4, r0
    3474:	9f5101f3 	svcls	0x005101f3
    3478:	00001490 	muleq	r0, r0, r4
    347c:	00001560 	andeq	r1, r0, r0, ror #10
    3480:	00590001 	subseq	r0, r9, r1
    3484:	00000000 	andeq	r0, r0, r0
    3488:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    348c:	e4000011 	str	r0, [r0], #-17	; 0xffffffef
    3490:	01000011 	tsteq	r0, r1, lsl r0
    3494:	11e45200 	mvnne	r5, r0, lsl #4
    3498:	15600000 	strbne	r0, [r0, #-0]!
    349c:	00030000 	andeq	r0, r3, r0
    34a0:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    34a4:	00000000 	andeq	r0, r0, r0
    34a8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    34ac:	00000011 	andeq	r0, r0, r1, lsl r0
    34b0:	01000012 	tsteq	r0, r2, lsl r0
    34b4:	12005300 	andne	r5, r0, #0, 6
    34b8:	15600000 	strbne	r0, [r0, #-0]!
    34bc:	00030000 	andeq	r0, r3, r0
    34c0:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    34c4:	00000000 	andeq	r0, r0, r0
    34c8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    34cc:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    34d0:	02000012 	andeq	r0, r0, #18
    34d4:	04009100 	streq	r9, [r0], #-256	; 0xffffff00
    34d8:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
    34dc:	01000012 	tsteq	r0, r2, lsl r0
    34e0:	12145300 	andsne	r5, r4, #0, 6
    34e4:	12480000 	subne	r0, r8, #0
    34e8:	00120000 	andseq	r0, r2, r0
    34ec:	01940874 	orrseq	r0, r4, r4, ror r8
    34f0:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    34f4:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    34f8:	1aff0801 	bne	fffc5504 <IRQ_STACK_BASE+0xbbfc5504>
    34fc:	12489f22 	subne	r9, r8, #34, 30	; 0x88
    3500:	12f80000 	rscsne	r0, r8, #0
    3504:	004e0000 	subeq	r0, lr, r0
    3508:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    350c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3510:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3514:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3518:	221aff08 	andscs	pc, sl, #8, 30
    351c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3520:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    3524:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3528:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    352c:	9124381a 	teqls	r4, sl, lsl r8
    3530:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3534:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3538:	911e5e08 	tstls	lr, r8, lsl #28
    353c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3540:	0a221aff 	beq	88a144 <STACK_SIZE+0x8a144>
    3544:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3548:	e7090324 	str	r0, [r9, -r4, lsr #6]
    354c:	94224000 	strtls	r4, [r2], #-0
    3550:	1aff0801 	bne	fffc555c <IRQ_STACK_BASE+0xbbfc555c>
    3554:	14909f22 	ldrne	r9, [r0], #3874	; 0xf22
    3558:	14a80000 	strtne	r0, [r8], #0
    355c:	00120000 	andseq	r0, r2, r0
    3560:	01940874 	orrseq	r0, r4, r4, ror r8
    3564:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3568:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    356c:	1aff0801 	bne	fffc5578 <IRQ_STACK_BASE+0xbbfc5578>
    3570:	14a89f22 	strtne	r9, [r8], #3874	; 0xf22
    3574:	15600000 	strbne	r0, [r0, #-0]!
    3578:	004e0000 	subeq	r0, lr, r0
    357c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3580:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3584:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3588:	01947891 			; <UNDEFINED> instruction: 0x01947891
    358c:	221aff08 	andscs	pc, sl, #8, 30
    3590:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3594:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    3598:	224000e7 	subcs	r0, r0, #231	; 0xe7
    359c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    35a0:	9124381a 	teqls	r4, sl, lsl r8
    35a4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    35a8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    35ac:	911e5e08 	tstls	lr, r8, lsl #28
    35b0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    35b4:	0a221aff 	beq	88a1b8 <STACK_SIZE+0x8a1b8>
    35b8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    35bc:	e7090324 	str	r0, [r9, -r4, lsr #6]
    35c0:	94224000 	strtls	r4, [r2], #-0
    35c4:	1aff0801 	bne	fffc55d0 <IRQ_STACK_BASE+0xbbfc55d0>
    35c8:	00009f22 	andeq	r9, r0, r2, lsr #30
    35cc:	00000000 	andeq	r0, r0, r0
    35d0:	11f40000 	mvnsne	r0, r0
    35d4:	11fc0000 	mvnsne	r0, r0
    35d8:	00100000 	andseq	r0, r0, r0
    35dc:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    35e0:	00e70803 	rsceq	r0, r7, r3, lsl #16
    35e4:	01942240 	orrseq	r2, r4, r0, asr #4
    35e8:	9f1aff08 	svcls	0x001aff08
    35ec:	000011fc 	strdeq	r1, [r0], -ip
    35f0:	00001218 	andeq	r1, r0, r8, lsl r2
    35f4:	78910026 	ldmvc	r1, {r1, r2, r5}
    35f8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    35fc:	7825fc09 	stmdavc	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3600:	78911e00 	ldmvc	r1, {r9, sl, fp, ip}
    3604:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3608:	bf0a221a 	svclt	0x000a221a
    360c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3610:	00e70803 	rsceq	r0, r7, r3, lsl #16
    3614:	01942240 	orrseq	r2, r4, r0, asr #4
    3618:	9f1aff08 	svcls	0x001aff08
    361c:	00001218 	andeq	r1, r0, r8, lsl r2
    3620:	00001224 	andeq	r1, r0, r4, lsr #4
    3624:	78910026 	ldmvc	r1, {r1, r2, r5}
    3628:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    362c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3630:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3634:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3638:	bf0a221a 	svclt	0x000a221a
    363c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3640:	00e70803 	rsceq	r0, r7, r3, lsl #16
    3644:	01942240 	orrseq	r2, r4, r0, asr #4
    3648:	9f1aff08 	svcls	0x001aff08
    364c:	00001224 	andeq	r1, r0, r4, lsr #4
    3650:	0000128c 	andeq	r1, r0, ip, lsl #5
    3654:	8c530001 	mrrchi	0, 0, r0, r3, cr1
    3658:	cc000012 	stcgt	0, cr0, [r0], {18}
    365c:	5f000012 	svcpl	0x00000012
    3660:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3664:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3668:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    366c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3670:	1aff0801 	bne	fffc567c <IRQ_STACK_BASE+0xbbfc567c>
    3674:	3bbf0a22 	blcc	fefc5f04 <IRQ_STACK_BASE+0xbafc5f04>
    3678:	0324311c 	teqeq	r4, #28, 2
    367c:	4000e708 	andmi	lr, r0, r8, lsl #14
    3680:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3684:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3688:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    368c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3690:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3694:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3698:	221aff08 	andscs	pc, sl, #8, 30
    369c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    36a0:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    36a4:	224000e7 	subcs	r0, r0, #231	; 0xe7
    36a8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    36ac:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    36b0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 3fdc <ABORT_STACK_SIZE+0x3bdc>
    36b4:	23220077 	teqcs	r2, #119	; 0x77
    36b8:	01940aa0 	orrseq	r0, r4, r0, lsr #21
    36bc:	9f1aff08 	svcls	0x001aff08
    36c0:	000012cc 	andeq	r1, r0, ip, asr #5
    36c4:	000012f8 	strdeq	r1, [r0], -r8
    36c8:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    36cc:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    36d0:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    36d4:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    36d8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    36dc:	bf0a221a 	svclt	0x000a221a
    36e0:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    36e4:	00e70803 	rsceq	r0, r7, r3, lsl #16
    36e8:	01942240 	orrseq	r2, r4, r0, asr #4
    36ec:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    36f0:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    36f4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    36f8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    36fc:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3700:	1aff0801 	bne	fffc570c <IRQ_STACK_BASE+0xbbfc570c>
    3704:	3bbf0a22 	blcc	fefc5f94 <IRQ_STACK_BASE+0xbafc5f94>
    3708:	0324311c 	teqeq	r4, #28, 2
    370c:	4000e709 	andmi	lr, r0, r9, lsl #14
    3710:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3714:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3718:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    371c:	2c100325 	ldccs	3, cr0, [r0], {37}	; 0x25
    3720:	94224001 	strtls	r4, [r2], #-1
    3724:	1aff0801 	bne	fffc5730 <IRQ_STACK_BASE+0xbbfc5730>
    3728:	0014909f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    372c:	00150c00 	andseq	r0, r5, r0, lsl #24
    3730:	53000100 	movwpl	r0, #256	; 0x100
    3734:	0000150c 	andeq	r1, r0, ip, lsl #10
    3738:	00001560 	andeq	r1, r0, r0, ror #10
    373c:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3740:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3744:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3748:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    374c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3750:	bf0a221a 	svclt	0x000a221a
    3754:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3758:	00e70803 	rsceq	r0, r7, r3, lsl #16
    375c:	01942240 	orrseq	r2, r4, r0, asr #4
    3760:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3764:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3768:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    376c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3770:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3774:	1aff0801 	bne	fffc5780 <IRQ_STACK_BASE+0xbbfc5780>
    3778:	3bbf0a22 	blcc	fefc6008 <IRQ_STACK_BASE+0xbafc6008>
    377c:	0324311c 	teqeq	r4, #28, 2
    3780:	4000e709 	andmi	lr, r0, r9, lsl #14
    3784:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3788:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    378c:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3790:	2c100325 	ldccs	3, cr0, [r0], {37}	; 0x25
    3794:	94224001 	strtls	r4, [r2], #-1
    3798:	1aff0801 	bne	fffc57a4 <IRQ_STACK_BASE+0xbbfc57a4>
    379c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    37a0:	00000000 	andeq	r0, r0, r0
    37a4:	0011f400 	andseq	pc, r1, r0, lsl #8
    37a8:	0011fc00 	andseq	pc, r1, r0, lsl #24
    37ac:	72001000 	andvc	r1, r0, #0
    37b0:	03243100 	teqeq	r4, #0, 2
    37b4:	4000e709 	andmi	lr, r0, r9, lsl #14
    37b8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    37bc:	fc9f1aff 	ldc2	10, cr1, [pc], {255}	; 0xff
    37c0:	18000011 	stmdane	r0, {r0, r4}
    37c4:	26000012 			; <UNDEFINED> instruction: 0x26000012
    37c8:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    37cc:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    37d0:	007825fc 	ldrshteq	r2, [r8], #-92	; 0xffffffa4
    37d4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    37d8:	1aff0801 	bne	fffc57e4 <IRQ_STACK_BASE+0xbbfc57e4>
    37dc:	3bbf0a22 	blcc	fefc606c <IRQ_STACK_BASE+0xbafc606c>
    37e0:	0324311c 	teqeq	r4, #28, 2
    37e4:	4000e709 	andmi	lr, r0, r9, lsl #14
    37e8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    37ec:	189f1aff 	ldmne	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    37f0:	28000012 	stmdacs	r0, {r1, r4}
    37f4:	26000012 			; <UNDEFINED> instruction: 0x26000012
    37f8:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    37fc:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3800:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3804:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3808:	1aff0801 	bne	fffc5814 <IRQ_STACK_BASE+0xbbfc5814>
    380c:	3bbf0a22 	blcc	fefc609c <IRQ_STACK_BASE+0xbafc609c>
    3810:	0324311c 	teqeq	r4, #28, 2
    3814:	4000e709 	andmi	lr, r0, r9, lsl #14
    3818:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    381c:	289f1aff 	ldmcs	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    3820:	50000012 	andpl	r0, r0, r2, lsl r0
    3824:	01000012 	tsteq	r0, r2, lsl r0
    3828:	12505100 	subsne	r5, r0, #0, 2
    382c:	12cc0000 	sbcne	r0, ip, #0
    3830:	005f0000 	subseq	r0, pc, r0
    3834:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3838:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    383c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3840:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3844:	221aff08 	andscs	pc, sl, #8, 30
    3848:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    384c:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    3850:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3854:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3858:	9124381a 	teqls	r4, sl, lsl r8
    385c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3860:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3864:	911e5e08 	tstls	lr, r8, lsl #28
    3868:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    386c:	0a221aff 	beq	88a470 <STACK_SIZE+0x8a470>
    3870:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3874:	e7090324 	str	r0, [r9, -r4, lsr #6]
    3878:	94224000 	strtls	r4, [r2], #-0
    387c:	1aff0801 	bne	fffc5888 <IRQ_STACK_BASE+0xbbfc5888>
    3880:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    3884:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    3888:	b8232200 	stmdalt	r3!, {r9, sp}
    388c:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    3890:	cc9f1aff 	vldmiagt	pc, {s2-s256}
    3894:	f8000012 			; <UNDEFINED> instruction: 0xf8000012
    3898:	5f000012 	svcpl	0x00000012
    389c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    38a0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    38a4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    38a8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    38ac:	1aff0801 	bne	fffc58b8 <IRQ_STACK_BASE+0xbbfc58b8>
    38b0:	3bbf0a22 	blcc	fefc6140 <IRQ_STACK_BASE+0xbafc6140>
    38b4:	0324311c 	teqeq	r4, #28, 2
    38b8:	4000e708 	andmi	lr, r0, r8, lsl #14
    38bc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    38c0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    38c4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    38c8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    38cc:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    38d0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    38d4:	221aff08 	andscs	pc, sl, #8, 30
    38d8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    38dc:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    38e0:	224000e7 	subcs	r0, r0, #231	; 0xe7
    38e4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    38e8:	fa09221a 	blx	24c158 <IRQ_STACK_SIZE+0x244158>
    38ec:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4218 <SVC_STACK_SIZE+0x218>
    38f0:	012c2803 	teqeq	ip, r3, lsl #16
    38f4:	01942240 	orrseq	r2, r4, r0, asr #4
    38f8:	9f1aff08 	svcls	0x001aff08
    38fc:	00001490 	muleq	r0, r0, r4
    3900:	000014c0 	andeq	r1, r0, r0, asr #9
    3904:	c0510001 	subsgt	r0, r1, r1
    3908:	f8000014 			; <UNDEFINED> instruction: 0xf8000014
    390c:	5f000014 	svcpl	0x00000014
    3910:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3914:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3918:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    391c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3920:	1aff0801 	bne	fffc592c <IRQ_STACK_BASE+0xbbfc592c>
    3924:	3bbf0a22 	blcc	fefc61b4 <IRQ_STACK_BASE+0xbafc61b4>
    3928:	0324311c 	teqeq	r4, #28, 2
    392c:	4000e708 	andmi	lr, r0, r8, lsl #14
    3930:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3934:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3938:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    393c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3940:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3944:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3948:	221aff08 	andscs	pc, sl, #8, 30
    394c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3950:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3954:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3958:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    395c:	fa09221a 	blx	24c1cc <IRQ_STACK_SIZE+0x2441cc>
    3960:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 428c <SVC_STACK_SIZE+0x28c>
    3964:	23220077 	teqcs	r2, #119	; 0x77
    3968:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    396c:	9f1aff08 	svcls	0x001aff08
    3970:	000014f8 	strdeq	r1, [r0], -r8
    3974:	00001560 	andeq	r1, r0, r0, ror #10
    3978:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    397c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3980:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3984:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3988:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    398c:	bf0a221a 	svclt	0x000a221a
    3990:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3994:	00e70803 	rsceq	r0, r7, r3, lsl #16
    3998:	01942240 	orrseq	r2, r4, r0, asr #4
    399c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    39a0:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    39a4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    39a8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    39ac:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    39b0:	1aff0801 	bne	fffc59bc <IRQ_STACK_BASE+0xbbfc59bc>
    39b4:	3bbf0a22 	blcc	fefc6244 <IRQ_STACK_BASE+0xbafc6244>
    39b8:	0324311c 	teqeq	r4, #28, 2
    39bc:	4000e709 	andmi	lr, r0, r9, lsl #14
    39c0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    39c4:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    39c8:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    39cc:	2c280325 	stccs	3, cr0, [r8], #-148	; 0xffffff6c
    39d0:	94224001 	strtls	r4, [r2], #-1
    39d4:	1aff0801 	bne	fffc59e0 <IRQ_STACK_BASE+0xbbfc59e0>
    39d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    39dc:	00000000 	andeq	r0, r0, r0
    39e0:	00122800 	andseq	r2, r2, r0, lsl #16
    39e4:	0012cc00 	andseq	ip, r2, r0, lsl #24
    39e8:	78000600 	stmdavc	r0, {r9, sl}
    39ec:	1aff0800 	bne	fffc59f4 <IRQ_STACK_BASE+0xbbfc59f4>
    39f0:	0012cc9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    39f4:	0012f800 	andseq	pc, r2, r0, lsl #16
    39f8:	91005b00 	tstls	r0, r0, lsl #22
    39fc:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3a00:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3a04:	911e5e08 	tstls	lr, r8, lsl #28
    3a08:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3a0c:	0a221aff 	beq	88a610 <STACK_SIZE+0x8a610>
    3a10:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3a14:	e7080324 	str	r0, [r8, -r4, lsr #6]
    3a18:	94224000 	strtls	r4, [r2], #-0
    3a1c:	1aff0801 	bne	fffc5a28 <IRQ_STACK_BASE+0xbbfc5a28>
    3a20:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3a24:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3a28:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3a2c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3a30:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a34:	bf0a221a 	svclt	0x000a221a
    3a38:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3a3c:	00e70903 	rsceq	r0, r7, r3, lsl #18
    3a40:	01942240 	orrseq	r2, r4, r0, asr #4
    3a44:	221aff08 	andscs	pc, sl, #8, 30
    3a48:	48031a4f 	stmdami	r3, {r0, r1, r2, r3, r6, r9, fp, ip}
    3a4c:	2240012c 	subcs	r0, r0, #44, 2
    3a50:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a54:	14909f1a 	ldrne	r9, [r0], #3866	; 0xf1a
    3a58:	14b00000 	ldrtne	r0, [r0], #0
    3a5c:	00060000 	andeq	r0, r6, r0
    3a60:	ff080078 			; <UNDEFINED> instruction: 0xff080078
    3a64:	14b09f1a 	ldrtne	r9, [r0], #3866	; 0xf1a
    3a68:	14f80000 	ldrbtne	r0, [r8], #0
    3a6c:	005b0000 	subseq	r0, fp, r0
    3a70:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3a74:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3a78:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3a7c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3a80:	221aff08 	andscs	pc, sl, #8, 30
    3a84:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3a88:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    3a8c:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3a90:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a94:	9124381a 	teqls	r4, sl, lsl r8
    3a98:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3a9c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3aa0:	911e5e08 	tstls	lr, r8, lsl #28
    3aa4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3aa8:	0a221aff 	beq	88a6ac <STACK_SIZE+0x8a6ac>
    3aac:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3ab0:	e7090324 	str	r0, [r9, -r4, lsr #6]
    3ab4:	94224000 	strtls	r4, [r2], #-0
    3ab8:	1aff0801 	bne	fffc5ac4 <IRQ_STACK_BASE+0xbbfc5ac4>
    3abc:	771a4f22 	ldrvc	r4, [sl, -r2, lsr #30]
    3ac0:	d8232200 	stmdale	r3!, {r9, sp}
    3ac4:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    3ac8:	f89f1aff 			; <UNDEFINED> instruction: 0xf89f1aff
    3acc:	60000014 	andvs	r0, r0, r4, lsl r0
    3ad0:	5b000015 	blpl	3b2c <ABORT_STACK_SIZE+0x372c>
    3ad4:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3ad8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3adc:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3ae0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3ae4:	1aff0801 	bne	fffc5af0 <IRQ_STACK_BASE+0xbbfc5af0>
    3ae8:	3bbf0a22 	blcc	fefc6378 <IRQ_STACK_BASE+0xbafc6378>
    3aec:	0324311c 	teqeq	r4, #28, 2
    3af0:	4000e708 	andmi	lr, r0, r8, lsl #14
    3af4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3af8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3afc:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3b00:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3b04:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3b08:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3b0c:	221aff08 	andscs	pc, sl, #8, 30
    3b10:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3b14:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3b18:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3b1c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b20:	1a4f221a 	bne	13cc390 <STACK_SIZE+0xbcc390>
    3b24:	012c4803 	teqeq	ip, r3, lsl #16
    3b28:	01942240 	orrseq	r2, r4, r0, asr #4
    3b2c:	9f1aff08 	svcls	0x001aff08
	...
    3b38:	00001230 	andeq	r1, r0, r0, lsr r2
    3b3c:	00001248 	andeq	r1, r0, r8, asr #4
    3b40:	00710017 	rsbseq	r0, r1, r7, lsl r0
    3b44:	01597003 	cmpeq	r9, r3
    3b48:	01942240 	orrseq	r2, r4, r0, asr #4
    3b4c:	0a1aff08 	beq	6c3774 <IRQ_STACK_SIZE+0x6bb774>
    3b50:	731e0280 	tstvc	lr, #128, 4
    3b54:	22243500 	eorcs	r3, r4, #0, 10
    3b58:	0012489f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    3b5c:	00125000 	andseq	r5, r2, r0
    3b60:	71000800 	tstvc	r0, r0, lsl #16
    3b64:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3b68:	509f2200 	addspl	r2, pc, r0, lsl #4
    3b6c:	68000012 	stmdavs	r0, {r1, r4}
    3b70:	64000012 	strvs	r0, [r0], #-18	; 0xffffffee
    3b74:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3b78:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3b7c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3b80:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3b84:	1aff0801 	bne	fffc5b90 <IRQ_STACK_BASE+0xbbfc5b90>
    3b88:	3bbf0a22 	blcc	fefc6418 <IRQ_STACK_BASE+0xbafc6418>
    3b8c:	0324311c 	teqeq	r4, #28, 2
    3b90:	4000e708 	andmi	lr, r0, r8, lsl #14
    3b94:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b98:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3b9c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3ba0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3ba4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3ba8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3bac:	221aff08 	andscs	pc, sl, #8, 30
    3bb0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3bb4:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3bb8:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3bbc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3bc0:	fa09221a 	blx	24c430 <IRQ_STACK_SIZE+0x244430>
    3bc4:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 44f0 <SVC_STACK_SIZE+0x4f0>
    3bc8:	23220077 	teqcs	r2, #119	; 0x77
    3bcc:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3bd0:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    3bd4:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    3bd8:	0012689f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    3bdc:	0012cc00 	andseq	ip, r2, r0, lsl #24
    3be0:	91006100 	mrsls	r6, (UNDEF: 16)
    3be4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3be8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3bec:	911e5e08 	tstls	lr, r8, lsl #28
    3bf0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3bf4:	0a221aff 	beq	88a7f8 <STACK_SIZE+0x8a7f8>
    3bf8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3bfc:	e7080324 	str	r0, [r8, -r4, lsr #6]
    3c00:	94224000 	strtls	r4, [r2], #-0
    3c04:	1aff0801 	bne	fffc5c10 <IRQ_STACK_BASE+0xbbfc5c10>
    3c08:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3c0c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3c10:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3c14:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3c18:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c1c:	bf0a221a 	svclt	0x000a221a
    3c20:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3c24:	00e70903 	rsceq	r0, r7, r3, lsl #18
    3c28:	01942240 	orrseq	r2, r4, r0, asr #4
    3c2c:	221aff08 	andscs	pc, sl, #8, 30
    3c30:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3c34:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3c38:	0ab82322 	beq	fee0c8c8 <IRQ_STACK_BASE+0xbae0c8c8>
    3c3c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c40:	9f24351a 	svcls	0x0024351a
    3c44:	00001490 	muleq	r0, r0, r4
    3c48:	000014a8 	andeq	r1, r0, r8, lsr #9
    3c4c:	00710017 	rsbseq	r0, r1, r7, lsl r0
    3c50:	01598803 	cmpeq	r9, r3, lsl #16
    3c54:	01942240 	orrseq	r2, r4, r0, asr #4
    3c58:	0a1aff08 	beq	6c3880 <IRQ_STACK_SIZE+0x6bb880>
    3c5c:	731e0280 	tstvc	lr, #128, 4
    3c60:	22243500 	eorcs	r3, r4, #0, 10
    3c64:	0014a89f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    3c68:	0014c000 	andseq	ip, r4, r0
    3c6c:	71000800 	tstvc	r0, r0, lsl #16
    3c70:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3c74:	c09f2200 	addsgt	r2, pc, r0, lsl #4
    3c78:	d4000014 	strle	r0, [r0], #-20	; 0xffffffec
    3c7c:	64000014 	strvs	r0, [r0], #-20	; 0xffffffec
    3c80:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3c84:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3c88:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3c8c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3c90:	1aff0801 	bne	fffc5c9c <IRQ_STACK_BASE+0xbbfc5c9c>
    3c94:	3bbf0a22 	blcc	fefc6524 <IRQ_STACK_BASE+0xbafc6524>
    3c98:	0324311c 	teqeq	r4, #28, 2
    3c9c:	4000e708 	andmi	lr, r0, r8, lsl #14
    3ca0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3ca4:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3ca8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3cac:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3cb0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3cb4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3cb8:	221aff08 	andscs	pc, sl, #8, 30
    3cbc:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3cc0:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3cc4:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3cc8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3ccc:	fa09221a 	blx	24c53c <IRQ_STACK_SIZE+0x24453c>
    3cd0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 45fc <SVC_STACK_SIZE+0x5fc>
    3cd4:	23220077 	teqcs	r2, #119	; 0x77
    3cd8:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3cdc:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    3ce0:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    3ce4:	0014d49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    3ce8:	0014f800 	andseq	pc, r4, r0, lsl #16
    3cec:	91006100 	mrsls	r6, (UNDEF: 16)
    3cf0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3cf4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3cf8:	911e5e08 	tstls	lr, r8, lsl #28
    3cfc:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3d00:	0a221aff 	beq	88a904 <STACK_SIZE+0x8a904>
    3d04:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3d08:	e7080324 	str	r0, [r8, -r4, lsr #6]
    3d0c:	94224000 	strtls	r4, [r2], #-0
    3d10:	1aff0801 	bne	fffc5d1c <IRQ_STACK_BASE+0xbbfc5d1c>
    3d14:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3d18:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3d1c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3d20:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3d24:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3d28:	bf0a221a 	svclt	0x000a221a
    3d2c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3d30:	00e70903 	rsceq	r0, r7, r3, lsl #18
    3d34:	01942240 	orrseq	r2, r4, r0, asr #4
    3d38:	221aff08 	andscs	pc, sl, #8, 30
    3d3c:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3d40:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3d44:	0ab82322 	beq	fee0c9d4 <IRQ_STACK_BASE+0xbae0c9d4>
    3d48:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3d4c:	9f24351a 	svcls	0x0024351a
    3d50:	000014f8 	strdeq	r1, [r0], -r8
    3d54:	00001544 	andeq	r1, r0, r4, asr #10
    3d58:	78910061 	ldmvc	r1, {r0, r5, r6}
    3d5c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3d60:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3d64:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3d68:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3d6c:	bf0a221a 	svclt	0x000a221a
    3d70:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3d74:	00e70803 	rsceq	r0, r7, r3, lsl #16
    3d78:	01942240 	orrseq	r2, r4, r0, asr #4
    3d7c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3d80:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3d84:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3d88:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3d8c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3d90:	1aff0801 	bne	fffc5d9c <IRQ_STACK_BASE+0xbbfc5d9c>
    3d94:	3bbf0a22 	blcc	fefc6624 <IRQ_STACK_BASE+0xbafc6624>
    3d98:	0324311c 	teqeq	r4, #28, 2
    3d9c:	4000e709 	andmi	lr, r0, r9, lsl #14
    3da0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3da4:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3da8:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    3dac:	2c280325 	stccs	3, cr0, [r8], #-148	; 0xffffff6c
    3db0:	94224001 	strtls	r4, [r2], #-1
    3db4:	1aff0801 	bne	fffc5dc0 <IRQ_STACK_BASE+0xbbfc5dc0>
    3db8:	449f2435 	ldrmi	r2, [pc], #1077	; 3dc0 <ABORT_STACK_SIZE+0x39c0>
    3dbc:	60000015 	andvs	r0, r0, r5, lsl r0
    3dc0:	ce000015 	mcrgt	0, 0, r0, cr0, cr5, {0}
    3dc4:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3dc8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3dcc:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3dd0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3dd4:	1aff0801 	bne	fffc5de0 <IRQ_STACK_BASE+0xbbfc5de0>
    3dd8:	3bbf0a22 	blcc	fefc6668 <IRQ_STACK_BASE+0xbafc6668>
    3ddc:	0324311c 	teqeq	r4, #28, 2
    3de0:	4000e708 	andmi	lr, r0, r8, lsl #14
    3de4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3de8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3dec:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3df0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3df4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3df8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3dfc:	221aff08 	andscs	pc, sl, #8, 30
    3e00:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3e04:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3e08:	224000e7 	subcs	r0, r0, #231	; 0xe7
    3e0c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e10:	fa09221a 	blx	24c680 <IRQ_STACK_SIZE+0x244680>
    3e14:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4740 <SVC_STACK_SIZE+0x740>
    3e18:	012c2803 	teqeq	ip, r3, lsl #16
    3e1c:	01942240 	orrseq	r2, r4, r0, asr #4
    3e20:	031aff08 	tsteq	sl, #8, 30
    3e24:	400159a0 	andmi	r5, r1, r0, lsr #19
    3e28:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3e2c:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    3e30:	78911e03 	ldmvc	r1, {r0, r1, r9, sl, fp, ip}
    3e34:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3e38:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3e3c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3e40:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e44:	bf0a221a 	svclt	0x000a221a
    3e48:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3e4c:	00e70803 	rsceq	r0, r7, r3, lsl #16
    3e50:	01942240 	orrseq	r2, r4, r0, asr #4
    3e54:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3e58:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3e5c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3e60:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3e64:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3e68:	1aff0801 	bne	fffc5e74 <IRQ_STACK_BASE+0xbbfc5e74>
    3e6c:	3bbf0a22 	blcc	fefc66fc <IRQ_STACK_BASE+0xbafc66fc>
    3e70:	0324311c 	teqeq	r4, #28, 2
    3e74:	4000e709 	andmi	lr, r0, r9, lsl #14
    3e78:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3e7c:	4f221aff 	svcmi	0x00221aff
    3e80:	2c48031a 	mcrrcs	3, 1, r0, r8, cr10
    3e84:	94224001 	strtls	r4, [r2], #-1
    3e88:	1aff0801 	bne	fffc5e94 <IRQ_STACK_BASE+0xbbfc5e94>
    3e8c:	23222435 	teqcs	r2, #889192448	; 0x35000000
    3e90:	009f3e80 	addseq	r3, pc, r0, lsl #29
    3e94:	00000000 	andeq	r0, r0, r0
    3e98:	30000000 	andcc	r0, r0, r0
    3e9c:	48000012 	stmdami	r0, {r1, r4}
    3ea0:	02000012 	andeq	r0, r0, #18
    3ea4:	909f3000 	addsls	r3, pc, r0
    3ea8:	a8000014 	stmdage	r0, {r2, r4}
    3eac:	02000014 	andeq	r0, r0, #20
    3eb0:	009f3000 	addseq	r3, pc, r0
    3eb4:	00000000 	andeq	r0, r0, r0
    3eb8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    3ebc:	18000012 	stmdane	r0, {r1, r4}
    3ec0:	02000013 	andeq	r0, r0, #19
    3ec4:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
    3ec8:	30000013 	andcc	r0, r0, r3, lsl r0
    3ecc:	0b000013 	bleq	3f20 <ABORT_STACK_SIZE+0x3b20>
    3ed0:	7f8c9100 	svcvc	0x008c9100
    3ed4:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3ed8:	9f4d231c 	svcls	0x004d231c
    3edc:	0000144c 	andeq	r1, r0, ip, asr #8
    3ee0:	00001490 	muleq	r0, r0, r4
    3ee4:	8c91000b 	ldchi	0, cr0, [r1], {11}
    3ee8:	9101947f 	tstls	r1, pc, ror r4
    3eec:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    3ef0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ef4:	00000000 	andeq	r0, r0, r0
    3ef8:	0012cc00 	andseq	ip, r2, r0, lsl #24
    3efc:	0012f800 	andseq	pc, r2, r0, lsl #16
    3f00:	30000200 	andcc	r0, r0, r0, lsl #4
    3f04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3f08:	00000000 	andeq	r0, r0, r0
    3f0c:	00135000 	andseq	r5, r3, r0
    3f10:	00136400 	andseq	r6, r3, r0, lsl #8
    3f14:	30000200 	andcc	r0, r0, r0, lsl #4
    3f18:	0013649f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    3f1c:	00137000 	andseq	r7, r3, r0
    3f20:	52000100 	andpl	r0, r0, #0, 2
    3f24:	00001370 	andeq	r1, r0, r0, ror r3
    3f28:	00001374 	andeq	r1, r0, r4, ror r3
    3f2c:	7f720003 	svcvc	0x00720003
    3f30:	0013749f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    3f34:	00139800 	andseq	r9, r3, r0, lsl #16
    3f38:	52000100 	andpl	r0, r0, #0, 2
    3f3c:	000013ec 	andeq	r1, r0, ip, ror #7
    3f40:	00001400 	andeq	r1, r0, r0, lsl #8
    3f44:	9f300002 	svcls	0x00300002
    3f48:	00001400 	andeq	r1, r0, r0, lsl #8
    3f4c:	0000140c 	andeq	r1, r0, ip, lsl #8
    3f50:	0c520001 	mrrceq	0, 0, r0, r2, cr1
    3f54:	10000014 	andne	r0, r0, r4, lsl r0
    3f58:	03000014 	movweq	r0, #20
    3f5c:	9f7f7200 	svcls	0x007f7200
    3f60:	00001410 	andeq	r1, r0, r0, lsl r4
    3f64:	00001434 	andeq	r1, r0, r4, lsr r4
    3f68:	00520001 	subseq	r0, r2, r1
    3f6c:	00000000 	andeq	r0, r0, r0
    3f70:	34000000 	strcc	r0, [r0], #-0
    3f74:	50000013 	andpl	r0, r0, r3, lsl r0
    3f78:	02000013 	andeq	r0, r0, #19
    3f7c:	509f3000 	addspl	r3, pc, r0
    3f80:	9c000013 	stcls	0, cr0, [r0], {19}
    3f84:	01000013 	tsteq	r0, r3, lsl r0
    3f88:	139c5900 	orrsne	r5, ip, #0, 18
    3f8c:	13a00000 	movne	r0, #0
    3f90:	00030000 	andeq	r0, r3, r0
    3f94:	a09f7f79 	addsge	r7, pc, r9, ror pc	; <UNPREDICTABLE>
    3f98:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    3f9c:	01000013 	tsteq	r0, r3, lsl r0
    3fa0:	13c45900 	bicne	r5, r4, #0, 18
    3fa4:	13ec0000 	mvnne	r0, #0
    3fa8:	00020000 	andeq	r0, r2, r0
    3fac:	13ec9f30 	mvnne	r9, #48, 30	; 0xc0
    3fb0:	14380000 	ldrtne	r0, [r8], #-0
    3fb4:	00010000 	andeq	r0, r1, r0
    3fb8:	0014385a 	andseq	r3, r4, sl, asr r8
    3fbc:	00143c00 	andseq	r3, r4, r0, lsl #24
    3fc0:	7a000300 	bvc	4bc8 <SVC_STACK_SIZE+0xbc8>
    3fc4:	143c9f7f 	ldrtne	r9, [ip], #-3967	; 0xfffff081
    3fc8:	144c0000 	strbne	r0, [ip], #-0
    3fcc:	00010000 	andeq	r0, r1, r0
    3fd0:	0000005a 	andeq	r0, r0, sl, asr r0
    3fd4:	00000000 	andeq	r0, r0, r0
    3fd8:	00133400 	andseq	r3, r3, r0, lsl #8
    3fdc:	00134c00 	andseq	r4, r3, r0, lsl #24
    3fe0:	58000100 	stmdapl	r0, {r8}
    3fe4:	0000134c 	andeq	r1, r0, ip, asr #6
    3fe8:	00001350 	andeq	r1, r0, r0, asr r3
    3fec:	98910015 	ldmls	r1, {r0, r2, r4}
    3ff0:	0074067f 	rsbseq	r0, r4, pc, ror r6
    3ff4:	067f8891 			; <UNDEFINED> instruction: 0x067f8891
    3ff8:	301a0072 	andscc	r0, sl, r2, ror r0
    3ffc:	00012829 	andeq	r2, r1, r9, lsr #16
    4000:	509f1316 	addspl	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4004:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    4008:	19000013 	stmdbne	r0, {r0, r1, r4}
    400c:	7f989100 	svcvc	0x00989100
    4010:	7f949106 	svcvc	0x00949106
    4014:	7f889106 	svcvc	0x00889106
    4018:	7fa09106 	svcvc	0x00a09106
    401c:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4020:	16000128 	strne	r0, [r0], -r8, lsr #2
    4024:	13b49f13 			; <UNDEFINED> instruction: 0x13b49f13
    4028:	13c40000 	bicne	r0, r4, #0
    402c:	001e0000 	andseq	r0, lr, r0
    4030:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4034:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4038:	067f8c91 			; <UNDEFINED> instruction: 0x067f8c91
    403c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4040:	7fa0911a 	svcvc	0x00a0911a
    4044:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4048:	16000128 	strne	r0, [r0], -r8, lsr #2
    404c:	13c49f13 	bicne	r9, r4, #19, 30	; 0x4c
    4050:	13e00000 	mvnne	r0, #0
    4054:	00010000 	andeq	r0, r1, r0
    4058:	00000059 	andeq	r0, r0, r9, asr r0
    405c:	00000000 	andeq	r0, r0, r0
    4060:	00136400 	andseq	r6, r3, r0, lsl #8
    4064:	00136c00 	andseq	r6, r3, r0, lsl #24
    4068:	71000600 	tstvc	r0, r0, lsl #12
    406c:	22007500 	andcs	r7, r0, #0, 10
    4070:	00136c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    4074:	00138800 	andseq	r8, r3, r0, lsl #16
    4078:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4084:	00001400 	andeq	r1, r0, r0, lsl #8
    4088:	00001408 	andeq	r1, r0, r8, lsl #8
    408c:	00710006 	rsbseq	r0, r1, r6
    4090:	9f220078 	svcls	0x00220078
    4094:	00001408 	andeq	r1, r0, r8, lsl #8
    4098:	00001424 	andeq	r1, r0, r4, lsr #8
    409c:	00500001 	subseq	r0, r0, r1
    40a0:	00000000 	andeq	r0, r0, r0
    40a4:	60000000 	andvs	r0, r0, r0
    40a8:	94000015 	strls	r0, [r0], #-21	; 0xffffffeb
    40ac:	01000015 	tsteq	r0, r5, lsl r0
    40b0:	15945000 	ldrne	r5, [r4]
    40b4:	16d40000 	ldrbne	r0, [r4], r0
    40b8:	00030000 	andeq	r0, r3, r0
    40bc:	007fac91 			; <UNDEFINED> instruction: 0x007fac91
    40c0:	00000000 	andeq	r0, r0, r0
    40c4:	60000000 	andvs	r0, r0, r0
    40c8:	84000015 	strhi	r0, [r0], #-21	; 0xffffffeb
    40cc:	01000015 	tsteq	r0, r5, lsl r0
    40d0:	15845100 	strne	r5, [r4, #256]	; 0x100
    40d4:	15a80000 	strne	r0, [r8, #0]!
    40d8:	00010000 	andeq	r0, r1, r0
    40dc:	0015a85c 	andseq	sl, r5, ip, asr r8
    40e0:	0015f800 	andseq	pc, r5, r0, lsl #16
    40e4:	59000100 	stmdbpl	r0, {r8}
    40e8:	000015f8 	strdeq	r1, [r0], -r8
    40ec:	000016d4 	ldrdeq	r1, [r0], -r4
    40f0:	01f30004 	mvnseq	r0, r4
    40f4:	00009f51 	andeq	r9, r0, r1, asr pc
    40f8:	00000000 	andeq	r0, r0, r0
    40fc:	15600000 	strbne	r0, [r0, #-0]!
    4100:	15c80000 	strbne	r0, [r8]
    4104:	00010000 	andeq	r0, r1, r0
    4108:	0015c852 	andseq	ip, r5, r2, asr r8
    410c:	0016d400 	andseq	sp, r6, r0, lsl #8
    4110:	91000300 	mrsls	r0, LR_irq
    4114:	00007fa0 	andeq	r7, r0, r0, lsr #31
    4118:	00000000 	andeq	r0, r0, r0
    411c:	15600000 	strbne	r0, [r0, #-0]!
    4120:	15cc0000 	strbne	r0, [ip]
    4124:	00010000 	andeq	r0, r1, r0
    4128:	0015cc53 	andseq	ip, r5, r3, asr ip
    412c:	0016d400 	andseq	sp, r6, r0, lsl #8
    4130:	91000300 	mrsls	r0, LR_irq
    4134:	00007fa4 	andeq	r7, r0, r4, lsr #31
    4138:	00000000 	andeq	r0, r0, r0
    413c:	15ac0000 	strne	r0, [ip, #0]!
    4140:	16d00000 	ldrbne	r0, [r0], r0
    4144:	00060000 	andeq	r0, r6, r0
    4148:	34067891 	strcc	r7, [r6], #-2193	; 0xfffff76f
    414c:	16d09f24 	ldrbne	r9, [r0], r4, lsr #30
    4150:	16d40000 	ldrbne	r0, [r4], r0
    4154:	00060000 	andeq	r0, r6, r0
    4158:	3406007d 	strcc	r0, [r6], #-125	; 0xffffff83
    415c:	00009f24 	andeq	r9, r0, r4, lsr #30
    4160:	00000000 	andeq	r0, r0, r0
    4164:	15f80000 	ldrbne	r0, [r8, #0]!
    4168:	16080000 	strne	r0, [r8], -r0
    416c:	000b0000 	andeq	r0, fp, r0
    4170:	947fa891 	ldrbtls	sl, [pc], #-2193	; 4178 <SVC_STACK_SIZE+0x178>
    4174:	1c7c9101 	ldfnep	f1, [ip], #-4
    4178:	b49f4323 	ldrlt	r4, [pc], #803	; 4180 <SVC_STACK_SIZE+0x180>
    417c:	d4000016 	strle	r0, [r0], #-22	; 0xffffffea
    4180:	0b000016 	bleq	41e0 <SVC_STACK_SIZE+0x1e0>
    4184:	7fa89100 	svcvc	0x00a89100
    4188:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    418c:	9f43231c 	svcls	0x0043231c
	...
    4198:	000015f8 	strdeq	r1, [r0], -r8
    419c:	00001610 	andeq	r1, r0, r0, lsl r6
    41a0:	9f300002 	svcls	0x00300002
    41a4:	00001610 	andeq	r1, r0, r0, lsl r6
    41a8:	00001624 	andeq	r1, r0, r4, lsr #12
    41ac:	9891000b 	ldmls	r1, {r0, r1, r3}
    41b0:	9101947f 	tstls	r1, pc, ror r4
    41b4:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    41b8:	0016a09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    41bc:	0016d400 	andseq	sp, r6, r0, lsl #8
    41c0:	91000b00 	tstls	r0, r0, lsl #22
    41c4:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
    41c8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    41cc:	00009f4d 	andeq	r9, r0, sp, asr #30
    41d0:	00000000 	andeq	r0, r0, r0
    41d4:	16300000 	ldrtne	r0, [r0], -r0
    41d8:	16440000 	strbne	r0, [r4], -r0
    41dc:	00020000 	andeq	r0, r2, r0
    41e0:	16449f30 			; <UNDEFINED> instruction: 0x16449f30
    41e4:	16900000 	ldrne	r0, [r0], r0
    41e8:	00010000 	andeq	r0, r1, r0
    41ec:	00169058 	andseq	r9, r6, r8, asr r0
    41f0:	00169400 	andseq	r9, r6, r0, lsl #8
    41f4:	78000300 	stmdavc	r0, {r8, r9}
    41f8:	16949f7f 			; <UNDEFINED> instruction: 0x16949f7f
    41fc:	16a00000 	strtne	r0, [r0], r0
    4200:	00010000 	andeq	r0, r1, r0
    4204:	00000058 	andeq	r0, r0, r8, asr r0
    4208:	00000000 	andeq	r0, r0, r0
    420c:	00164400 	andseq	r4, r6, r0, lsl #8
    4210:	00165800 	andseq	r5, r6, r0, lsl #16
    4214:	30000200 	andcc	r0, r0, r0, lsl #4
    4218:	0016589f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    421c:	00166400 	andseq	r6, r6, r0, lsl #8
    4220:	53000100 	movwpl	r0, #256	; 0x100
    4224:	00001664 	andeq	r1, r0, r4, ror #12
    4228:	00001668 	andeq	r1, r0, r8, ror #12
    422c:	7f730003 	svcvc	0x00730003
    4230:	0016689f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    4234:	00168c00 	andseq	r8, r6, r0, lsl #24
    4238:	53000100 	movwpl	r0, #256	; 0x100
	...
    4244:	00001630 	andeq	r1, r0, r0, lsr r6
    4248:	00001640 	andeq	r1, r0, r0, asr #12
    424c:	40570001 	subsmi	r0, r7, r1
    4250:	44000016 	strmi	r0, [r0], #-22	; 0xffffffea
    4254:	13000016 	movwne	r0, #22
    4258:	7fa49100 	svcvc	0x00a49100
    425c:	70007206 	andvc	r7, r0, r6, lsl #4
    4260:	1a007300 	bne	20e68 <IRQ_STACK_SIZE+0x18e68>
    4264:	01282930 	teqeq	r8, r0, lsr r9
    4268:	9f131600 	svcls	0x00131600
    426c:	00001644 	andeq	r1, r0, r4, asr #12
    4270:	000016d4 	ldrdeq	r1, [r0], -r4
    4274:	a491001e 	ldrge	r0, [r1], #30
    4278:	a091067f 	addsge	r0, r1, pc, ror r6
    427c:	9891067f 	ldmls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    4280:	0194067f 	orrseq	r0, r4, pc, ror r6
    4284:	911aff08 	tstls	sl, r8, lsl #30
    4288:	1a067f9c 	bne	1a4100 <IRQ_STACK_SIZE+0x19c100>
    428c:	01282930 	teqeq	r8, r0, lsr r9
    4290:	9f131600 	svcls	0x00131600
	...
    429c:	00001658 	andeq	r1, r0, r8, asr r6
    42a0:	00001660 	andeq	r1, r0, r0, ror #12
    42a4:	00720006 	rsbseq	r0, r2, r6
    42a8:	9f220076 	svcls	0x00220076
    42ac:	00001660 	andeq	r1, r0, r0, ror #12
    42b0:	0000167c 	andeq	r1, r0, ip, ror r6
    42b4:	00510001 	subseq	r0, r1, r1
    42b8:	00000000 	andeq	r0, r0, r0
    42bc:	d4000000 	strle	r0, [r0], #-0
    42c0:	34000016 	strcc	r0, [r0], #-22	; 0xffffffea
    42c4:	01000017 	tsteq	r0, r7, lsl r0
    42c8:	17345000 	ldrne	r5, [r4, -r0]!
    42cc:	18e80000 	stmiane	r8!, {}^	; <UNPREDICTABLE>
    42d0:	00030000 	andeq	r0, r3, r0
    42d4:	e87f8c91 	ldmda	pc!, {r0, r4, r7, sl, fp, pc}^	; <UNPREDICTABLE>
    42d8:	ec000018 	stc	0, cr0, [r0], {24}
    42dc:	01000018 	tsteq	r0, r8, lsl r0
    42e0:	18ec5500 	stmiane	ip!, {r8, sl, ip, lr}^
    42e4:	18f00000 	ldmne	r0!, {}^	; <UNPREDICTABLE>
    42e8:	00030000 	andeq	r0, r3, r0
    42ec:	007f8c91 			; <UNDEFINED> instruction: 0x007f8c91
    42f0:	00000000 	andeq	r0, r0, r0
    42f4:	d4000000 	strle	r0, [r0], #-0
    42f8:	34000016 	strcc	r0, [r0], #-22	; 0xffffffea
    42fc:	01000017 	tsteq	r0, r7, lsl r0
    4300:	17345100 	ldrne	r5, [r4, -r0, lsl #2]!
    4304:	18f00000 	ldmne	r0!, {}^	; <UNPREDICTABLE>
    4308:	00030000 	andeq	r0, r3, r0
    430c:	007efc91 			; <UNDEFINED> instruction: 0x007efc91
    4310:	00000000 	andeq	r0, r0, r0
    4314:	d4000000 	strle	r0, [r0], #-0
    4318:	34000016 	strcc	r0, [r0], #-22	; 0xffffffea
    431c:	01000017 	tsteq	r0, r7, lsl r0
    4320:	17345200 	ldrne	r5, [r4, -r0, lsl #4]!
    4324:	18f00000 	ldmne	r0!, {}^	; <UNPREDICTABLE>
    4328:	00030000 	andeq	r0, r3, r0
    432c:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    4330:	00000000 	andeq	r0, r0, r0
    4334:	d4000000 	strle	r0, [r0], #-0
    4338:	34000016 	strcc	r0, [r0], #-22	; 0xffffffea
    433c:	01000017 	tsteq	r0, r7, lsl r0
    4340:	17345300 	ldrne	r5, [r4, -r0, lsl #6]!
    4344:	18f00000 	ldmne	r0!, {}^	; <UNPREDICTABLE>
    4348:	00030000 	andeq	r0, r3, r0
    434c:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    4350:	00000000 	andeq	r0, r0, r0
    4354:	d4000000 	strle	r0, [r0], #-0
    4358:	d8000016 	stmdale	r0, {r1, r2, r4}
    435c:	02000016 	andeq	r0, r0, #22
    4360:	d8009100 	stmdale	r0, {r8, ip, pc}
    4364:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    4368:	02000017 	andeq	r0, r0, #23
    436c:	04007c00 	streq	r7, [r0], #-3072	; 0xfffff400
    4370:	34000017 	strcc	r0, [r0], #-23	; 0xffffffe9
    4374:	02000017 	andeq	r0, r0, #23
    4378:	34009100 	strcc	r9, [r0], #-256	; 0xffffff00
    437c:	4c000017 	stcmi	0, cr0, [r0], {23}
    4380:	01000017 	tsteq	r0, r7, lsl r0
    4384:	174c5500 	strbne	r5, [ip, -r0, lsl #10]
    4388:	17540000 	ldrbne	r0, [r4, -r0]
    438c:	00010000 	andeq	r0, r1, r0
    4390:	0017545c 	andseq	r5, r7, ip, asr r4
    4394:	00175800 	andseq	r5, r7, r0, lsl #16
    4398:	91000300 	mrsls	r0, LR_irq
    439c:	17587ef8 	smmlsrne	r8, r8, lr, r7
    43a0:	17980000 	ldrne	r0, [r8, r0]
    43a4:	00010000 	andeq	r0, r1, r0
    43a8:	00179856 	andseq	r9, r7, r6, asr r8
    43ac:	0017a000 	andseq	sl, r7, r0
    43b0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    43b4:	000017a0 	andeq	r1, r0, r0, lsr #15
    43b8:	000017a4 	andeq	r1, r0, r4, lsr #15
    43bc:	a45c0001 	ldrbge	r0, [ip], #-1
    43c0:	f0000017 			; <UNDEFINED> instruction: 0xf0000017
    43c4:	03000018 	movweq	r0, #24
    43c8:	7ef89100 	nrmvce	f1, f0
	...
    43d4:	0000174c 	andeq	r1, r0, ip, asr #14
    43d8:	00001750 	andeq	r1, r0, r0, asr r7
    43dc:	50530001 	subspl	r0, r3, r1
    43e0:	58000017 	stmdapl	r0, {r0, r1, r2, r4}
    43e4:	05000017 	streq	r0, [r0, #-23]	; 0xffffffe9
    43e8:	38007300 	stmdacc	r0, {r8, r9, ip, sp, lr}
    43ec:	17589f24 	ldrbne	r9, [r8, -r4, lsr #30]
    43f0:	17640000 	strbne	r0, [r4, -r0]!
    43f4:	000d0000 	andeq	r0, sp, r0
    43f8:	24380073 	ldrtcs	r0, [r8], #-115	; 0xffffff8d
    43fc:	01940175 	orrseq	r0, r4, r5, ror r1
    4400:	211aff08 	tstcs	sl, r8, lsl #30
    4404:	0017a09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    4408:	0017c400 	andseq	ip, r7, r0, lsl #8
    440c:	53000100 	movwpl	r0, #256	; 0x100
	...
    4418:	000017a0 	andeq	r1, r0, r0, lsr #15
    441c:	000017c4 	andeq	r1, r0, r4, asr #15
    4420:	00530001 	subseq	r0, r3, r1
    4424:	00000000 	andeq	r0, r0, r0
    4428:	a0000000 	andge	r0, r0, r0
    442c:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4430:	03000018 	movweq	r0, #24
    4434:	7f8c9100 	svcvc	0x008c9100
	...
    4440:	00001808 	andeq	r1, r0, r8, lsl #16
    4444:	00001818 	andeq	r1, r0, r8, lsl r8
    4448:	8491000b 	ldrhi	r0, [r1], #11
    444c:	9101947f 	tstls	r1, pc, ror r4
    4450:	4b231c7c 	blmi	8cb648 <STACK_SIZE+0xcb648>
    4454:	0018c49f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    4458:	0018f000 	andseq	pc, r8, r0
    445c:	91000b00 	tstls	r0, r0, lsl #22
    4460:	01947f84 	orrseq	r7, r4, r4, lsl #31
    4464:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4468:	00009f4b 	andeq	r9, r0, fp, asr #30
    446c:	00000000 	andeq	r0, r0, r0
    4470:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
    4474:	18200000 	stmdane	r0!, {}	; <UNPREDICTABLE>
    4478:	00020000 	andeq	r0, r2, r0
    447c:	18209f30 	stmdane	r0!, {r4, r5, r8, r9, sl, fp, ip, pc}
    4480:	18340000 	ldmdane	r4!, {}	; <UNPREDICTABLE>
    4484:	000b0000 	andeq	r0, fp, r0
    4488:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 4490 <SVC_STACK_SIZE+0x490>
    448c:	1c7c9101 	ldfnep	f1, [ip], #-4
    4490:	b09f5523 	addslt	r5, pc, r3, lsr #10
    4494:	f0000018 			; <UNDEFINED> instruction: 0xf0000018
    4498:	0b000018 	bleq	4500 <SVC_STACK_SIZE+0x500>
    449c:	7f9c9100 	svcvc	0x009c9100
    44a0:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    44a4:	9f55231c 	svcls	0x0055231c
	...
    44b0:	00001840 	andeq	r1, r0, r0, asr #16
    44b4:	00001854 	andeq	r1, r0, r4, asr r8
    44b8:	9f300002 	svcls	0x00300002
    44bc:	00001854 	andeq	r1, r0, r4, asr r8
    44c0:	000018a0 	andeq	r1, r0, r0, lsr #17
    44c4:	a0570001 	subsge	r0, r7, r1
    44c8:	a4000018 	strge	r0, [r0], #-24	; 0xffffffe8
    44cc:	03000018 	movweq	r0, #24
    44d0:	9f7f7700 	svcls	0x007f7700
    44d4:	000018a4 	andeq	r1, r0, r4, lsr #17
    44d8:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
    44dc:	00570001 	subseq	r0, r7, r1
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	54000000 	strpl	r0, [r0], #-0
    44e8:	68000018 	stmdavs	r0, {r3, r4}
    44ec:	02000018 	andeq	r0, r0, #24
    44f0:	689f3000 	ldmvs	pc, {ip, sp}	; <UNPREDICTABLE>
    44f4:	74000018 	strvc	r0, [r0], #-24	; 0xffffffe8
    44f8:	01000018 	tsteq	r0, r8, lsl r0
    44fc:	18745300 	ldmdane	r4!, {r8, r9, ip, lr}^
    4500:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    4504:	00030000 	andeq	r0, r3, r0
    4508:	789f7f73 	ldmvc	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    450c:	9c000018 	stcls	0, cr0, [r0], {24}
    4510:	01000018 	tsteq	r0, r8, lsl r0
    4514:	00005300 	andeq	r5, r0, r0, lsl #6
    4518:	00000000 	andeq	r0, r0, r0
    451c:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    4520:	18500000 	ldmdane	r0, {}^	; <UNPREDICTABLE>
    4524:	00010000 	andeq	r0, r1, r0
    4528:	00185056 	andseq	r5, r8, r6, asr r0
    452c:	00185400 	andseq	r5, r8, r0, lsl #8
    4530:	91001300 	mrsls	r1, LR_irq
    4534:	7c067f94 	stcvc	15, cr7, [r6], {148}	; 0x94
    4538:	73007000 	movwvc	r7, #0
    453c:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4540:	16000128 	strne	r0, [r0], -r8, lsr #2
    4544:	18549f13 	ldmdane	r4, {r0, r1, r4, r8, r9, sl, fp, ip, pc}^
    4548:	18f00000 	ldmne	r0!, {}^	; <UNPREDICTABLE>
    454c:	001e0000 	andseq	r0, lr, r0
    4550:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4554:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4558:	067f9c91 			; <UNDEFINED> instruction: 0x067f9c91
    455c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4560:	7f90911a 	svcvc	0x0090911a
    4564:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4568:	16000128 	strne	r0, [r0], -r8, lsr #2
    456c:	00009f13 	andeq	r9, r0, r3, lsl pc
    4570:	00000000 	andeq	r0, r0, r0
    4574:	18680000 	stmdane	r8!, {}^	; <UNPREDICTABLE>
    4578:	18700000 	ldmdane	r0!, {}^	; <UNPREDICTABLE>
    457c:	00060000 	andeq	r0, r6, r0
    4580:	00750072 	rsbseq	r0, r5, r2, ror r0
    4584:	18709f22 	ldmdane	r0!, {r1, r5, r8, r9, sl, fp, ip, pc}^
    4588:	188c0000 	stmne	ip, {}	; <UNPREDICTABLE>
    458c:	00010000 	andeq	r0, r1, r0
    4590:	00000051 	andeq	r0, r0, r1, asr r0
    4594:	00000000 	andeq	r0, r0, r0
    4598:	0018f000 	andseq	pc, r8, r0
    459c:	00190000 	andseq	r0, r9, r0
    45a0:	50000100 	andpl	r0, r0, r0, lsl #2
    45a4:	00001900 	andeq	r1, r0, r0, lsl #18
    45a8:	00001970 	andeq	r1, r0, r0, ror r9
    45ac:	01f30004 	mvnseq	r0, r4
    45b0:	00009f50 	andeq	r9, r0, r0, asr pc
    45b4:	00000000 	andeq	r0, r0, r0
    45b8:	18f00000 	ldmne	r0!, {}^	; <UNPREDICTABLE>
    45bc:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    45c0:	00010000 	andeq	r0, r1, r0
    45c4:	00191451 	andseq	r1, r9, r1, asr r4
    45c8:	00191800 	andseq	r1, r9, r0, lsl #16
    45cc:	5c000100 	stfpls	f0, [r0], {-0}
    45d0:	00001918 	andeq	r1, r0, r8, lsl r9
    45d4:	00001970 	andeq	r1, r0, r0, ror r9
    45d8:	01f30004 	mvnseq	r0, r4
    45dc:	00009f51 	andeq	r9, r0, r1, asr pc
    45e0:	00000000 	andeq	r0, r0, r0
    45e4:	18f00000 	ldmne	r0!, {}^	; <UNPREDICTABLE>
    45e8:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
    45ec:	00010000 	andeq	r0, r1, r0
    45f0:	00190452 	andseq	r0, r9, r2, asr r4
    45f4:	00197000 	andseq	r7, r9, r0
    45f8:	f3000400 	vshl.u8	d0, d0, d0
    45fc:	009f5201 	addseq	r5, pc, r1, lsl #4
    4600:	00000000 	andeq	r0, r0, r0
    4604:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    4608:	18000018 	stmdane	r0, {r3, r4}
    460c:	01000019 	tsteq	r0, r9, lsl r0
    4610:	19185300 	ldmdbne	r8, {r8, r9, ip, lr}
    4614:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    4618:	00040000 	andeq	r0, r4, r0
    461c:	9f5301f3 	svcls	0x005301f3
	...
    4628:	00001928 	andeq	r1, r0, r8, lsr #18
    462c:	00001934 	andeq	r1, r0, r4, lsr r9
    4630:	34500001 	ldrbcc	r0, [r0], #-1
    4634:	5c000019 	stcpl	0, cr0, [r0], {25}
    4638:	01000019 	tsteq	r0, r9, lsl r0
    463c:	00005c00 	andeq	r5, r0, r0, lsl #24
    4640:	00000000 	andeq	r0, r0, r0
    4644:	19180000 	ldmdbne	r8, {}	; <UNPREDICTABLE>
    4648:	19280000 	stmdbne	r8!, {}	; <UNPREDICTABLE>
    464c:	00010000 	andeq	r0, r1, r0
    4650:	00000051 	andeq	r0, r0, r1, asr r0
    4654:	00000000 	andeq	r0, r0, r0
    4658:	00193400 	andseq	r3, r9, r0, lsl #8
    465c:	00195c00 	andseq	r5, r9, r0, lsl #24
    4660:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    466c:	00001934 	andeq	r1, r0, r4, lsr r9
    4670:	0000194c 	andeq	r1, r0, ip, asr #18
    4674:	4c5c0001 	mrrcmi	0, 0, r0, ip, cr1
    4678:	5c000019 	stcpl	0, cr0, [r0], {25}
    467c:	03000019 	movweq	r0, #25
    4680:	9f7f7c00 	svcls	0x007f7c00
	...
    468c:	00001970 	andeq	r1, r0, r0, ror r9
    4690:	00001a14 	andeq	r1, r0, r4, lsl sl
    4694:	14500001 	ldrbne	r0, [r0], #-1
    4698:	8800001a 	stmdahi	r0, {r1, r3, r4}
    469c:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    46a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    46a4:	001a889f 	mulseq	sl, pc, r8	; <UNPREDICTABLE>
    46a8:	001ad400 	andseq	sp, sl, r0, lsl #8
    46ac:	50000100 	andpl	r0, r0, r0, lsl #2
    46b0:	00001ad4 	ldrdeq	r1, [r0], -r4
    46b4:	00001b18 	andeq	r1, r0, r8, lsl fp
    46b8:	01f30004 	mvnseq	r0, r4
    46bc:	1b189f50 	blne	62c404 <IRQ_STACK_SIZE+0x624404>
    46c0:	1b240000 	blne	9046c8 <STACK_SIZE+0x1046c8>
    46c4:	00010000 	andeq	r0, r1, r0
    46c8:	00000050 	andeq	r0, r0, r0, asr r0
    46cc:	00000000 	andeq	r0, r0, r0
    46d0:	00197000 	andseq	r7, r9, r0
    46d4:	001a1400 	andseq	r1, sl, r0, lsl #8
    46d8:	51000100 	mrspl	r0, (UNDEF: 16)
    46dc:	00001a14 	andeq	r1, r0, r4, lsl sl
    46e0:	00001a88 	andeq	r1, r0, r8, lsl #21
    46e4:	01f30004 	mvnseq	r0, r4
    46e8:	1a889f51 	bne	fe22c434 <IRQ_STACK_BASE+0xba22c434>
    46ec:	1ad40000 	bne	ff5046f4 <IRQ_STACK_BASE+0xbb5046f4>
    46f0:	00010000 	andeq	r0, r1, r0
    46f4:	001ad451 	andseq	sp, sl, r1, asr r4
    46f8:	001b1800 	andseq	r1, fp, r0, lsl #16
    46fc:	f3000400 	vshl.u8	d0, d0, d0
    4700:	189f5101 	ldmne	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    4704:	2400001b 	strcs	r0, [r0], #-27	; 0xffffffe5
    4708:	0100001b 	tsteq	r0, fp, lsl r0
    470c:	00005100 	andeq	r5, r0, r0, lsl #2
    4710:	00000000 	andeq	r0, r0, r0
    4714:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    4718:	1a000000 	bne	4720 <SVC_STACK_SIZE+0x720>
    471c:	00010000 	andeq	r0, r1, r0
    4720:	001a0052 	andseq	r0, sl, r2, asr r0
    4724:	001a8800 	andseq	r8, sl, r0, lsl #16
    4728:	f3000400 	vshl.u8	d0, d0, d0
    472c:	889f5201 	ldmhi	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
    4730:	b400001a 	strlt	r0, [r0], #-26	; 0xffffffe6
    4734:	0100001a 	tsteq	r0, sl, lsl r0
    4738:	1ab45200 	bne	fed18f40 <IRQ_STACK_BASE+0xbad18f40>
    473c:	1ad40000 	bne	ff504744 <IRQ_STACK_BASE+0xbb504744>
    4740:	00020000 	andeq	r0, r2, r0
    4744:	1ad44f90 	bne	ff51858c <IRQ_STACK_BASE+0xbb51858c>
    4748:	1b180000 	blne	604750 <IRQ_STACK_SIZE+0x5fc750>
    474c:	00040000 	andeq	r0, r4, r0
    4750:	9f5201f3 	svcls	0x005201f3
    4754:	00001b18 	andeq	r1, r0, r8, lsl fp
    4758:	00001b24 	andeq	r1, r0, r4, lsr #22
    475c:	00520001 	subseq	r0, r2, r1
    4760:	00000000 	andeq	r0, r0, r0
    4764:	70000000 	andvc	r0, r0, r0
    4768:	f4000019 	vst4.8	{d0-d3}, [r0 :64], r9
    476c:	01000019 	tsteq	r0, r9, lsl r0
    4770:	19f45300 	ldmibne	r4!, {r8, r9, ip, lr}^
    4774:	1a140000 	bne	50477c <IRQ_STACK_SIZE+0x4fc77c>
    4778:	00020000 	andeq	r0, r2, r0
    477c:	1a144f90 	bne	5185c4 <IRQ_STACK_SIZE+0x5105c4>
    4780:	1a880000 	bne	fe204788 <IRQ_STACK_BASE+0xba204788>
    4784:	00040000 	andeq	r0, r4, r0
    4788:	9f5301f3 	svcls	0x005301f3
    478c:	00001a88 	andeq	r1, r0, r8, lsl #21
    4790:	00001aa0 	andeq	r1, r0, r0, lsr #21
    4794:	a0530001 	subsge	r0, r3, r1
    4798:	1800001a 	stmdane	r0, {r1, r3, r4}
    479c:	0400001b 	streq	r0, [r0], #-27	; 0xffffffe5
    47a0:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    47a4:	001b189f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    47a8:	001b2400 	andseq	r2, fp, r0, lsl #8
    47ac:	53000100 	movwpl	r0, #256	; 0x100
	...
    47b8:	00001970 	andeq	r1, r0, r0, ror r9
    47bc:	00001978 	andeq	r1, r0, r8, ror r9
    47c0:	00910002 	addseq	r0, r1, r2
    47c4:	00001978 	andeq	r1, r0, r8, ror r9
    47c8:	00001a80 	andeq	r1, r0, r0, lsl #21
    47cc:	047d0002 	ldrbteq	r0, [sp], #-2
    47d0:	00001a88 	andeq	r1, r0, r8, lsl #21
    47d4:	00001b24 	andeq	r1, r0, r4, lsr #22
    47d8:	047d0002 	ldrbteq	r0, [sp], #-2
	...
    47e4:	0000198c 	andeq	r1, r0, ip, lsl #19
    47e8:	00001ae4 	andeq	r1, r0, r4, ror #21
    47ec:	90900005 	addsls	r0, r0, r5
    47f0:	f4089302 	vst2.8	{d9-d12}, [r8], r2
    47f4:	2400001a 	strcs	r0, [r0], #-26	; 0xffffffe6
    47f8:	0500001b 	streq	r0, [r0, #-27]	; 0xffffffe5
    47fc:	02909000 	addseq	r9, r0, #0
    4800:	00000893 	muleq	r0, r3, r8
    4804:	00000000 	andeq	r0, r0, r0
    4808:	19b40000 	ldmibne	r4!, {}	; <UNPREDICTABLE>
    480c:	19ec0000 	stmibne	ip!, {}^	; <UNPREDICTABLE>
    4810:	00050000 	andeq	r0, r5, r0
    4814:	93029490 	movwls	r9, #9360	; 0x2490
    4818:	0019ec08 	andseq	lr, r9, r8, lsl #24
    481c:	0019f400 	andseq	pc, r9, r0, lsl #8
    4820:	73000a00 	movwvc	r0, #2560	; 0xa00
    4824:	1c007100 	stfnes	f7, [r0], {-0}
    4828:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    482c:	0019f49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4830:	001a1400 	andseq	r1, sl, r0, lsl #8
    4834:	92000b00 	andls	r0, r0, #0, 22
    4838:	0071004f 	rsbseq	r0, r1, pc, asr #32
    483c:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4840:	1a149f25 	bne	52c4dc <IRQ_STACK_SIZE+0x5244dc>
    4844:	1a880000 	bne	fe20484c <IRQ_STACK_BASE+0xba20484c>
    4848:	000c0000 	andeq	r0, ip, r0
    484c:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    4850:	f71c5101 			; <UNDEFINED> instruction: 0xf71c5101
    4854:	9f25f72c 	svcls	0x0025f72c
    4858:	00001a88 	andeq	r1, r0, r8, lsl #21
    485c:	00001ad0 	ldrdeq	r1, [r0], -r0
    4860:	94900005 	ldrls	r0, [r0], #5
    4864:	d0089302 	andle	r9, r8, r2, lsl #6
    4868:	d400001a 	strle	r0, [r0], #-26	; 0xffffffe6
    486c:	0b00001a 	bleq	48dc <SVC_STACK_SIZE+0x8dc>
    4870:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4874:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    4878:	9f25f72c 	svcls	0x0025f72c
    487c:	00001ad4 	ldrdeq	r1, [r0], -r4
    4880:	00001b18 	andeq	r1, r0, r8, lsl fp
    4884:	01f3000c 	mvnseq	r0, ip
    4888:	5101f353 	tstpl	r1, r3, asr r3
    488c:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4890:	1b189f25 	blne	62c52c <IRQ_STACK_SIZE+0x62452c>
    4894:	1b1c0000 	blne	70489c <IRQ_STACK_SIZE+0x6fc89c>
    4898:	00050000 	andeq	r0, r5, r0
    489c:	93029490 	movwls	r9, #9360	; 0x2490
    48a0:	001b1c08 	andseq	r1, fp, r8, lsl #24
    48a4:	001b2400 	andseq	r2, fp, r0, lsl #8
    48a8:	73000a00 	movwvc	r0, #2560	; 0xa00
    48ac:	1c007100 	stfnes	f7, [r0], {-0}
    48b0:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    48b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    48b8:	00000000 	andeq	r0, r0, r0
    48bc:	0019b400 	andseq	fp, r9, r0, lsl #8
    48c0:	001a5400 	andseq	r5, sl, r0, lsl #8
    48c4:	90000500 	andls	r0, r0, r0, lsl #10
    48c8:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
    48cc:	00001a54 	andeq	r1, r0, r4, asr sl
    48d0:	00001a88 	andeq	r1, r0, r8, lsl #21
    48d4:	01f3000c 	mvnseq	r0, ip
    48d8:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    48dc:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    48e0:	1a889f25 	bne	fe22c57c <IRQ_STACK_BASE+0xba22c57c>
    48e4:	1abc0000 	bne	fef048ec <IRQ_STACK_BASE+0xbaf048ec>
    48e8:	00050000 	andeq	r0, r5, r0
    48ec:	93029590 	movwls	r9, #9616	; 0x2590
    48f0:	001abc08 	andseq	fp, sl, r8, lsl #24
    48f4:	001ad400 	andseq	sp, sl, r0, lsl #8
    48f8:	7c000700 	stcvc	7, cr0, [r0], {-0}
    48fc:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    4900:	1ad49f25 	bne	ff52c59c <IRQ_STACK_BASE+0xbb52c59c>
    4904:	1b180000 	blne	60490c <IRQ_STACK_SIZE+0x5fc90c>
    4908:	000c0000 	andeq	r0, ip, r0
    490c:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    4910:	f71c5001 			; <UNDEFINED> instruction: 0xf71c5001
    4914:	9f25f72c 	svcls	0x0025f72c
    4918:	00001b18 	andeq	r1, r0, r8, lsl fp
    491c:	00001b24 	andeq	r1, r0, r4, lsr #22
    4920:	95900005 	ldrls	r0, [r0, #5]
    4924:	00089302 	andeq	r9, r8, r2, lsl #6
    4928:	00000000 	andeq	r0, r0, r0
    492c:	d0000000 	andle	r0, r0, r0
    4930:	1800001a 	stmdane	r0, {r1, r3, r4}
    4934:	0500001b 	streq	r0, [r0, #-27]	; 0xffffffe5
    4938:	02949000 	addseq	r9, r4, #0
    493c:	1b180893 	blne	606b90 <IRQ_STACK_SIZE+0x5feb90>
    4940:	1b240000 	blne	904948 <STACK_SIZE+0x104948>
    4944:	000a0000 	andeq	r0, sl, r0
    4948:	0000089e 	muleq	r0, lr, r8
    494c:	00000000 	andeq	r0, r0, r0
    4950:	0000bff0 	strdeq	fp, [r0], -r0
    4954:	00000000 	andeq	r0, r0, r0
    4958:	1a040000 	bne	104960 <IRQ_STACK_SIZE+0xfc960>
    495c:	1a540000 	bne	1504964 <STACK_SIZE+0xd04964>
    4960:	00050000 	andeq	r0, r5, r0
    4964:	93029490 	movwls	r9, #9360	; 0x2490
    4968:	001ad008 	andseq	sp, sl, r8
    496c:	001b1800 	andseq	r1, fp, r0, lsl #16
    4970:	90000500 	andls	r0, r0, r0, lsl #10
    4974:	08930293 	ldmeq	r3, {r0, r1, r4, r7, r9}
	...
    4980:	00001a88 	andeq	r1, r0, r8, lsl #21
    4984:	00001a98 	muleq	r0, r8, sl
    4988:	95900005 	ldrls	r0, [r0, #5]
    498c:	00089302 	andeq	r9, r8, r2, lsl #6
    4990:	00000000 	andeq	r0, r0, r0
    4994:	14000000 	strne	r0, [r0], #-0
    4998:	5400001a 	strpl	r0, [r0], #-26	; 0xffffffe6
    499c:	0100001a 	tsteq	r0, sl, lsl r0
    49a0:	00005400 	andeq	r5, r0, r0, lsl #8
    49a4:	00000000 	andeq	r0, r0, r0
    49a8:	1a140000 	bne	5049b0 <IRQ_STACK_SIZE+0x4fc9b0>
    49ac:	1a200000 	bne	8049b4 <STACK_SIZE+0x49b4>
    49b0:	00090000 	andeq	r0, r9, r0
    49b4:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    49b8:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    49bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49c0:	00000000 	andeq	r0, r0, r0
    49c4:	001a1400 	andseq	r1, sl, r0, lsl #8
    49c8:	001a4400 	andseq	r4, sl, r0, lsl #8
    49cc:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    49d0:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    49d4:	9f00f72c 	svcls	0x0000f72c
	...
    49e0:	00001a54 	andeq	r1, r0, r4, asr sl
    49e4:	00001a84 	andeq	r1, r0, r4, lsl #21
    49e8:	00540001 	subseq	r0, r4, r1
    49ec:	00000000 	andeq	r0, r0, r0
    49f0:	54000000 	strpl	r0, [r0], #-0
    49f4:	8800001a 	stmdahi	r0, {r1, r3, r4}
    49f8:	0900001a 	stmdbeq	r0, {r1, r3, r4}
    49fc:	0290f500 	addseq	pc, r0, #0, 10
    4a00:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    4a04:	00009f00 	andeq	r9, r0, r0, lsl #30
    4a08:	00000000 	andeq	r0, r0, r0
    4a0c:	1a540000 	bne	1504a14 <STACK_SIZE+0xd04a14>
    4a10:	1a880000 	bne	fe204a18 <IRQ_STACK_BASE+0xba204a18>
    4a14:	00090000 	andeq	r0, r9, r0
    4a18:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    4a1c:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    4a20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	001ad400 	andseq	sp, sl, r0, lsl #8
    4a2c:	001b1800 	andseq	r1, fp, r0, lsl #16
    4a30:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    4a3c:	00001ad4 	ldrdeq	r1, [r0], -r4
    4a40:	00001ae4 	andeq	r1, r0, r4, ror #21
    4a44:	90f50009 	rscsls	r0, r5, r9
    4a48:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    4a4c:	009f00f7 	ldrsheq	r0, [pc], r7
    4a50:	00000000 	andeq	r0, r0, r0
    4a54:	d4000000 	strle	r0, [r0], #-0
    4a58:	f400001a 	vst4.8	{d0-d3}, [r0 :64], sl
    4a5c:	0900001a 	stmdbeq	r0, {r1, r3, r4}
    4a60:	0291f500 	addseq	pc, r1, #0, 10
    4a64:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    4a68:	00009f00 	andeq	r9, r0, r0, lsl #30
    4a6c:	00000000 	andeq	r0, r0, r0
    4a70:	1b180000 	blne	604a78 <IRQ_STACK_SIZE+0x5fca78>
    4a74:	1b1c0000 	blne	704a7c <IRQ_STACK_SIZE+0x6fca7c>
    4a78:	00050000 	andeq	r0, r5, r0
    4a7c:	93029490 	movwls	r9, #9360	; 0x2490
    4a80:	001b1c08 	andseq	r1, fp, r8, lsl #24
    4a84:	001b2400 	andseq	r2, fp, r0, lsl #8
    4a88:	73000a00 	movwvc	r0, #2560	; 0xa00
    4a8c:	1c007100 	stfnes	f7, [r0], {-0}
    4a90:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4a94:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a98:	00000000 	andeq	r0, r0, r0
    4a9c:	001b2400 	andseq	r2, fp, r0, lsl #8
    4aa0:	001b6400 	andseq	r6, fp, r0, lsl #8
    4aa4:	50000100 	andpl	r0, r0, r0, lsl #2
    4aa8:	00001b64 	andeq	r1, r0, r4, ror #22
    4aac:	00001ba0 	andeq	r1, r0, r0, lsr #23
    4ab0:	88910003 	ldmhi	r1, {r0, r1}
    4ab4:	001ba07d 	andseq	sl, fp, sp, ror r0
    4ab8:	001d5c00 	andseq	r5, sp, r0, lsl #24
    4abc:	f3000400 	vshl.u8	d0, d0, d0
    4ac0:	009f5001 	addseq	r5, pc, r1
    4ac4:	00000000 	andeq	r0, r0, r0
    4ac8:	24000000 	strcs	r0, [r0], #-0
    4acc:	6800001b 	stmdavs	r0, {r0, r1, r3, r4}
    4ad0:	0100001b 	tsteq	r0, fp, lsl r0
    4ad4:	1b685100 	blne	1a18edc <STACK_SIZE+0x1218edc>
    4ad8:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    4adc:	00030000 	andeq	r0, r3, r0
    4ae0:	007cf891 			; <UNDEFINED> instruction: 0x007cf891
    4ae4:	00000000 	andeq	r0, r0, r0
    4ae8:	24000000 	strcs	r0, [r0], #-0
    4aec:	4c00001b 	stcmi	0, cr0, [r0], {27}
    4af0:	0100001b 	tsteq	r0, fp, lsl r0
    4af4:	1b4c5200 	blne	13192fc <STACK_SIZE+0xb192fc>
    4af8:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    4afc:	00030000 	andeq	r0, r3, r0
    4b00:	007d9891 			; <UNDEFINED> instruction: 0x007d9891
    4b04:	00000000 	andeq	r0, r0, r0
    4b08:	24000000 	strcs	r0, [r0], #-0
    4b0c:	8300001b 	movwhi	r0, #27
    4b10:	0100001b 	tsteq	r0, fp, lsl r0
    4b14:	1b835300 	blne	fe0d971c <IRQ_STACK_BASE+0xba0d971c>
    4b18:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    4b1c:	00030000 	andeq	r0, r3, r0
    4b20:	007d9491 			; <UNDEFINED> instruction: 0x007d9491
    4b24:	00000000 	andeq	r0, r0, r0
    4b28:	24000000 	strcs	r0, [r0], #-0
    4b2c:	2800001b 	stmdacs	r0, {r0, r1, r3, r4}
    4b30:	0200001b 	andeq	r0, r0, #27
    4b34:	28009100 	stmdacs	r0, {r8, ip, pc}
    4b38:	3800001b 	stmdacc	r0, {r0, r1, r3, r4}
    4b3c:	0200001b 	andeq	r0, r0, #27
    4b40:	38007c00 	stmdacc	r0, {sl, fp, ip, sp, lr}
    4b44:	5c00001b 	stcpl	0, cr0, [r0], {27}
    4b48:	0200001d 	andeq	r0, r0, #29
    4b4c:	00009100 	andeq	r9, r0, r0, lsl #2
    4b50:	00000000 	andeq	r0, r0, r0
    4b54:	84000000 	strhi	r0, [r0], #-0
    4b58:	9000001b 	andls	r0, r0, fp, lsl r0
    4b5c:	0400001b 	streq	r0, [r0], #-27	; 0xffffffe5
    4b60:	7dd09100 	ldfvcp	f1, [r0]
    4b64:	001b909f 	mulseq	fp, pc, r0	; <UNPREDICTABLE>
    4b68:	001bb800 	andseq	fp, fp, r0, lsl #16
    4b6c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4b70:	00001bb8 			; <UNDEFINED> instruction: 0x00001bb8
    4b74:	00001bc4 	andeq	r1, r0, r4, asr #23
    4b78:	c45c0001 	ldrbgt	r0, [ip], #-1
    4b7c:	0800001b 	stmdaeq	r0, {r0, r1, r3, r4}
    4b80:	0100001c 	tsteq	r0, ip, lsl r0
    4b84:	1c085600 	stcne	6, cr5, [r8], {-0}
    4b88:	1c140000 	ldcne	0, cr0, [r4], {-0}
    4b8c:	00010000 	andeq	r0, r1, r0
    4b90:	001c145c 	andseq	r1, ip, ip, asr r4
    4b94:	001d5c00 	andseq	r5, sp, r0, lsl #24
    4b98:	91000300 	mrsls	r0, LR_irq
    4b9c:	00007cf4 	strdeq	r7, [r0], -r4
    4ba0:	00000000 	andeq	r0, r0, r0
    4ba4:	1b840000 	blne	fe104bac <IRQ_STACK_BASE+0xba104bac>
    4ba8:	1d540000 	ldclne	0, cr0, [r4, #-0]
    4bac:	00030000 	andeq	r0, r3, r0
    4bb0:	547d8891 	ldrbtpl	r8, [sp], #-2193	; 0xfffff76f
    4bb4:	5800001d 	stmdapl	r0, {r0, r2, r3, r4}
    4bb8:	0100001d 	tsteq	r0, sp, lsl r0
    4bbc:	1d585600 	ldclne	6, cr5, [r8, #-0]
    4bc0:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    4bc4:	00030000 	andeq	r0, r3, r0
    4bc8:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    4bcc:	00000000 	andeq	r0, r0, r0
    4bd0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4bd4:	bc00001b 	stclt	0, cr0, [r0], {27}
    4bd8:	0100001b 	tsteq	r0, fp, lsl r0
    4bdc:	1bbc5500 	blne	fef19fe4 <IRQ_STACK_BASE+0xbaf19fe4>
    4be0:	1bc40000 	blne	ff104be8 <IRQ_STACK_BASE+0xbb104be8>
    4be4:	00050000 	andeq	r0, r5, r0
    4be8:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    4bec:	001bc49f 	mulseq	fp, pc, r4	; <UNPREDICTABLE>
    4bf0:	001bd000 	andseq	sp, fp, r0
    4bf4:	75000d00 	strvc	r0, [r0, #-3328]	; 0xfffff300
    4bf8:	76243800 	strtvc	r3, [r4], -r0, lsl #16
    4bfc:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    4c00:	9f211aff 	svcls	0x00211aff
    4c04:	00001c08 	andeq	r1, r0, r8, lsl #24
    4c08:	00001c28 	andeq	r1, r0, r8, lsr #24
    4c0c:	00550001 	subseq	r0, r5, r1
    4c10:	00000000 	andeq	r0, r0, r0
    4c14:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4c18:	2800001c 	stmdacs	r0, {r2, r3, r4}
    4c1c:	0100001c 	tsteq	r0, ip, lsl r0
    4c20:	00005500 	andeq	r5, r0, r0, lsl #10
    4c24:	00000000 	andeq	r0, r0, r0
    4c28:	1c080000 	stcne	0, cr0, [r8], {-0}
    4c2c:	1d540000 	ldclne	0, cr0, [r4, #-0]
    4c30:	00030000 	andeq	r0, r3, r0
    4c34:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    4c38:	00000000 	andeq	r0, r0, r0
    4c3c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    4c40:	8800001c 	stmdahi	r0, {r2, r3, r4}
    4c44:	0b00001c 	bleq	4cbc <SVC_STACK_SIZE+0xcbc>
    4c48:	7d809100 	stfvcd	f1, [r0]
    4c4c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4c50:	9f4b231c 	svcls	0x004b231c
    4c54:	00001d30 	andeq	r1, r0, r0, lsr sp
    4c58:	00001d5c 	andeq	r1, r0, ip, asr sp
    4c5c:	8091000b 	addshi	r0, r1, fp
    4c60:	9101947d 	tstls	r1, sp, ror r4
    4c64:	4b231c7c 	blmi	8cbe5c <STACK_SIZE+0xcbe5c>
    4c68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c6c:	00000000 	andeq	r0, r0, r0
    4c70:	001c6c00 	andseq	r6, ip, r0, lsl #24
    4c74:	001c8c00 	andseq	r8, ip, r0, lsl #24
    4c78:	30000200 	andcc	r0, r0, r0, lsl #4
    4c7c:	001c8c9f 	mulseq	ip, pc, ip	; <UNPREDICTABLE>
    4c80:	001ca000 	andseq	sl, ip, r0
    4c84:	91000b00 	tstls	r0, r0, lsl #22
    4c88:	01947d9c 			; <UNDEFINED> instruction: 0x01947d9c
    4c8c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4c90:	1d1c9f55 	ldcne	15, cr9, [ip, #-340]	; 0xfffffeac
    4c94:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    4c98:	000b0000 	andeq	r0, fp, r0
    4c9c:	947d9c91 	ldrbtls	r9, [sp], #-3217	; 0xfffff36f
    4ca0:	1c7c9101 	ldfnep	f1, [ip], #-4
    4ca4:	009f5523 	addseq	r5, pc, r3, lsr #10
    4ca8:	00000000 	andeq	r0, r0, r0
    4cac:	ac000000 	stcge	0, cr0, [r0], {-0}
    4cb0:	c000001c 	andgt	r0, r0, ip, lsl r0
    4cb4:	0200001c 	andeq	r0, r0, #28
    4cb8:	c09f3000 	addsgt	r3, pc, r0
    4cbc:	0c00001c 	stceq	0, cr0, [r0], {28}
    4cc0:	0100001d 	tsteq	r0, sp, lsl r0
    4cc4:	1d0c5700 	stcne	7, cr5, [ip, #-0]
    4cc8:	1d100000 	ldcne	0, cr0, [r0, #-0]
    4ccc:	00030000 	andeq	r0, r3, r0
    4cd0:	109f7f77 	addsne	r7, pc, r7, ror pc	; <UNPREDICTABLE>
    4cd4:	1c00001d 	stcne	0, cr0, [r0], {29}
    4cd8:	0100001d 	tsteq	r0, sp, lsl r0
    4cdc:	00005700 	andeq	r5, r0, r0, lsl #14
    4ce0:	00000000 	andeq	r0, r0, r0
    4ce4:	1cc00000 	stclne	0, cr0, [r0], {0}
    4ce8:	1cd40000 	ldclne	0, cr0, [r4], {0}
    4cec:	00020000 	andeq	r0, r2, r0
    4cf0:	1cd49f30 	ldclne	15, cr9, [r4], {48}	; 0x30
    4cf4:	1ce00000 	stclne	0, cr0, [r0]
    4cf8:	00010000 	andeq	r0, r1, r0
    4cfc:	001ce053 	andseq	lr, ip, r3, asr r0
    4d00:	001ce400 	andseq	lr, ip, r0, lsl #8
    4d04:	73000300 	movwvc	r0, #768	; 0x300
    4d08:	1ce49f7f 	stclne	15, cr9, [r4], #508	; 0x1fc
    4d0c:	1d080000 	stcne	0, cr0, [r8, #-0]
    4d10:	00010000 	andeq	r0, r1, r0
    4d14:	00000053 	andeq	r0, r0, r3, asr r0
    4d18:	00000000 	andeq	r0, r0, r0
    4d1c:	001cac00 	andseq	sl, ip, r0, lsl #24
    4d20:	001cbc00 	andseq	fp, ip, r0, lsl #24
    4d24:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4d28:	00001cbc 			; <UNDEFINED> instruction: 0x00001cbc
    4d2c:	00001cc0 	andeq	r1, r0, r0, asr #25
    4d30:	94910013 	ldrls	r0, [r1], #19
    4d34:	007c067d 	rsbseq	r0, ip, sp, ror r6
    4d38:	00730070 	rsbseq	r0, r3, r0, ror r0
    4d3c:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4d40:	13160001 	tstne	r6, #1
    4d44:	001cc09f 	mulseq	ip, pc, r0	; <UNPREDICTABLE>
    4d48:	001d5c00 	andseq	r5, sp, r0, lsl #24
    4d4c:	91001e00 	tstls	r0, r0, lsl #28
    4d50:	91067d94 			; <UNDEFINED> instruction: 0x91067d94
    4d54:	91067d98 			; <UNDEFINED> instruction: 0x91067d98
    4d58:	94067d9c 	strls	r7, [r6], #-3484	; 0xfffff264
    4d5c:	1aff0801 	bne	fffc6d68 <IRQ_STACK_BASE+0xbbfc6d68>
    4d60:	067d9091 			; <UNDEFINED> instruction: 0x067d9091
    4d64:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4d68:	13160001 	tstne	r6, #1
    4d6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d70:	00000000 	andeq	r0, r0, r0
    4d74:	001cd400 	andseq	sp, ip, r0, lsl #8
    4d78:	001cdc00 	andseq	sp, ip, r0, lsl #24
    4d7c:	72000600 	andvc	r0, r0, #0, 12
    4d80:	22007500 	andcs	r7, r0, #0, 10
    4d84:	001cdc9f 	mulseq	ip, pc, ip	; <UNPREDICTABLE>
    4d88:	001cf800 	andseq	pc, ip, r0, lsl #16
    4d8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4d98:	0000008c 	andeq	r0, r0, ip, lsl #1
    4d9c:	000000a7 	andeq	r0, r0, r7, lsr #1
    4da0:	a7500001 	ldrbge	r0, [r0, -r1]
    4da4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4da8:	01000000 	mrseq	r0, (UNDEF: 0)
    4dac:	00b85400 	adcseq	r5, r8, r0, lsl #8
    4db0:	00bb0000 	adcseq	r0, fp, r0
    4db4:	00010000 	andeq	r0, r1, r0
    4db8:	0000bb50 	andeq	fp, r0, r0, asr fp
    4dbc:	0000bc00 	andeq	fp, r0, r0, lsl #24
    4dc0:	f3000400 	vshl.u8	d0, d0, d0
    4dc4:	bc9f5001 	ldclt	0, cr5, [pc], {1}
    4dc8:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4dcc:	01000000 	mrseq	r0, (UNDEF: 0)
    4dd0:	00cc5000 	sbceq	r5, ip, r0
    4dd4:	01300000 	teqeq	r0, r0
    4dd8:	00010000 	andeq	r0, r1, r0
    4ddc:	00013054 	andeq	r3, r1, r4, asr r0
    4de0:	00013400 	andeq	r3, r1, r0, lsl #8
    4de4:	f3000400 	vshl.u8	d0, d0, d0
    4de8:	009f5001 	addseq	r5, pc, r1
    4dec:	00000000 	andeq	r0, r0, r0
    4df0:	24000000 	strcs	r0, [r0], #-0
    4df4:	2c000000 	stccs	0, cr0, [r0], {-0}
    4df8:	01000000 	mrseq	r0, (UNDEF: 0)
    4dfc:	002c5000 	eoreq	r5, ip, r0
    4e00:	00400000 	subeq	r0, r0, r0
    4e04:	00040000 	andeq	r0, r4, r0
    4e08:	9f5001f3 	svcls	0x005001f3
	...
    4e18:	00000028 	andeq	r0, r0, r8, lsr #32
    4e1c:	28500001 	ldmdacs	r0, {r0}^
    4e20:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4e24:	04000000 	streq	r0, [r0], #-0
    4e28:	5001f300 	andpl	pc, r1, r0, lsl #6
    4e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4e38:	00000400 	andeq	r0, r0, r0, lsl #8
    4e3c:	51000100 	mrspl	r0, (UNDEF: 16)
    4e40:	00000004 	andeq	r0, r0, r4
    4e44:	0000000c 	andeq	r0, r0, ip
    4e48:	84710004 	ldrbthi	r0, [r1], #-4
    4e4c:	000c9f7c 	andeq	r9, ip, ip, ror pc
    4e50:	00280000 	eoreq	r0, r8, r0
    4e54:	00040000 	andeq	r0, r4, r0
    4e58:	9f7c8171 	svcls	0x007c8171
    4e5c:	00000028 	andeq	r0, r0, r8, lsr #32
    4e60:	0000004c 	andeq	r0, r0, ip, asr #32
    4e64:	01f30004 	mvnseq	r0, r4
    4e68:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4e74:	00280000 	eoreq	r0, r8, r0
    4e78:	00010000 	andeq	r0, r1, r0
    4e7c:	00002852 	andeq	r2, r0, r2, asr r8
    4e80:	00004c00 	andeq	r4, r0, r0, lsl #24
    4e84:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    4e90:	0000001c 	andeq	r0, r0, ip, lsl r0
    4e94:	00000028 	andeq	r0, r0, r8, lsr #32
    4e98:	28500001 	ldmdacs	r0, {r0}^
    4e9c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4ea0:	01000000 	mrseq	r0, (UNDEF: 0)
    4ea4:	00385400 	eorseq	r5, r8, r0, lsl #8
    4ea8:	003b0000 	eorseq	r0, fp, r0
    4eac:	00010000 	andeq	r0, r1, r0
    4eb0:	00003b50 	andeq	r3, r0, r0, asr fp
    4eb4:	00004400 	andeq	r4, r0, r0, lsl #8
    4eb8:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    4ebc:	00449f7f 	subeq	r9, r4, pc, ror pc
    4ec0:	004c0000 	subeq	r0, ip, r0
    4ec4:	00010000 	andeq	r0, r1, r0
    4ec8:	00000054 	andeq	r0, r0, r4, asr r0
	...
    4ed4:	00001c00 	andeq	r1, r0, r0, lsl #24
    4ed8:	50000100 	andpl	r0, r0, r0, lsl #2
    4edc:	0000001c 	andeq	r0, r0, ip, lsl r0
    4ee0:	00000030 	andeq	r0, r0, r0, lsr r0
    4ee4:	79710003 	ldmdbvc	r1!, {r0, r1}^
    4ee8:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4eec:	00004c00 	andeq	r4, r0, r0, lsl #24
    4ef0:	f3000400 	vshl.u8	d0, d0, d0
    4ef4:	009f5001 	addseq	r5, pc, r1
    4ef8:	00000000 	andeq	r0, r0, r0
    4efc:	2c000000 	stccs	0, cr0, [r0], {-0}
    4f00:	44000000 	strmi	r0, [r0], #-0
    4f04:	01000000 	mrseq	r0, (UNDEF: 0)
    4f08:	00005000 	andeq	r5, r0, r0
    4f0c:	00000000 	andeq	r0, r0, r0
    4f10:	070c0000 	streq	r0, [ip, -r0]
    4f14:	07380000 	ldreq	r0, [r8, -r0]!
    4f18:	00010000 	andeq	r0, r1, r0
    4f1c:	00073850 	andeq	r3, r7, r0, asr r8
    4f20:	00079400 	andeq	r9, r7, r0, lsl #8
    4f24:	f3000400 	vshl.u8	d0, d0, d0
    4f28:	009f5001 	addseq	r5, pc, r1
    4f2c:	00000000 	andeq	r0, r0, r0
    4f30:	54000000 	strpl	r0, [r0], #-0
    4f34:	bf000008 	svclt	0x00000008
    4f38:	01000008 	tsteq	r0, r8
    4f3c:	08bf5000 	ldmeq	pc!, {ip, lr}	; <UNPREDICTABLE>
    4f40:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    4f44:	00040000 	andeq	r0, r4, r0
    4f48:	9f5001f3 	svcls	0x005001f3
    4f4c:	000008c0 	andeq	r0, r0, r0, asr #17
    4f50:	000008c4 	andeq	r0, r0, r4, asr #17
    4f54:	c4500001 	ldrbgt	r0, [r0], #-1
    4f58:	34000008 	strcc	r0, [r0], #-8
    4f5c:	04000009 	streq	r0, [r0], #-9
    4f60:	5001f300 	andpl	pc, r1, r0, lsl #6
    4f64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f68:	00000000 	andeq	r0, r0, r0
    4f6c:	00094000 	andeq	r4, r9, r0
    4f70:	00094400 	andeq	r4, r9, r0, lsl #8
    4f74:	52000100 	andpl	r0, r0, #0, 2
	...
    4f80:	00000a8c 	andeq	r0, r0, ip, lsl #21
    4f84:	00000ac0 	andeq	r0, r0, r0, asr #21
    4f88:	c0500001 	subsgt	r0, r0, r1
    4f8c:	9c00000a 	stcls	0, cr0, [r0], {10}
    4f90:	0400000b 	streq	r0, [r0], #-11
    4f94:	5001f300 	andpl	pc, r1, r0, lsl #6
    4f98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f9c:	00000000 	andeq	r0, r0, r0
    4fa0:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4fa4:	000b0800 	andeq	r0, fp, r0, lsl #16
    4fa8:	51000100 	mrspl	r0, (UNDEF: 16)
    4fac:	00000b08 	andeq	r0, r0, r8, lsl #22
    4fb0:	00000b2c 	andeq	r0, r0, ip, lsr #22
    4fb4:	01710003 	cmneq	r1, r3
    4fb8:	000b689f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
    4fbc:	000b6c00 	andeq	r6, fp, r0, lsl #24
    4fc0:	51000100 	mrspl	r0, (UNDEF: 16)
    4fc4:	00000b6c 	andeq	r0, r0, ip, ror #22
    4fc8:	00000b70 	andeq	r0, r0, r0, ror fp
    4fcc:	01710003 	cmneq	r1, r3
    4fd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4fdc:	000aa400 	andeq	sl, sl, r0, lsl #8
    4fe0:	52000100 	andpl	r0, r0, #0, 2
    4fe4:	00000aa4 	andeq	r0, r0, r4, lsr #21
    4fe8:	00000b30 	andeq	r0, r0, r0, lsr fp
    4fec:	30530001 	subscc	r0, r3, r1
    4ff0:	9c00000b 	stcls	0, cr0, [r0], {11}
    4ff4:	0400000b 	streq	r0, [r0], #-11
    4ff8:	5201f300 	andpl	pc, r1, #0, 6
    4ffc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5000:	00000000 	andeq	r0, r0, r0
    5004:	000a9c00 	andeq	r9, sl, r0, lsl #24
    5008:	000aa400 	andeq	sl, sl, r0, lsl #8
    500c:	52000100 	andpl	r0, r0, #0, 2
    5010:	00000aa4 	andeq	r0, r0, r4, lsr #21
    5014:	00000b78 	andeq	r0, r0, r8, ror fp
    5018:	00530001 	subseq	r0, r3, r1
    501c:	00000000 	andeq	r0, r0, r0
    5020:	9c000000 	stcls	0, cr0, [r0], {-0}
    5024:	d000000b 	andle	r0, r0, fp
    5028:	0100000b 	tsteq	r0, fp
    502c:	0bd05000 	bleq	ff419034 <IRQ_STACK_BASE+0xbb419034>
    5030:	0cc00000 	stcleq	0, cr0, [r0], {0}
    5034:	00040000 	andeq	r0, r4, r0
    5038:	9f5001f3 	svcls	0x005001f3
	...
    5044:	00000b9c 	muleq	r0, ip, fp
    5048:	00000c18 	andeq	r0, r0, r8, lsl ip
    504c:	18510001 	ldmdane	r1, {r0}^
    5050:	3c00000c 	stccc	0, cr0, [r0], {12}
    5054:	0300000c 	movweq	r0, #12
    5058:	9f017100 	svcls	0x00017100
    505c:	00000c78 	andeq	r0, r0, r8, ror ip
    5060:	00000c7c 	andeq	r0, r0, ip, ror ip
    5064:	7c510001 	mrrcvc	0, 0, r0, r1, cr1
    5068:	8000000c 	andhi	r0, r0, ip
    506c:	0300000c 	movweq	r0, #12
    5070:	9f017100 	svcls	0x00017100
	...
    507c:	00000b9c 	muleq	r0, ip, fp
    5080:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    5084:	b4520001 	ldrblt	r0, [r2], #-1
    5088:	4000000b 	andmi	r0, r0, fp
    508c:	0100000c 	tsteq	r0, ip
    5090:	0c405300 	mcrreq	3, 0, r5, r0, cr0
    5094:	0cc00000 	stcleq	0, cr0, [r0], {0}
    5098:	00040000 	andeq	r0, r4, r0
    509c:	9f5201f3 	svcls	0x005201f3
	...
    50a8:	00000bac 	andeq	r0, r0, ip, lsr #23
    50ac:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    50b0:	b4520001 	ldrblt	r0, [r2], #-1
    50b4:	6c00000b 	stcvs	0, cr0, [r0], {11}
    50b8:	0100000c 	tsteq	r0, ip
    50bc:	0c6c5300 	stcleq	3, cr5, [ip], #-0
    50c0:	0c740000 	ldcleq	0, cr0, [r4], #-0
    50c4:	00030000 	andeq	r0, r3, r0
    50c8:	749f7c73 	ldrvc	r7, [pc], #3187	; 50d0 <SVC_STACK_SIZE+0x10d0>
    50cc:	8800000c 	stmdahi	r0, {r2, r3}
    50d0:	0100000c 	tsteq	r0, ip
    50d4:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    50e0:	00140000 	andseq	r0, r4, r0
    50e4:	00010000 	andeq	r0, r1, r0
    50e8:	00001450 	andeq	r1, r0, r0, asr r4
    50ec:	00008400 	andeq	r8, r0, r0, lsl #8
    50f0:	f3000400 	vshl.u8	d0, d0, d0
    50f4:	009f5001 	addseq	r5, pc, r1
    50f8:	00000000 	andeq	r0, r0, r0
    50fc:	84000000 	strhi	r0, [r0], #-0
    5100:	a7000000 	strge	r0, [r0, -r0]
    5104:	01000000 	mrseq	r0, (UNDEF: 0)
    5108:	00a75000 	adceq	r5, r7, r0
    510c:	00a80000 	adceq	r0, r8, r0
    5110:	00040000 	andeq	r0, r4, r0
    5114:	9f5001f3 	svcls	0x005001f3
    5118:	000000a8 	andeq	r0, r0, r8, lsr #1
    511c:	000000c0 	andeq	r0, r0, r0, asr #1
    5120:	c0500001 	subsgt	r0, r0, r1
    5124:	3c000000 	stccc	0, cr0, [r0], {-0}
    5128:	04000001 	streq	r0, [r0], #-1
    512c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5130:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5134:	00000000 	andeq	r0, r0, r0
    5138:	00008400 	andeq	r8, r0, r0, lsl #8
    513c:	00009c00 	andeq	r9, r0, r0, lsl #24
    5140:	51000100 	mrspl	r0, (UNDEF: 16)
    5144:	0000009c 	muleq	r0, ip, r0
    5148:	000000a8 	andeq	r0, r0, r8, lsr #1
    514c:	01f30004 	mvnseq	r0, r4
    5150:	00a89f51 	adceq	r9, r8, r1, asr pc
    5154:	00c80000 	sbceq	r0, r8, r0
    5158:	00010000 	andeq	r0, r1, r0
    515c:	0000c851 	andeq	ip, r0, r1, asr r8
    5160:	00013c00 	andeq	r3, r1, r0, lsl #24
    5164:	f3000400 	vshl.u8	d0, d0, d0
    5168:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    5174:	04000000 	streq	r0, [r0], #-0
    5178:	01000000 	mrseq	r0, (UNDEF: 0)
    517c:	00045000 	andeq	r5, r4, r0
    5180:	00d00000 	sbcseq	r0, r0, r0
    5184:	00040000 	andeq	r0, r4, r0
    5188:	9f5001f3 	svcls	0x005001f3
	...
    5194:	00000084 	andeq	r0, r0, r4, lsl #1
    5198:	000000a0 	andeq	r0, r0, r0, lsr #1
    519c:	4e900008 	cdpmi	0, 9, cr0, cr0, cr8, {0}
    51a0:	4f900493 	svcmi	0x00900493
    51a4:	00a00493 	umlaleq	r0, r0, r3, r4	; <UNPREDICTABLE>
    51a8:	00d00000 	sbcseq	r0, r0, r0
    51ac:	00160000 	andseq	r0, r6, r0
    51b0:	250293f5 	strcs	r9, [r2, #-1013]	; 0xfffffc0b
    51b4:	250292f5 	strcs	r9, [r2, #-757]	; 0xfffffd0b
    51b8:	0825f41b 	stmdaeq	r5!, {r0, r1, r3, r4, sl, ip, sp, lr, pc}
    51bc:	00000000 	andeq	r0, r0, r0
    51c0:	3ff00000 	svccc	0x00f00000	; IMB
    51c4:	00009f1c 	andeq	r9, r0, ip, lsl pc
    51c8:	00000000 	andeq	r0, r0, r0
    51cc:	01240000 	teqeq	r4, r0
    51d0:	01400000 	mrseq	r0, (UNDEF: 64)
    51d4:	00010000 	andeq	r0, r1, r0
    51d8:	00014050 	andeq	r4, r1, r0, asr r0
    51dc:	00016400 	andeq	r6, r1, r0, lsl #8
    51e0:	70000300 	andvc	r0, r0, r0, lsl #6
    51e4:	01649f01 	cmneq	r4, r1, lsl #30
    51e8:	016c0000 	cmneq	ip, r0
    51ec:	00010000 	andeq	r0, r1, r0
    51f0:	00017450 	andeq	r7, r1, r0, asr r4
    51f4:	00019000 	andeq	r9, r1, r0
    51f8:	70000300 	andvc	r0, r0, r0, lsl #6
    51fc:	00009f01 	andeq	r9, r0, r1, lsl #30
    5200:	00000000 	andeq	r0, r0, r0
    5204:	01400000 	mrseq	r0, (UNDEF: 64)
    5208:	01640000 	cmneq	r4, r0
    520c:	00010000 	andeq	r0, r1, r0
    5210:	0001645c 	andeq	r6, r1, ip, asr r4
    5214:	00016c00 	andeq	r6, r1, r0, lsl #24
    5218:	73000400 	movwvc	r0, #1024	; 0x400
    521c:	749f0620 	ldrvc	r0, [pc], #1568	; 5224 <SVC_STACK_SIZE+0x1224>
    5220:	90000001 	andls	r0, r0, r1
    5224:	01000001 	tsteq	r0, r1
    5228:	00005c00 	andeq	r5, r0, r0, lsl #24
    522c:	00000000 	andeq	r0, r0, r0
    5230:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    5234:	01d00000 	bicseq	r0, r0, r0
    5238:	00040000 	andeq	r0, r4, r0
    523c:	9f7dd891 	svcls	0x007dd891
    5240:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5244:	000001d8 	ldrdeq	r0, [r0], -r8
    5248:	d85c0001 	ldmdale	ip, {r0}^
    524c:	fc000001 	stc2	0, cr0, [r0], {1}
    5250:	03000001 	movweq	r0, #1
    5254:	9f017c00 	svcls	0x00017c00
    5258:	000001fc 	strdeq	r0, [r0], -ip
    525c:	00000204 	andeq	r0, r0, r4, lsl #4
    5260:	0c5c0001 	mrrceq	0, 0, r0, ip, cr1
    5264:	28000002 	stmdacs	r0, {r1}
    5268:	03000002 	movweq	r0, #2
    526c:	9f017c00 	svcls	0x00017c00
	...
    5278:	000001d8 	ldrdeq	r0, [r0], -r8
    527c:	000001fc 	strdeq	r0, [r0], -ip
    5280:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5284:	04000001 	streq	r0, [r0], #-1
    5288:	04000002 	streq	r0, [r0], #-2
    528c:	06207300 	strteq	r7, [r0], -r0, lsl #6
    5290:	00020c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    5294:	00022800 	andeq	r2, r2, r0, lsl #16
    5298:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    52a4:	0000026c 	andeq	r0, r0, ip, ror #4
    52a8:	00000294 	muleq	r0, r4, r2
    52ac:	94500001 	ldrbls	r0, [r0], #-1
    52b0:	e0000002 	and	r0, r0, r2
    52b4:	01000002 	tsteq	r0, r2
    52b8:	02e05600 	rsceq	r5, r0, #0, 12
    52bc:	03380000 	teqeq	r8, #0
    52c0:	00040000 	andeq	r0, r4, r0
    52c4:	9f5001f3 	svcls	0x005001f3
	...
    52d0:	0000026c 	andeq	r0, r0, ip, ror #4
    52d4:	00000298 	muleq	r0, r8, r2
    52d8:	98510001 	ldmdals	r1, {r0}^
    52dc:	00000002 	andeq	r0, r0, r2
    52e0:	01000003 	tsteq	r0, r3
    52e4:	03005500 	movweq	r5, #1280	; 0x500
    52e8:	03040000 	movweq	r0, #16384	; 0x4000
    52ec:	00040000 	andeq	r0, r4, r0
    52f0:	9f5101f3 	svcls	0x005101f3
    52f4:	00000304 	andeq	r0, r0, r4, lsl #6
    52f8:	00000334 	andeq	r0, r0, r4, lsr r3
    52fc:	34550001 	ldrbcc	r0, [r5], #-1
    5300:	38000003 	stmdacc	r0, {r0, r1}
    5304:	04000003 	streq	r0, [r0], #-3
    5308:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    530c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5310:	00000000 	andeq	r0, r0, r0
    5314:	00026c00 	andeq	r6, r2, r0, lsl #24
    5318:	0002af00 	andeq	sl, r2, r0, lsl #30
    531c:	52000100 	andpl	r0, r0, #0, 2
    5320:	000002af 	andeq	r0, r0, pc, lsr #5
    5324:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5328:	d0570001 	subsle	r0, r7, r1
    532c:	38000002 	stmdacc	r0, {r1}
    5330:	04000003 	streq	r0, [r0], #-3
    5334:	5201f300 	andpl	pc, r1, #0, 6
    5338:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    533c:	00000000 	andeq	r0, r0, r0
    5340:	00033800 	andeq	r3, r3, r0, lsl #16
    5344:	00035800 	andeq	r5, r3, r0, lsl #16
    5348:	50000100 	andpl	r0, r0, r0, lsl #2
    534c:	00000358 	andeq	r0, r0, r8, asr r3
    5350:	000003dc 	ldrdeq	r0, [r0], -ip
    5354:	dc550001 	mrrcle	0, 0, r0, r5, cr1
    5358:	e4000003 	str	r0, [r0], #-3
    535c:	03000003 	movweq	r0, #3
    5360:	9f017500 	svcls	0x00017500
    5364:	000003e4 	andeq	r0, r0, r4, ror #7
    5368:	00000430 	andeq	r0, r0, r0, lsr r4
    536c:	00550001 	subseq	r0, r5, r1
    5370:	00000000 	andeq	r0, r0, r0
    5374:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5378:	58000003 	stmdapl	r0, {r0, r1}
    537c:	01000003 	tsteq	r0, r3
    5380:	03585000 	cmpeq	r8, #0
    5384:	04300000 	ldrteq	r0, [r0], #-0
    5388:	00010000 	andeq	r0, r1, r0
    538c:	00000056 	andeq	r0, r0, r6, asr r0
    5390:	00000000 	andeq	r0, r0, r0
    5394:	00043c00 	andeq	r3, r4, r0, lsl #24
    5398:	00044400 	andeq	r4, r4, r0, lsl #8
    539c:	7b000300 	blvc	5fa4 <SVC_STACK_SIZE+0x1fa4>
    53a0:	04449f44 	strbeq	r9, [r4], #-3908	; 0xfffff0bc
    53a4:	05300000 	ldreq	r0, [r0, #-0]!
    53a8:	00010000 	andeq	r0, r1, r0
    53ac:	00053056 	andeq	r3, r5, r6, asr r0
    53b0:	00054000 	andeq	r4, r5, r0
    53b4:	7b000300 	blvc	5fbc <SVC_STACK_SIZE+0x1fbc>
    53b8:	05409f45 	strbeq	r9, [r0, #-3909]	; 0xfffff0bb
    53bc:	062c0000 	strteq	r0, [ip], -r0
    53c0:	00010000 	andeq	r0, r1, r0
    53c4:	00000056 	andeq	r0, r0, r6, asr r0
    53c8:	00000000 	andeq	r0, r0, r0
    53cc:	00043c00 	andeq	r3, r4, r0, lsl #24
    53d0:	00054c00 	andeq	r4, r5, r0, lsl #24
    53d4:	3a000200 	bcc	5bdc <SVC_STACK_SIZE+0x1bdc>
    53d8:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    53dc:	00057400 	andeq	r7, r5, r0, lsl #8
    53e0:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    53e4:	00000574 	andeq	r0, r0, r4, ror r5
    53e8:	00000578 	andeq	r0, r0, r8, ror r5
    53ec:	9f400002 	svcls	0x00400002
    53f0:	000005e8 	andeq	r0, r0, r8, ror #11
    53f4:	00000608 	andeq	r0, r0, r8, lsl #12
    53f8:	08570001 	ldmdaeq	r7, {r0}^
    53fc:	24000006 	strcs	r0, [r0], #-6
    5400:	02000006 	andeq	r0, r0, #6
    5404:	249f3a00 	ldrcs	r3, [pc], #2560	; 540c <SVC_STACK_SIZE+0x140c>
    5408:	2c000006 	stccs	0, cr0, [r0], {6}
    540c:	01000006 	tsteq	r0, r6
    5410:	00005700 	andeq	r5, r0, r0, lsl #14
    5414:	00000000 	andeq	r0, r0, r0
    5418:	043c0000 	ldrteq	r0, [ip], #-0
    541c:	05300000 	ldreq	r0, [r0, #-0]!
    5420:	00020000 	andeq	r0, r2, r0
    5424:	05309f30 	ldreq	r9, [r0, #-3888]!	; 0xfffff0d0
    5428:	05400000 	strbeq	r0, [r0, #-0]
    542c:	00020000 	andeq	r0, r2, r0
    5430:	05409f31 	strbeq	r9, [r0, #-3889]	; 0xfffff0cf
    5434:	062c0000 	strteq	r0, [ip], -r0
    5438:	00010000 	andeq	r0, r1, r0
    543c:	00000054 	andeq	r0, r0, r4, asr r0
    5440:	00000000 	andeq	r0, r0, r0
    5444:	00043c00 	andeq	r3, r4, r0, lsl #24
    5448:	00059c00 	andeq	r9, r5, r0, lsl #24
    544c:	30000200 	andcc	r0, r0, r0, lsl #4
    5450:	00059c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    5454:	0005b400 	andeq	fp, r5, r0, lsl #8
    5458:	5c000100 	stfpls	f0, [r0], {-0}
    545c:	000005c8 	andeq	r0, r0, r8, asr #11
    5460:	000005d4 	ldrdeq	r0, [r0], -r4
    5464:	e85c0001 	ldmda	ip, {r0}^
    5468:	f8000005 			; <UNDEFINED> instruction: 0xf8000005
    546c:	02000005 	andeq	r0, r0, #5
    5470:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    5474:	00000005 	andeq	r0, r0, r5
    5478:	01000006 	tsteq	r0, r6
    547c:	06085000 	streq	r5, [r8], -r0
    5480:	062c0000 	strteq	r0, [ip], -r0
    5484:	00020000 	andeq	r0, r2, r0
    5488:	00009f30 	andeq	r9, r0, r0, lsr pc
    548c:	00000000 	andeq	r0, r0, r0
    5490:	05600000 	strbeq	r0, [r0, #-0]!
    5494:	05780000 	ldrbeq	r0, [r8, #-0]!
    5498:	00010000 	andeq	r0, r1, r0
    549c:	00057850 	andeq	r7, r5, r0, asr r8
    54a0:	00058800 	andeq	r8, r5, r0, lsl #16
    54a4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    54a8:	00000624 	andeq	r0, r0, r4, lsr #12
    54ac:	00000628 	andeq	r0, r0, r8, lsr #12
    54b0:	28500001 	ldmdacs	r0, {r0}^
    54b4:	2c000006 	stccs	0, cr0, [r0], {6}
    54b8:	01000006 	tsteq	r0, r6
    54bc:	00005500 	andeq	r5, r0, r0, lsl #10
    54c0:	00000000 	andeq	r0, r0, r0
    54c4:	05780000 	ldrbeq	r0, [r8, #-0]!
    54c8:	05880000 	streq	r0, [r8]
    54cc:	00020000 	andeq	r0, r2, r0
    54d0:	059c9f30 	ldreq	r9, [ip, #3888]	; 0xf30
    54d4:	05d40000 	ldrbeq	r0, [r4]
    54d8:	00010000 	andeq	r0, r1, r0
    54dc:	00000053 	andeq	r0, r0, r3, asr r0
    54e0:	00000000 	andeq	r0, r0, r0
    54e4:	00043c00 	andeq	r3, r4, r0, lsl #24
    54e8:	00044400 	andeq	r4, r4, r0, lsl #8
    54ec:	7b000300 	blvc	60f4 <SVC_STACK_SIZE+0x20f4>
    54f0:	04449f44 	strbeq	r9, [r4], #-3908	; 0xfffff0bc
    54f4:	04540000 	ldrbeq	r0, [r4], #-0
    54f8:	00010000 	andeq	r0, r1, r0
    54fc:	00045456 	andeq	r5, r4, r6, asr r4
    5500:	0004d800 	andeq	sp, r4, r0, lsl #16
    5504:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5508:	000004d8 	ldrdeq	r0, [r0], -r8
    550c:	000004e0 	andeq	r0, r0, r0, ror #9
    5510:	01750003 	cmneq	r5, r3
    5514:	0004e09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    5518:	00056000 	andeq	r6, r5, r0
    551c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5520:	00000608 	andeq	r0, r0, r8, lsl #12
    5524:	00000624 	andeq	r0, r0, r4, lsr #12
    5528:	00550001 	subseq	r0, r5, r1
    552c:	00000000 	andeq	r0, r0, r0
    5530:	Address 0x00005530 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	4000019c 	mulmi	r0, ip, r1
  14:	0000059c 	muleq	r0, ip, r5
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0ad00002 	beq	ff400034 <IRQ_STACK_BASE+0xbb400034>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40000738 	andmi	r0, r0, r8, lsr r7
  34:	00001844 	andeq	r1, r0, r4, asr #16
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	20f50002 	rscscs	r0, r5, r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40001f7c 	andmi	r1, r0, ip, ror pc
  54:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	24850002 	strcs	r0, [r5], #2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	400021fc 	strdmi	r2, [r0], -ip
  74:	00001da8 	andeq	r1, r0, r8, lsr #27
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	3b410002 	blcc	1040094 <STACK_SIZE+0x840094>
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40003fa4 	andmi	r3, r0, r4, lsr #31
  94:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	3d850002 	stccc	0, cr0, [r5, #8]
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	400040d8 	ldrdmi	r4, [r0], -r8
  b4:	00000040 	andeq	r0, r0, r0, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	3e5c0002 	cdpcc	0, 5, cr0, cr12, cr2, {0}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40004118 	andmi	r4, r0, r8, lsl r1
  d4:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	42430002 	submi	r0, r3, #2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40004254 	andmi	r4, r0, r4, asr r2
  f4:	000000b4 	strheq	r0, [r0], -r4
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	43b50002 			; <UNDEFINED> instruction: 0x43b50002
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	40004308 	andmi	r4, r0, r8, lsl #6
 114:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	4a480002 	bmi	1200134 <STACK_SIZE+0xa00134>
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	40004fc8 	andmi	r4, r0, r8, asr #31
 134:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	4be40002 	blmi	ff900154 <IRQ_STACK_BASE+0xbb900154>
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	40005108 	andmi	r5, r0, r8, lsl #2
 154:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	51c50002 	bicpl	r0, r5, r2
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	40005738 	andmi	r5, r0, r8, lsr r7
 174:	00000080 	andeq	r0, r0, r0, lsl #1
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	52260002 	eorpl	r0, r6, #2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	400057b8 			; <UNDEFINED> instruction: 0x400057b8
 194:	0000053c 	andeq	r0, r0, ip, lsr r5
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	52800002 	addpl	r0, r0, #2
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40000000 	andmi	r0, r0, r0
 1b4:	0000019c 	muleq	r0, ip, r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	0000011b 	andeq	r0, r0, fp, lsl r1
       4:	00350002 	eorseq	r0, r5, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	64000000 	strvs	r0, [r0], #-0
      2c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
      30:	72645f65 	rsbvc	r5, r4, #404	; 0x194
      34:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
      38:	0000682e 	andeq	r6, r0, lr, lsr #16
      3c:	00000000 	andeq	r0, r0, r0
      40:	019c0205 	orrseq	r0, ip, r5, lsl #4
      44:	b8034000 	stmdalt	r3, {lr}
      48:	2d670101 	stfcse	f0, [r7, #-4]!
      4c:	cc034b2f 	stcgt	11, cr4, [r3], {47}	; 0x2f
      50:	4b848200 	blmi	fe120858 <IRQ_STACK_BASE+0xba120858>
      54:	4a7fba03 	bmi	1fee868 <STACK_SIZE+0x17ee868>
      58:	67152ba1 	ldrvs	r2, [r5, -r1, lsr #23]
      5c:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
      60:	06660601 	strbteq	r0, [r6], -r1, lsl #12
      64:	4b2d9f68 	blmi	b67e0c <STACK_SIZE+0x367e0c>
      68:	33322f2d 	teqcc	r2, #45, 30	; 0xb4
      6c:	bbbb9f45 	bllt	feee7d88 <IRQ_STACK_BASE+0xbaee7d88>
      70:	85672fbc 	strbhi	r2, [r7, #-4028]!	; 0xfffff044
      74:	2b326567 	blcs	c99618 <STACK_SIZE+0x499618>
      78:	2f302c31 	svccs	0x00302c31
      7c:	67858368 	strvs	r8, [r5, r8, ror #6]
      80:	2c312b4c 	ldccs	11, cr2, [r1], #-304	; 0xfffffed0
      84:	67673030 			; <UNDEFINED> instruction: 0x67673030
      88:	2b4c6785 	blcs	1319ea4 <STACK_SIZE+0xb19ea4>
      8c:	30302c31 	eorscc	r2, r0, r1, lsr ip
      90:	69856767 	stmibvs	r5, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}
      94:	322b2d2f 	eorcc	r2, fp, #3008	; 0xbc0
      98:	4b46322d 	blmi	118c954 <STACK_SIZE+0x98c954>
      9c:	f34b682f 	vsub.i8	d22, d11, d31
      a0:	2f820a03 	svccs	0x00820a03
      a4:	2f2d2f2d 	svccs	0x002d2f2d
      a8:	2f334831 	svccs	0x00334831
      ac:	2f2d2f2d 	svccs	0x002d2f2d
      b0:	2f334831 	svccs	0x00334831
      b4:	2f2d2f2d 	svccs	0x002d2f2d
      b8:	14324930 	ldrtne	r4, [r2], #-2352	; 0xfffff6d0
      bc:	2f2d2f32 	svccs	0x002d2f32
      c0:	49302f2d 	ldmdbmi	r0!, {r0, r2, r3, r5, r8, r9, sl, fp, sp}
      c4:	2f2d2f32 	svccs	0x002d2f32
      c8:	49302f2d 	ldmdbmi	r0!, {r0, r2, r3, r5, r8, r9, sl, fp, sp}
      cc:	2f2d2f32 	svccs	0x002d2f32
      d0:	49302f2d 	ldmdbmi	r0!, {r0, r2, r3, r5, r8, r9, sl, fp, sp}
      d4:	672d6732 			; <UNDEFINED> instruction: 0x672d6732
      d8:	3249674b 	subcc	r6, r9, #19660800	; 0x12c0000
      dc:	4b2f2d67 	blmi	bcb680 <STACK_SIZE+0x3cb680>
      e0:	2f32492f 	svccs	0x0032492f
      e4:	2f2d2f2d 	svccs	0x002d2f2d
      e8:	67324930 			; <UNDEFINED> instruction: 0x67324930
      ec:	4b4b4b2d 	blmi	12d2da8 <STACK_SIZE+0xad2da8>
      f0:	2d673249 	sfmcs	f3, 2, [r7, #-292]!	; 0xfffffedc
      f4:	494b4b4b 	stmdbmi	fp, {r0, r1, r3, r6, r8, r9, fp, lr}^
      f8:	ac031332 	stcge	3, cr1, [r3], {50}	; 0x32
      fc:	65832e7d 	strvs	r2, [r3, #3709]	; 0xe7d
     100:	69a32f2f 	stmibvs	r3!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     104:	9f67692b 	svcls	0x0067692b
     108:	2a302a51 	bcs	c0aa54 <STACK_SIZE+0x40aa54>
     10c:	4d4dbf34 	stclmi	15, cr11, [sp, #-208]	; 0xffffff30
     110:	312b4d2b 	teqcc	fp, fp, lsr #26
     114:	2a4f9f4b 	bcs	13e7e48 <STACK_SIZE+0xbe7e48>
     118:	0a02312f 	beq	8c5dc <IRQ_STACK_SIZE+0x845dc>
     11c:	85010100 	strhi	r0, [r1, #-256]	; 0xffffff00
     120:	02000002 	andeq	r0, r0, #2
     124:	00002700 	andeq	r2, r0, r0, lsl #14
     128:	fb010200 	blx	40932 <IRQ_STACK_SIZE+0x38932>
     12c:	01000d0e 	tsteq	r0, lr, lsl #26
     130:	00010101 	andeq	r0, r1, r1, lsl #2
     134:	00010000 	andeq	r0, r1, r0
     138:	63000100 	movwvs	r0, #256	; 0x100
     13c:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
     140:	00000063 	andeq	r0, r0, r3, rrx
     144:	31706300 	cmncc	r0, r0, lsl #6
     148:	00682e35 	rsbeq	r2, r8, r5, lsr lr
     14c:	00000000 	andeq	r0, r0, r0
     150:	38020500 	stmdacc	r2, {r8, sl}
     154:	03400007 	movteq	r0, #7
     158:	030102c1 	movweq	r0, #4801	; 0x12c1
     15c:	039e7edb 	orrseq	r7, lr, #3504	; 0xdb0
     160:	012e01a5 	smulwbeq	lr, r5, r1
     164:	f27edd03 	vsub.f<illegal width 64>	d29, d14, d3
     168:	a0105a02 	andsge	r5, r0, r2, lsl #20
     16c:	4c106202 	lfmmi	f6, 4, [r0], {2}
     170:	6e028480 	cfcvt32svs	mvf8, mvfx2
     174:	bc804c10 	stclt	12, cr4, [r0], {16}
     178:	80024cb8 			; <UNDEFINED> instruction: 0x80024cb8
     17c:	024c1001 	subeq	r1, ip, #1
     180:	081002f6 	ldmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     184:	10640292 	mlsne	r4, r2, r2, r0
     188:	be03804c 	cdplt	0, 0, cr8, cr3, cr12, {2}
     18c:	4b672e01 	blmi	19cb998 <STACK_SIZE+0x11cb998>
     190:	7dab0349 	stcvc	3, cr0, [fp, #292]!	; 0x124
     194:	db31662e 	blle	c59a54 <STACK_SIZE+0x459a54>
     198:	7a03a031 	bvc	e8264 <IRQ_STACK_SIZE+0xe0264>
     19c:	0383322e 	orreq	r3, r3, #-536870910	; 0xe0000002
     1a0:	474b6679 	smlsldxmi	r6, fp, r9, r6
     1a4:	664a0d03 	strbvs	r0, [sl], -r3, lsl #26
     1a8:	db2e7303 	blle	b9cdbc <STACK_SIZE+0x39cdbc>
     1ac:	03358331 	teqeq	r5, #-1006632960	; 0xc4000000
     1b0:	2d674a38 	vstmdbcs	r7!, {s9-s64}
     1b4:	7fbb032f 	svcvc	0x00bb032f
     1b8:	4849494a 	stmdami	r9, {r1, r3, r6, r8, fp, lr}^
     1bc:	664a1503 	strbvs	r1, [sl], -r3, lsl #10
     1c0:	db2e6b03 	blle	b9add4 <STACK_SIZE+0x39add4>
     1c4:	0f038331 	svceq	0x00038331
     1c8:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     1cc:	2f2d674a 	svccs	0x002d674a
     1d0:	4a7fa703 	bmi	1fe9de4 <STACK_SIZE+0x17e9de4>
     1d4:	03484949 	movteq	r4, #35145	; 0x8949
     1d8:	03664a1d 	cmneq	r6, #118784	; 0x1d000
     1dc:	31db2e63 	bicscc	r2, fp, r3, ror #28
     1e0:	2e170383 	cdpcs	3, 1, cr0, cr7, cr3, {4}
     1e4:	4a00d603 	bmi	359f8 <IRQ_STACK_SIZE+0x2d9f8>
     1e8:	032f2d67 	teqeq	pc, #6592	; 0x19c0
     1ec:	494a7f8d 	stmdbmi	sl, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr}^
     1f0:	25034849 	strcs	r4, [r3, #-2121]	; 0xfffff7b7
     1f4:	302c304a 	eorcc	r3, ip, sl, asr #32
     1f8:	bb83302c 	bllt	fe0cc2b0 <IRQ_STACK_BASE+0xba0cc2b0>
     1fc:	499e0903 	ldmibmi	lr, {r0, r1, r8, fp}
     200:	86316732 			; <UNDEFINED> instruction: 0x86316732
     204:	67133546 	ldrvs	r3, [r3, -r6, asr #10]
     208:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     20c:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     210:	2f2d6713 	svccs	0x002d6713
     214:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     218:	01040200 	mrseq	r0, R12_usr
     21c:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     220:	02002d67 	andeq	r2, r0, #6592	; 0x19c0
     224:	9f2f0104 	svcls	0x002f0104
     228:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     22c:	83134e2f 	tsthi	r3, #752	; 0x2f0
     230:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     234:	02002d83 	andeq	r2, r0, #8384	; 0x20c0
     238:	9f2f0104 	svcls	0x002f0104
     23c:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     240:	01040200 	mrseq	r0, R12_usr
     244:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     248:	4e2f2d67 	cdpmi	13, 2, cr2, cr15, cr7, {3}
     24c:	2f2d8313 	svccs	0x002d8313
     250:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     254:	01040200 	mrseq	r0, R12_usr
     258:	1a4e9f2f 	bne	13a7f1c <STACK_SIZE+0xba7f1c>
     25c:	032d322b 	teqeq	sp, #-1342177278	; 0xb0000002
     260:	09032e78 	stmdbeq	r3, {r3, r4, r5, r6, r9, sl, fp, sp}
     264:	31312a2e 	teqcc	r1, lr, lsr #20
     268:	02040200 	andeq	r0, r4, #0, 4
     26c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     270:	02002c02 	andeq	r2, r0, #512	; 0x200
     274:	004c0204 	subeq	r0, ip, r4, lsl #4
     278:	48020402 	stmdami	r2, {r1, sl}
     27c:	31695032 	cmncc	r9, r2, lsr r0
     280:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     284:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     288:	0a030204 	beq	c0aa0 <IRQ_STACK_SIZE+0xb8aa0>
     28c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     290:	02002c02 	andeq	r2, r0, #512	; 0x200
     294:	00300204 	eorseq	r0, r0, r4, lsl #4
     298:	2c020402 	cfstrscs	mvf0, [r2], {2}
     29c:	8b036e48 	blhi	dbbc4 <IRQ_STACK_SIZE+0xd3bc4>
     2a0:	03312e7f 	teqeq	r1, #2032	; 0x7f0
     2a4:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     2a8:	3d039f2f 	stccc	15, cr9, [r3, #-188]	; 0xffffff44
     2ac:	302f2f2e 	eorcc	r2, pc, lr, lsr #30
     2b0:	3249302f 	subcc	r3, r9, #47	; 0x2f
     2b4:	2e7a0388 	cdpcs	3, 7, cr0, cr10, cr8, {4}
     2b8:	02002f15 	andeq	r2, r0, #21, 30	; 0x54
     2bc:	00460104 	subeq	r0, r6, r4, lsl #2
     2c0:	03020402 	movweq	r0, #9218	; 0x2402
     2c4:	02002e0a 	andeq	r2, r0, #10, 28	; 0xa0
     2c8:	002c0204 	eoreq	r0, ip, r4, lsl #4
     2cc:	30020402 	andcc	r0, r2, r2, lsl #8
     2d0:	02040200 	andeq	r0, r4, #0, 4
     2d4:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     2d8:	312e7ef0 	strdcc	r7, [lr, -r0]!
     2dc:	679e3603 	ldrvs	r3, [lr, r3, lsl #12]
     2e0:	039f2f2d 	orrseq	r2, pc, #45, 30	; 0xb4
     2e4:	2f2e00d8 	svccs	0x002e00d8
     2e8:	4a48032f 	bmi	1200fac <STACK_SIZE+0xa00fac>
     2ec:	032e3803 	teqeq	lr, #196608	; 0x30000
     2f0:	5202f24a 	andpl	pc, r2, #-1610612732	; 0xa0000004
     2f4:	84644c10 	strbthi	r4, [r4], #-3088	; 0xfffff3f0
     2f8:	4c106202 	lfmmi	f6, 4, [r0], {2}
     2fc:	6e028480 	cfcvt32svs	mvf8, mvfx2
     300:	bc804c10 	stclt	12, cr4, [r0], {16}
     304:	80024cb8 			; <UNDEFINED> instruction: 0x80024cb8
     308:	024c1001 	subeq	r1, ip, #1
     30c:	081002f6 	ldmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     310:	10640292 	mlsne	r4, r2, r2, r0
     314:	a003804c 	andge	r8, r3, ip, asr #32
     318:	03672e01 	cmneq	r7, #1, 28
     31c:	2f667f9b 	svccs	0x00667f9b
     320:	3249302f 	subcc	r3, r9, #47	; 0x2f
     324:	2f2b3269 	svccs	0x002b3269
     328:	01040200 	mrseq	r0, R12_usr
     32c:	04020045 	streq	r0, [r2], #-69	; 0xffffffbb
     330:	2e0b0302 	cdpcs	3, 0, cr0, cr11, cr2, {0}
     334:	02040200 	andeq	r0, r4, #0, 4
     338:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     33c:	02003002 	andeq	r3, r0, #2
     340:	482c0204 	stmdami	ip!, {r2, r9}
     344:	7ed1036e 	cdpvc	3, 13, cr0, cr1, cr14, {3}
     348:	b003312e 	andlt	r3, r3, lr, lsr #2
     34c:	2fa39e01 	svccs	0x00a39e01
     350:	b4033030 	strlt	r3, [r3], #-48	; 0xffffffd0
     354:	bbbb2e7e 	bllt	feecbd54 <IRQ_STACK_BASE+0xbaecbd54>
     358:	01c403a6 	biceq	r0, r4, r6, lsr #7
     35c:	49302f2e 	ldmdbmi	r0!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
     360:	2c316932 	ldccs	9, cr6, [r1], #-200	; 0xffffff38
     364:	01040200 	mrseq	r0, R12_usr
     368:	04020046 	streq	r0, [r2], #-70	; 0xffffffba
     36c:	2e0a0302 	cdpcs	3, 0, cr0, cr10, cr2, {0}
     370:	02040200 	andeq	r0, r4, #0, 4
     374:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     378:	02003002 	andeq	r3, r0, #2
     37c:	482c0204 	stmdami	ip!, {r2, r9}
     380:	7ead036e 	cdpvc	3, 10, cr0, cr13, cr14, {3}
     384:	3603312e 	strcc	r3, [r3], -lr, lsr #2
     388:	2f2d679e 	svccs	0x002d679e
     38c:	019b039f 			; <UNDEFINED> instruction: 0x019b039f
     390:	302f2f2e 	eorcc	r2, pc, lr, lsr #30
     394:	7e950330 	mrcvc	3, 4, r0, cr5, cr0, {1}
     398:	a6bbbb2e 	ldrtge	fp, [fp], lr, lsr #22
     39c:	2e01e303 	cdpcs	3, 0, cr14, cr1, cr3, {0}
     3a0:	0249302f 	subeq	r3, r9, #47	; 0x2f
     3a4:	01010002 	tsteq	r1, r2
     3a8:	00000071 	andeq	r0, r0, r1, ror r0
     3ac:	001c0002 	andseq	r0, ip, r2
     3b0:	01020000 	mrseq	r0, (UNDEF: 2)
     3b4:	000d0efb 	strdeq	r0, [sp], -fp
     3b8:	01010101 	tsteq	r1, r1, lsl #2
     3bc:	01000000 	mrseq	r0, (UNDEF: 0)
     3c0:	00010000 	andeq	r0, r1, r0
     3c4:	2e636967 	cdpcs	9, 6, cr6, cr3, cr7, {3}
     3c8:	00000063 	andeq	r0, r0, r3, rrx
     3cc:	05000000 	streq	r0, [r0, #-0]
     3d0:	001f7c02 	andseq	r7, pc, r2, lsl #24
     3d4:	01150340 	tsteq	r5, r0, asr #6
     3d8:	a213be13 	andsge	fp, r3, #304	; 0x130
     3dc:	3013be13 	andscc	fp, r3, r3, lsl lr
     3e0:	1c08342c 	cfstrsne	mvf3, [r8], {44}	; 0x2c
     3e4:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     3e8:	08342c30 	ldmdaeq	r4!, {r4, r5, sl, fp, sp}
     3ec:	d609031c 			; <UNDEFINED> instruction: 0xd609031c
     3f0:	2c312d13 	ldccs	13, cr2, [r1], #-76	; 0xffffffb4
     3f4:	033e0834 	teqeq	lr, #52, 16	; 0x340000
     3f8:	ce084a7a 	mcrgt	10, 0, r4, cr8, cr10, {3}
     3fc:	312d134d 	teqcc	sp, sp, asr #6
     400:	5a08342c 	bpl	20d4b8 <IRQ_STACK_SIZE+0x2054b8>
     404:	084a7a03 	stmdaeq	sl, {r0, r1, r9, fp, ip, sp, lr}^
     408:	30134dea 	andscc	r4, r3, sl, ror #27
     40c:	03ee342c 	mvneq	r3, #44, 8	; 0x2c000000
     410:	9f13d609 	svcls	0x0013d609
     414:	13be134d 			; <UNDEFINED> instruction: 0x13be134d
     418:	01000c02 	tsteq	r0, r2, lsl #24
     41c:	00079501 	andeq	r9, r7, r1, lsl #10
     420:	00000200 	andeq	r0, r0, r0, lsl #4
     424:	02000001 	andeq	r0, r0, #1
     428:	0d0efb01 	vstreq	d15, [lr, #-4]
     42c:	01010100 	mrseq	r0, (UNDEF: 17)
     430:	00000001 	andeq	r0, r0, r1
     434:	01000001 	tsteq	r0, r1
     438:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     43c:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     440:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     444:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     448:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     44c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     450:	2b2b4720 	blcs	ad20d8 <STACK_SIZE+0x2d20d8>
     454:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     458:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     45c:	63672f62 	cmnvs	r7, #392	; 0x188
     460:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     464:	6f6e2d6d 	svcvs	0x006e2d6d
     468:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     46c:	2f696261 	svccs	0x00696261
     470:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     474:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     478:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     47c:	3a430065 	bcc	10c0618 <STACK_SIZE+0x8c0618>
     480:	646f435c 	strbtvs	r4, [pc], #-860	; 488 <ABORT_STACK_SIZE+0x88>
     484:	756f5365 	strbvc	r5, [pc, #-869]!	; 127 <NOINT+0x67>
     488:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     48c:	6f535c79 	svcvs	0x00535c79
     490:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     494:	47207972 			; <UNDEFINED> instruction: 0x47207972
     498:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     49c:	2f657469 	svccs	0x00657469
     4a0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     4a4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     4a8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     4ac:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     4b0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     4b4:	67000065 	strvs	r0, [r0, -r5, rrx]
     4b8:	68706172 	ldmdavs	r0!, {r1, r4, r5, r6, r8, sp, lr}^
     4bc:	2e736369 	cdpcs	3, 7, cr6, cr3, cr9, {3}
     4c0:	00000063 	andeq	r0, r0, r3, rrx
     4c4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     4c8:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
     4cc:	00010068 	andeq	r0, r1, r8, rrx
     4d0:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
     4d4:	5f656369 	svcpl	0x00656369
     4d8:	76697244 	strbtvc	r7, [r9], -r4, asr #4
     4dc:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     4e0:	00000000 	andeq	r0, r0, r0
     4e4:	38474e45 	stmdacc	r7, {r0, r2, r6, r9, sl, fp, lr}^
     4e8:	2e363158 	mrccs	1, 1, r3, cr6, cr8, {2}
     4ec:	00000048 	andeq	r0, r0, r8, asr #32
     4f0:	4e414800 	cdpmi	8, 4, cr4, cr1, cr0, {0}
     4f4:	31583631 	cmpcc	r8, r1, lsr r6
     4f8:	00482e36 	subeq	r2, r8, r6, lsr lr
     4fc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     500:	41544e41 	cmpmi	r4, r1, asr #28
     504:	2e454c42 	cdpcs	12, 4, cr4, cr5, cr2, {2}
     508:	00000048 	andeq	r0, r0, r8, asr #32
     50c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     510:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     514:	00000200 	andeq	r0, r0, r0, lsl #4
     518:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
     51c:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
     520:	00003e6e 	andeq	r3, r0, lr, ror #28
     524:	00000000 	andeq	r0, r0, r0
     528:	21fc0205 	mvnscs	r0, r5, lsl #4
     52c:	b6034000 	strlt	r4, [r3], -r0
     530:	03340104 	teqeq	r4, #4, 2
     534:	2f4f2e7a 	svccs	0x004f2e7a
     538:	032e7a03 	teqeq	lr, #12288	; 0x3000
     53c:	032e7ecf 	teqeq	lr, #3312	; 0xcf0
     540:	032e01b1 	teqeq	lr, #1073741868	; 0x4000002c
     544:	03017ecf 	movweq	r7, #7887	; 0x1ecf
     548:	9d2e01b7 	stflss	f0, [lr, #-732]!	; 0xfffffd24
     54c:	7ec9032f 	cdpvc	3, 12, cr0, cr9, cr15, {1}
     550:	4a3d032e 	bmi	f41210 <STACK_SIZE+0x741210>
     554:	9e00fa03 	vmlals.f32	s30, s0, s6
     558:	667f8603 	ldrbtvs	r8, [pc], -r3, lsl #12
     55c:	6600fa03 	strvs	pc, [r0], -r3, lsl #20
     560:	9e7fa003 	cdpls	0, 7, cr10, cr15, cr3, {0}
     564:	314b2d69 	cmpcc	fp, r9, ror #26
     568:	4a7f9803 	bmi	1fe657c <STACK_SIZE+0x17e657c>
     56c:	4a00e803 	bmi	3a580 <IRQ_STACK_SIZE+0x32580>
     570:	2e7f9f03 	cdpcs	15, 7, cr9, cr15, cr3, {0}
     574:	4f2e7903 	svcmi	0x002e7903
     578:	03362f2d 	teqeq	r6, #45, 30	; 0xb4
     57c:	332b2e76 	teqcc	fp, #1888	; 0x760
     580:	032e0c03 	teqeq	lr, #768	; 0x300
     584:	4b302e74 	blmi	c0bf5c <STACK_SIZE+0x40bf5c>
     588:	302c322f 	eorcc	r3, ip, pc, lsr #4
     58c:	492d2f2d 	pushmi	{r0, r2, r3, r5, r8, r9, sl, fp, sp}
     590:	302c304e 	eorcc	r3, ip, lr, asr #32
     594:	0903a132 	stmdbeq	r3, {r1, r4, r5, r8, sp, pc}
     598:	03013e02 	movweq	r3, #7682	; 0x1e02
     59c:	46027ead 	strmi	r7, [r2], -sp, lsr #29
     5a0:	01e00301 	mvneq	r0, r1, lsl #6
     5a4:	7ea0032e 	cdpvc	3, 10, cr0, cr0, cr14, {1}
     5a8:	01e00366 	mvneq	r0, r6, ror #6
     5ac:	7ea0032e 	cdpvc	3, 10, cr0, cr0, cr14, {1}
     5b0:	01e0034a 	mvneq	r0, sl, asr #6
     5b4:	4a09032e 	bmi	241274 <IRQ_STACK_SIZE+0x239274>
     5b8:	032e7703 	teqeq	lr, #786432	; 0xc0000
     5bc:	75032e09 	strvc	r2, [r3, #-3593]	; 0xfffff1f7
     5c0:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     5c4:	03667503 	cmneq	r6, #12582912	; 0xc00000
     5c8:	97034a0b 	strls	r4, [r3, -fp, lsl #20]
     5cc:	de034a7e 	mcrle	10, 0, r4, cr3, cr14, {3}
     5d0:	02920201 	addseq	r0, r2, #268435456	; 0x10000000
     5d4:	3e036401 	cdpcc	4, 0, cr6, cr3, cr1, {0}
     5d8:	780330d6 	stmdavc	r3, {r1, r2, r4, r6, r7, ip, sp}
     5dc:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
     5e0:	00e3034a 	rsceq	r0, r3, sl, asr #6
     5e4:	7f83034a 	svcvc	0x0083034a
     5e8:	7e86034a 	cdpvc	3, 8, cr0, cr6, cr10, {2}
     5ec:	03015202 	movweq	r5, #4610	; 0x1202
     5f0:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     5f4:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     5f8:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     5fc:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     600:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     604:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     608:	482e0284 	stmdami	lr!, {r2, r7, r9}
     60c:	7dfc0330 	ldclvc	3, cr0, [ip, #192]!	; 0xc0
     610:	0282032e 	addeq	r0, r2, #-1207959552	; 0xb8000000
     614:	2c017c02 	stccs	12, cr7, [r1], {2}
     618:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     61c:	0b032e75 	bleq	cbff8 <IRQ_STACK_SIZE+0xc3ff8>
     620:	7fb1032e 	svcvc	0x00b1032e
     624:	4f324666 	svcmi	0x00324666
     628:	2a940864 	bcs	fe5027c0 <IRQ_STACK_BASE+0xba5027c0>
     62c:	be8c0832 	mcrlt	8, 4, r0, cr12, cr2, {1}
     630:	d67d9903 	ldrbtle	r9, [sp], -r3, lsl #18
     634:	132e0903 	teqne	lr, #49152	; 0xc000
     638:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
     63c:	0067834c 	rsbeq	r8, r7, ip, asr #6
     640:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
     644:	7503869f 	strvc	r8, [r3, #-1695]	; 0xfffff961
     648:	2e0b0301 	cdpcs	3, 0, cr0, cr11, cr1, {0}
     64c:	342e7503 	strtcc	r7, [lr], #-1283	; 0xfffffafd
     650:	682e7a03 	stmdavs	lr!, {r0, r1, r9, fp, ip, sp, lr}
     654:	9f846783 	svcls	0x00846783
     658:	2c2f2f35 	stccs	15, cr2, [pc], #-212	; 58c <ABORT_STACK_SIZE+0x18c>
     65c:	364a7903 	strbcc	r7, [sl], -r3, lsl #18
     660:	2e77032f 	cdpcs	3, 7, cr0, cr7, cr15, {1}
     664:	2e0b0335 	mcrcs	3, 0, r0, cr11, cr5, {1}
     668:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     66c:	6f032e12 	svcvs	0x00032e12
     670:	2e11032e 	cdpcs	3, 1, cr0, cr1, cr14, {1}
     674:	032e6f03 	teqeq	lr, #3, 30
     678:	6e032e13 	mcrvs	14, 0, r2, cr3, cr3, {0}
     67c:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
     680:	032e6903 	teqeq	lr, #49152	; 0xc000
     684:	69032e18 	stmdbvs	r3, {r3, r4, r9, sl, fp, sp}
     688:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
     68c:	4b2e7903 	blmi	b9eaa0 <STACK_SIZE+0x39eaa0>
     690:	032f2f32 	teqeq	pc, #50, 30	; 0xc8
     694:	83a02e68 	movhi	r2, #104, 28	; 0x680
     698:	83698383 	cmnhi	r9, #201326594	; 0xc000002
     69c:	2f688569 	svccs	0x00688569
     6a0:	2f302f2f 	svccs	0x00302f2f
     6a4:	83312f2f 	teqhi	r1, #47, 30	; 0xbc
     6a8:	67678469 	strbvs	r8, [r7, -r9, ror #8]!
     6ac:	4632334c 	ldrtmi	r3, [r2], -ip, asr #6
     6b0:	2d4f7e32 	stclcs	14, cr7, [pc, #-200]	; 5f0 <ABORT_STACK_SIZE+0x1f0>
     6b4:	032b322a 	teqeq	fp, #-1610612734	; 0xa0000002
     6b8:	09032e7a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r9, sl, fp, sp}
     6bc:	2a2c312e 	bcs	b0cb7c <STACK_SIZE+0x30cb7c>
     6c0:	4633294e 	ldrtmi	r2, [r3], -lr, asr #18
     6c4:	2b336132 	blcs	cd8b94 <STACK_SIZE+0x4d8b94>
     6c8:	a5308431 	ldrge	r8, [r0, #-1073]!	; 0xfffffbcf
     6cc:	2c682c68 	stclcs	12, cr2, [r8], #-416	; 0xfffffe60
     6d0:	2d304830 	ldccs	8, cr4, [r0, #-192]!	; 0xffffff40
     6d4:	2d2c302f 	stccs	0, cr3, [ip, #-188]!	; 0xffffff44
     6d8:	3034304b 	eorscc	r3, r4, fp, asr #32
     6dc:	4b4bbc2c 	blmi	12ef794 <STACK_SIZE+0xaef794>
     6e0:	4c666d03 	stclmi	13, cr6, [r6], #-12
     6e4:	679e0903 	ldrvs	r0, [lr, r3, lsl #18]
     6e8:	33820a03 	orrcc	r0, r2, #12288	; 0x3000
     6ec:	03322a6a 	teqeq	r2, #434176	; 0x6a000
     6f0:	33338277 	teqcc	r3, #1879048199	; 0x70000007
     6f4:	32463229 	subcc	r3, r6, #-1879048190	; 0x90000002
     6f8:	7903342b 	stmdbvc	r3, {r0, r1, r3, r5, sl, ip, sp}
     6fc:	322b322e 	eorcc	r3, fp, #-536870910	; 0xe0000002
     700:	2f2f2d2a 	svccs	0x002f2d2a
     704:	30920831 	addscc	r0, r2, r1, lsr r8
     708:	2c9e0903 	ldccs	9, cr0, [lr], {3}
     70c:	64682c84 	strbtvs	r2, [r8], #-3204	; 0xfffff37c
     710:	2c312d30 	ldccs	13, cr2, [r1], #-192	; 0xffffff40
     714:	34304b2d 	ldrtcc	r4, [r0], #-2861	; 0xfffff4d3
     718:	4b842c30 	blmi	fe10b7e0 <IRQ_STACK_BASE+0xba10b7e0>
     71c:	666d034b 	strbtvs	r0, [sp], -fp, asr #6
     720:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     724:	820a0367 	andhi	r0, sl, #-1677721599	; 0x9c000001
     728:	f32f2d13 			; <UNDEFINED> instruction: 0xf32f2d13
     72c:	2108134d 	tstcs	r8, sp, asr #6
     730:	4dd71331 	ldclmi	3, cr1, [r7, #196]	; 0xc4
     734:	08312b15 	ldmdaeq	r1!, {r0, r2, r4, r8, r9, fp, sp}
     738:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
     73c:	4a2e0601 	bmi	b81f48 <STACK_SIZE+0x381f48>
     740:	4a6d0306 	bmi	1b41360 <STACK_SIZE+0x1341360>
     744:	034a1303 	movteq	r1, #41731	; 0xa303
     748:	13034a6d 	movwne	r4, #14957	; 0x3a6d
     74c:	4d89b84a 	stcmi	8, cr11, [r9, #296]	; 0x128
     750:	00312b15 	eorseq	r2, r1, r5, lsl fp
     754:	08010402 	stmdaeq	r1, {r1, sl}
     758:	004a063e 	subeq	r0, sl, lr, lsr r6
     75c:	06020402 	streq	r0, [r2], -r2, lsl #8
     760:	004a6003 	subeq	r6, sl, r3
     764:	03020402 	movweq	r0, #9218	; 0x2402
     768:	02004a20 	andeq	r4, r0, #32, 20	; 0x20000
     76c:	60030204 	andvs	r0, r3, r4, lsl #4
     770:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     774:	4a200302 	bmi	801384 <STACK_SIZE+0x1384>
     778:	134d89b8 	movtne	r8, #55736	; 0xd9b8
     77c:	2d4b6a4b 	vstrcs	s13, [fp, #-300]	; 0xfffffed4
     780:	00312b32 	eorseq	r2, r1, r2, lsr fp
     784:	bc010402 	cfstrslt	mvf0, [r1], {2}
     788:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     78c:	03060204 	movweq	r0, #25092	; 0x6204
     790:	0200824c 	andeq	r8, r0, #76, 4	; 0xc0000004
     794:	36030204 	strcc	r0, [r3], -r4, lsl #4
     798:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     79c:	02002c02 	andeq	r2, r0, #512	; 0x200
     7a0:	4c030204 	sfmmi	f0, 4, [r3], {4}
     7a4:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     7a8:	ba340302 	blt	d013b8 <STACK_SIZE+0x5013b8>
     7ac:	4a69a548 	bmi	1a69cd4 <STACK_SIZE+0x1269cd4>
     7b0:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     7b4:	6606f401 	strvs	pc, [r6], -r1, lsl #8
     7b8:	02040200 	andeq	r0, r4, #0, 4
     7bc:	7fbf0306 	svcvc	0x00bf0306
     7c0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     7c4:	00c30302 	sbceq	r0, r3, r2, lsl #6
     7c8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     7cc:	7fbd0302 	svcvc	0x00bd0302
     7d0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     7d4:	00c10302 	sbceq	r0, r1, r2, lsl #6
     7d8:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
     7dc:	7fbf0302 	svcvc	0x00bf0302
     7e0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     7e4:	00c10302 	sbceq	r0, r1, r2, lsl #6
     7e8:	6951804a 	ldmdbvs	r1, {r1, r3, r6, pc}^
     7ec:	312cbc13 	teqcc	ip, r3, lsl ip
     7f0:	302c154e 	eorcc	r1, ip, lr, asr #10
     7f4:	01a24d86 			; <UNDEFINED> instruction: 0x01a24d86
     7f8:	13319f2f 	teqne	r1, #47, 30	; 0xbc
     7fc:	8211039f 	andshi	r0, r1, #2080374786	; 0x7c000002
     800:	039e1503 	orrseq	r1, lr, #12582912	; 0xc00000
     804:	03352e79 	teqeq	r5, #1936	; 0x790
     808:	4d2b2e79 	stcmi	14, cr2, [fp, #-484]!	; 0xfffffe1c
     80c:	03312b31 	teqeq	r1, #50176	; 0xc400
     810:	0b032e6f 	bleq	cc1d4 <IRQ_STACK_SIZE+0xc41d4>
     814:	034d4d2e 	movteq	r4, #56622	; 0xdd2e
     818:	03344a7a 	teqeq	r4, #499712	; 0x7a000
     81c:	35312e7a 	ldrcc	r2, [r1, #-3706]!	; 0xfffff186
     820:	2e7a032a 	cdpcs	3, 7, cr0, cr10, cr10, {1}
     824:	7a032c36 	bvc	cb904 <IRQ_STACK_SIZE+0xc3904>
     828:	2c4c362e 	mcrrcs	6, 2, r3, ip, cr14
     82c:	30304830 	eorscc	r4, r0, r0, lsr r8
     830:	01040200 	mrseq	r0, R12_usr
     834:	00660684 	rsbeq	r0, r6, r4, lsl #13
     838:	06020402 	streq	r0, [r2], -r2, lsl #8
     83c:	827ef003 	rsbshi	pc, lr, #3
     840:	02040200 	andeq	r0, r4, #0, 4
     844:	4a019203 	bmi	65058 <IRQ_STACK_SIZE+0x5d058>
     848:	02040200 	andeq	r0, r4, #0, 4
     84c:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     850:	02003002 	andeq	r3, r0, #2
     854:	002c0204 	eoreq	r0, ip, r4, lsl #4
     858:	03020402 	movweq	r0, #9218	; 0x2402
     85c:	002e7ef0 	strdeq	r7, [lr], -r0	; <UNPREDICTABLE>
     860:	03020402 	movweq	r0, #9218	; 0x2402
     864:	002e0194 	mlaeq	lr, r4, r1, r0
     868:	03020402 	movweq	r0, #9218	; 0x2402
     86c:	002e7eec 	eoreq	r7, lr, ip, ror #29
     870:	03020402 	movweq	r0, #9218	; 0x2402
     874:	002e0192 	mlaeq	lr, r2, r1, r0
     878:	03020402 	movweq	r0, #9218	; 0x2402
     87c:	004a7eee 	subeq	r7, sl, lr, ror #29
     880:	03020402 	movweq	r0, #9218	; 0x2402
     884:	002e0192 	mlaeq	lr, r2, r1, r0
     888:	03020402 	movweq	r0, #9218	; 0x2402
     88c:	004a7eee 	subeq	r7, sl, lr, ror #29
     890:	03020402 	movweq	r0, #9218	; 0x2402
     894:	002e0192 	mlaeq	lr, r2, r1, r0
     898:	03020402 	movweq	r0, #9218	; 0x2402
     89c:	004a7eee 	subeq	r7, sl, lr, ror #29
     8a0:	03020402 	movweq	r0, #9218	; 0x2402
     8a4:	002e0193 	mlaeq	lr, r3, r1, r0
     8a8:	03020402 	movweq	r0, #9218	; 0x2402
     8ac:	002e7eed 	eoreq	r7, lr, sp, ror #29
     8b0:	03020402 	movweq	r0, #9218	; 0x2402
     8b4:	882e0190 	stmdahi	lr!, {r4, r7, r8}
     8b8:	362e7803 	strtcc	r7, [lr], -r3, lsl #16
     8bc:	032e7803 	teqeq	lr, #196608	; 0x30000
     8c0:	15032e0a 	strne	r2, [r3, #-3594]	; 0xfffff1f6
     8c4:	0a034a4a 	beq	d31f4 <IRQ_STACK_SIZE+0xcb1f4>
     8c8:	4f29292e 	svcmi	0x0029292e
     8cc:	03322b31 	teqeq	r2, #50176	; 0xc400
     8d0:	03332e77 	teqeq	r3, #1904	; 0x770
     8d4:	7a032e0b 	bvc	cc108 <IRQ_STACK_SIZE+0xc4108>
     8d8:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
     8dc:	342e0a03 	strtcc	r0, [lr], #-2563	; 0xfffff5fd
     8e0:	032e7a03 	teqeq	lr, #12288	; 0x3000
     8e4:	514f2e76 	hvcpl	62182	; 0xf2e6
     8e8:	2c322f4b 	ldccs	15, cr2, [r2], #-300	; 0xfffffed4
     8ec:	2c2f2d30 	stccs	13, cr2, [pc], #-192	; 834 <ABORT_STACK_SIZE+0x434>
     8f0:	312f2d2f 	teqcc	pc, pc, lsr #26
     8f4:	3246324c 	subcc	r3, r6, #76, 4	; 0xc0000004
     8f8:	1603c146 	strne	ip, [r3], -r6, asr #2
     8fc:	d7015c02 	strle	r5, [r1, -r2, lsl #24]
     900:	01040200 	mrseq	r0, R12_usr
     904:	004a06d8 	ldrdeq	r0, [sl], #-104	; 0xffffff98
     908:	06020402 	streq	r0, [r2], -r2, lsl #8
     90c:	667e9d03 	ldrbtvs	r9, [lr], -r3, lsl #26
     910:	02040200 	andeq	r0, r4, #0, 4
     914:	2e01e503 	cfsh32cs	mvfx14, mvfx1, #3
     918:	02040200 	andeq	r0, r4, #0, 4
     91c:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     920:	7e9d0302 	cdpvc	3, 9, cr0, cr13, cr2, {0}
     924:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     928:	01e30302 	mvneq	r0, r2, lsl #6
     92c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     930:	7e9d0302 	cdpvc	3, 9, cr0, cr13, cr2, {0}
     934:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     938:	01e30302 	mvneq	r0, r2, lsl #6
     93c:	83de2c9e 	bicshi	r2, lr, #40448	; 0x9e00
     940:	01040200 	mrseq	r0, R12_usr
     944:	4a063e08 	bmi	19016c <IRQ_STACK_SIZE+0x18816c>
     948:	02040200 	andeq	r0, r4, #0, 4
     94c:	7e940306 	cdpvc	3, 9, cr0, cr4, cr6, {0}
     950:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     954:	01ee0302 	mvneq	r0, r2, lsl #6
     958:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     95c:	02002c02 	andeq	r2, r0, #512	; 0x200
     960:	94030204 	strls	r0, [r3], #-516	; 0xfffffdfc
     964:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     968:	ec030204 	sfm	f0, 4, [r3], {4}
     96c:	02002e01 	andeq	r2, r0, #1, 28
     970:	94030204 	strls	r0, [r3], #-516	; 0xfffffdfc
     974:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     978:	ec030204 	sfm	f0, 4, [r3], {4}
     97c:	032c9e01 	teqeq	ip, #1, 28
     980:	03b8ba74 			; <UNDEFINED> instruction: 0x03b8ba74
     984:	5b03f217 	blpl	fd1e8 <IRQ_STACK_SIZE+0xf51e8>
     988:	32463266 	subcc	r3, r6, #1610612742	; 0x60000006
     98c:	82090346 	andhi	r0, r9, #402653185	; 0x18000001
     990:	ee780864 	cdp	8, 7, cr0, cr8, cr4, {3}
     994:	036a46da 	cmneq	sl, #228589568	; 0xda00000
     998:	324ad61d 	subcc	sp, sl, #30408704	; 0x1d00000
     99c:	4e464e62 	cdpmi	14, 4, cr4, cr6, cr2, {3}
     9a0:	037e8646 	cmneq	lr, #73400320	; 0x4600000
     9a4:	012c020e 	teqeq	ip, lr, lsl #4
     9a8:	040200f3 	streq	r0, [r2], #-243	; 0xffffff0d
     9ac:	4a06a001 	bmi	1a89b8 <IRQ_STACK_SIZE+0x1a09b8>
     9b0:	02040200 	andeq	r0, r4, #0, 4
     9b4:	7df90306 	ldclvc	3, cr0, [r9, #24]!
     9b8:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     9bc:	02890302 	addeq	r0, r9, #134217728	; 0x8000000
     9c0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     9c4:	02002c02 	andeq	r2, r0, #512	; 0x200
     9c8:	f9030204 			; <UNDEFINED> instruction: 0xf9030204
     9cc:	02004a7d 	andeq	r4, r0, #512000	; 0x7d000
     9d0:	87030204 	strhi	r0, [r3, -r4, lsl #4]
     9d4:	02002e02 	andeq	r2, r0, #2, 28
     9d8:	f9030204 			; <UNDEFINED> instruction: 0xf9030204
     9dc:	02004a7d 	andeq	r4, r0, #512000	; 0x7d000
     9e0:	87030204 	strhi	r0, [r3, -r4, lsl #4]
     9e4:	9b2c9e02 	blls	b281f4 <STACK_SIZE+0x3281f4>
     9e8:	9e0e039c 	mcrls	3, 0, r0, cr14, cr12, {4}
     9ec:	0b03ba69 	bleq	ef398 <IRQ_STACK_SIZE+0xe7398>
     9f0:	70033382 	andvc	r3, r3, r2, lsl #7
     9f4:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     9f8:	2e59034f 	cdpcs	3, 5, cr0, cr9, cr15, {2}
     9fc:	032e1703 	teqeq	lr, #786432	; 0xc0000
     a00:	17032e69 	strne	r2, [r3, -r9, ror #28]
     a04:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     a08:	2d694d01 	stclcs	13, cr4, [r9, #-4]!
     a0c:	2f4b314b 	svccs	0x004b314b
     a10:	2f2f2d2d 	svccs	0x002f2d2d
     a14:	2f2c2f2d 	svccs	0x002c2f2d
     a18:	03827903 	orreq	r7, r2, #49152	; 0xc000
     a1c:	56036610 			; <UNDEFINED> instruction: 0x56036610
     a20:	020a0382 	andeq	r0, sl, #134217730	; 0x8000002
     a24:	a0f3013c 	rscsge	r0, r3, ip, lsr r1
     a28:	9e7df903 	cdpls	9, 7, cr15, cr13, cr3, {0}
     a2c:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     a30:	7df9032c 	ldclvc	3, cr0, [r9, #176]!	; 0xb0
     a34:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     a38:	7df9032e 	ldclvc	3, cr0, [r9, #184]!	; 0xb8
     a3c:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     a40:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     a44:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     a48:	11038275 	tstne	r3, r5, ror r2
     a4c:	032a164a 	teqeq	sl, #77594624	; 0x4a00000
     a50:	7103820f 	tstvc	r3, pc, lsl #4
     a54:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     a58:	01040200 	mrseq	r0, R12_usr
     a5c:	06d60d03 	ldrbeq	r0, [r6], r3, lsl #26
     a60:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a64:	bd030602 	stclt	6, cr0, [r3, #-8]
     a68:	02002e7d 	andeq	r2, r0, #2000	; 0x7d0
     a6c:	c3030204 	movwgt	r0, #12804	; 0x3204
     a70:	02009e02 	andeq	r9, r0, #2, 28
     a74:	bd030204 	sfmlt	f0, 4, [r3, #-16]
     a78:	02004a7d 	andeq	r4, r0, #512000	; 0x7d000
     a7c:	c3030204 	movwgt	r0, #12804	; 0x3204
     a80:	6d2c4a02 	vstmdbvs	ip!, {s8-s9}
     a84:	302c144d 	eorcc	r1, ip, sp, asr #8
     a88:	93034b65 	movwls	r4, #15205	; 0x3b65
     a8c:	ec034a7e 	stc	10, cr4, [r3], {126}	; 0x7e
     a90:	9403ba01 	strls	fp, [r3], #-2561	; 0xfffff5ff
     a94:	f0034a7e 			; <UNDEFINED> instruction: 0xf0034a7e
     a98:	90032e01 	andls	r2, r3, r1, lsl #28
     a9c:	f003667e 			; <UNDEFINED> instruction: 0xf003667e
     aa0:	10036601 	andne	r6, r3, r1, lsl #12
     aa4:	309c8566 	addscc	r8, ip, r6, ror #10
     aa8:	7d9b0384 	ldcvc	3, cr0, [fp, #528]	; 0x210
     aac:	02e6032e 	rsceq	r0, r6, #-1207959552	; 0xb8000000
     ab0:	7d9a032e 	ldcvc	3, cr0, [sl, #184]	; 0xb8
     ab4:	02e5032e 	rsceq	r0, r5, #-1207959552	; 0xb8000000
     ab8:	7d9b032e 	ldcvc	3, cr0, [fp, #184]	; 0xb8
     abc:	02e5032e 	rsceq	r0, r5, #-1207959552	; 0xb8000000
     ac0:	9d032c2e 	stcls	12, cr2, [r3, #-184]	; 0xffffff48
     ac4:	e3032e7d 	movw	r2, #15997	; 0x3e7d
     ac8:	30302e02 	eorscc	r2, r0, r2, lsl #28
     acc:	2e7d9903 	cdpcs	9, 7, cr9, cr13, cr3, {0}
     ad0:	6602e303 	strvs	lr, [r2], -r3, lsl #6
     ad4:	2e7d9d03 	cdpcs	13, 7, cr9, cr13, cr3, {0}
     ad8:	2e02e903 	cdpcs	9, 0, cr14, cr2, cr3, {0}
     adc:	2e7d9703 	cdpcs	7, 7, cr9, cr13, cr3, {0}
     ae0:	4a02e903 	bmi	baef4 <IRQ_STACK_SIZE+0xb2ef4>
     ae4:	4a7d9703 	bmi	1f666f8 <STACK_SIZE+0x17666f8>
     ae8:	2e02e903 	cdpcs	9, 0, cr14, cr2, cr3, {0}
     aec:	2e7d9703 	cdpcs	7, 7, cr9, cr13, cr3, {0}
     af0:	6602eb03 	strvs	lr, [r2], -r3, lsl #22
     af4:	4a7df503 	bmi	1f7df08 <STACK_SIZE+0x177df08>
     af8:	8201f503 	andhi	pc, r1, #12582912	; 0xc00000
     afc:	4c2ca080 	stcmi	0, cr10, [ip], #-512	; 0xfffffe00
     b00:	0330312b 	teqeq	r0, #-1073741814	; 0xc000000a
     b04:	032e7da9 	teqeq	lr, #10816	; 0x2a40
     b08:	2d4a02d8 	sfmcs	f0, 2, [sl, #-864]	; 0xfffffca0
     b0c:	2e7da903 	cdpcs	9, 7, cr10, cr13, cr3, {0}
     b10:	2e02d703 	cdpcs	7, 0, cr13, cr2, cr3, {0}
     b14:	7da70330 	stcvc	3, cr0, [r7, #192]!	; 0xc0
     b18:	02d7032e 	sbcseq	r0, r7, #-1207959552	; 0xb8000000
     b1c:	ab032c2e 	blge	cbbdc <IRQ_STACK_SIZE+0xc3bdc>
     b20:	d5032e7d 	strle	r2, [r3, #-3709]	; 0xfffff183
     b24:	ab032e02 	blge	cc334 <IRQ_STACK_SIZE+0xc4334>
     b28:	d5032e7d 	strle	r2, [r3, #-3709]	; 0xfffff183
     b2c:	02004a02 	andeq	r4, r0, #8192	; 0x2000
     b30:	8b030304 	blhi	c1748 <IRQ_STACK_SIZE+0xb9748>
     b34:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     b38:	80030304 	andhi	r0, r3, r4, lsl #6
     b3c:	0f032e02 	svceq	0x00032e02
     b40:	2e2a864a 	cfmadda32cs	mvax2, mvax8, mvfx10, mvfx10
     b44:	87032d6b 	strhi	r2, [r3, -fp, ror #26]
     b48:	f5032e7f 			; <UNDEFINED> instruction: 0xf5032e7f
     b4c:	034f4a00 	movteq	r4, #64000	; 0xfa00
     b50:	03827fa8 	orreq	r7, r2, #168, 30	; 0x2a0
     b54:	f5032e5e 			; <UNDEFINED> instruction: 0xf5032e5e
     b58:	034f2e00 	movteq	r2, #65024	; 0xfe00
     b5c:	292e7fad 	stmdbcs	lr!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr}
     b60:	9e730333 	mrcls	3, 3, r0, cr3, cr3, {1}
     b64:	314b2d69 	cmpcc	fp, r9, ror #26
     b68:	2d2d2f4b 	stccs	15, cr2, [sp, #-300]!	; 0xfffffed4
     b6c:	832d2f2f 	teqhi	sp, #47, 30	; 0xbc
     b70:	2e79032d 	cdpcs	3, 7, cr0, cr9, cr13, {1}
     b74:	6600e303 	strvs	lr, [r0], -r3, lsl #6
     b78:	4a7f8303 	bmi	1fe178c <STACK_SIZE+0x17e178c>
     b7c:	42020a03 	andmi	r0, r2, #12288	; 0x3000
     b80:	03a0f301 	moveq	pc, #67108864	; 0x4000000
     b84:	039e7df9 	orrseq	r7, lr, #15936	; 0x3e40
     b88:	2c2e0289 	sfmcs	f0, 4, [lr], #-548	; 0xfffffddc
     b8c:	4a7df903 	bmi	1f7efa0 <STACK_SIZE+0x177efa0>
     b90:	2e028703 	cdpcs	7, 0, cr8, cr2, cr3, {0}
     b94:	4a7df903 	bmi	1f7efa8 <STACK_SIZE+0x177efa8>
     b98:	9e028703 	cdpls	7, 0, cr8, cr2, cr3, {0}
     b9c:	039c9b2c 	orrseq	r9, ip, #44, 22	; 0xb000
     ba0:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     ba4:	00e30382 	rsceq	r0, r3, r2, lsl #7
     ba8:	302c304a 	eorcc	r3, ip, sl, asr #32
     bac:	14644c2c 	strbtne	r4, [r4], #-3116	; 0xfffff3d4
     bb0:	000402f3 	strdeq	r0, [r4], -r3
     bb4:	00790101 	rsbseq	r0, r9, r1, lsl #2
     bb8:	00020000 	andeq	r0, r2, r0
     bbc:	0000002f 	andeq	r0, r0, pc, lsr #32
     bc0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     bc4:	0101000d 	tsteq	r1, sp
     bc8:	00000101 	andeq	r0, r0, r1, lsl #2
     bcc:	00000100 	andeq	r0, r0, r0, lsl #2
     bd0:	656b0001 	strbvs	r0, [fp, #-1]!
     bd4:	00632e79 	rsbeq	r2, r3, r9, ror lr
     bd8:	64000000 	strvs	r0, [r0], #-0
     bdc:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     be0:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     be4:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     be8:	0000682e 	andeq	r6, r0, lr, lsr #16
     bec:	00000000 	andeq	r0, r0, r0
     bf0:	3fa40205 	svccc	0x00a40205
     bf4:	13194000 	tstne	r9, #0
     bf8:	4d6713a2 	stclmi	3, cr1, [r7, #-648]!	; 0xfffffd78
     bfc:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
     c00:	062e0601 	strteq	r0, [lr], -r1, lsl #12
     c04:	00153183 	andseq	r3, r5, r3, lsl #3
     c08:	06010402 	streq	r0, [r1], -r2, lsl #8
     c0c:	31a0062e 	lsrcc	r0, lr, #12
     c10:	a2688313 	rsbge	r8, r8, #1275068416	; 0x4c000000
     c14:	032f2d4b 	teqeq	pc, #4800	; 0x12c0
     c18:	4c4b2e0f 	mcrrmi	14, 0, r2, fp, cr15
     c1c:	2e720348 	cdpcs	3, 7, cr0, cr2, cr8, {2}
     c20:	48302c69 	ldmdami	r0!, {r0, r3, r5, r6, sl, fp, sp}
     c24:	84672f4c 	strbthi	r2, [r7], #-3916	; 0xfffff0b4
     c28:	036d6783 	cmneq	sp, #34340864	; 0x20c0000
     c2c:	02024a79 	andeq	r4, r2, #495616	; 0x79000
     c30:	33010100 	movwcc	r0, #4352	; 0x1100
     c34:	02000000 	andeq	r0, r0, #0
     c38:	00001c00 	andeq	r1, r0, r0, lsl #24
     c3c:	fb010200 	blx	41446 <IRQ_STACK_SIZE+0x39446>
     c40:	01000d0e 	tsteq	r0, lr, lsl #26
     c44:	00010101 	andeq	r0, r1, r1, lsl #2
     c48:	00010000 	andeq	r0, r1, r0
     c4c:	6c000100 	stfvss	f0, [r0], {-0}
     c50:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
     c54:	00000000 	andeq	r0, r0, r0
     c58:	02050000 	andeq	r0, r5, #0
     c5c:	400040d8 	ldrdmi	r4, [r0], -r8
     c60:	81a41315 			; <UNDEFINED> instruction: 0x81a41315
     c64:	000e0213 	andeq	r0, lr, r3, lsl r2
     c68:	00a80101 	adceq	r0, r8, r1, lsl #2
     c6c:	00020000 	andeq	r0, r2, r0
     c70:	0000003a 	andeq	r0, r0, sl, lsr r0
     c74:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     c78:	0101000d 	tsteq	r1, sp
     c7c:	00000101 	andeq	r0, r0, r1, lsl #2
     c80:	00000100 	andeq	r0, r0, r0, lsl #2
     c84:	616d0001 	cmnvs	sp, r1
     c88:	632e6e69 	teqvs	lr, #1680	; 0x690
     c8c:	00000000 	andeq	r0, r0, r0
     c90:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     c94:	645f6563 	ldrbvs	r6, [pc], #-1379	; c9c <ABORT_STACK_SIZE+0x89c>
     c98:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     c9c:	00682e72 	rsbeq	r2, r8, r2, ror lr
     ca0:	63000000 	movwvs	r0, #0
     ca4:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
     ca8:	00000068 	andeq	r0, r0, r8, rrx
     cac:	05000000 	streq	r0, [r0, #-0]
     cb0:	00411802 	subeq	r1, r1, r2, lsl #16
     cb4:	011f0340 	tsteq	pc, r0, asr #6
     cb8:	2b312b15 	blcs	c4b914 <STACK_SIZE+0x44b914>
     cbc:	47312b31 			; <UNDEFINED> instruction: 0x47312b31
     cc0:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     cc4:	02003002 	andeq	r3, r0, #2
     cc8:	00640204 	rsbeq	r0, r4, r4, lsl #4
     ccc:	30020402 	andcc	r0, r2, r2, lsl #8
     cd0:	02040200 	andeq	r0, r4, #0, 4
     cd4:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     cd8:	02003102 	andeq	r3, r0, #-2147483648	; 0x80000000
     cdc:	522b0204 	eorpl	r0, fp, #4, 4	; 0x40000000
     ce0:	032e0f03 	teqeq	lr, #3, 30
     ce4:	2f4b2e71 	svccs	0x004b2e71
     ce8:	69302f67 	ldmdbvs	r0!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp}
     cec:	2d4c2b31 	vstrcs	d18, [ip, #-196]	; 0xffffff3c
     cf0:	312a304b 	teqcc	sl, fp, asr #32
     cf4:	312f2f30 	teqcc	pc, r0, lsr pc	; <UNPREDICTABLE>
     cf8:	674d672f 	strbvs	r6, [sp, -pc, lsr #14]
     cfc:	67674d67 	strbvs	r4, [r7, -r7, ror #26]!
     d00:	01040200 	mrseq	r0, R12_usr
     d04:	004a1503 	subeq	r1, sl, r3, lsl #10
     d08:	67010402 	strvs	r0, [r1, -r2, lsl #8]
     d0c:	01040200 	mrseq	r0, R12_usr
     d10:	0006029f 	muleq	r6, pc, r2	; <UNPREDICTABLE>
     d14:	009d0101 	addseq	r0, sp, r1, lsl #2
     d18:	00020000 	andeq	r0, r2, r0
     d1c:	00000067 	andeq	r0, r0, r7, rrx
     d20:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     d24:	0101000d 	tsteq	r1, sp
     d28:	00000101 	andeq	r0, r0, r1, lsl #2
     d2c:	00000100 	andeq	r0, r0, r0, lsl #2
     d30:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     d34:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     d38:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     d3c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     d40:	756f535c 	strbvc	r5, [pc, #-860]!	; 9ec <ABORT_STACK_SIZE+0x5ec>
     d44:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     d48:	2b472079 	blcs	11c8f34 <STACK_SIZE+0x9c8f34>
     d4c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     d50:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     d54:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     d58:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     d5c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     d60:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     d64:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     d68:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     d6c:	75720000 	ldrbvc	r0, [r2, #-0]!
     d70:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
     d74:	00632e65 	rsbeq	r2, r3, r5, ror #28
     d78:	74000000 	strvc	r0, [r0], #-0
     d7c:	73657079 	cmnvc	r5, #121	; 0x79
     d80:	0100682e 	tsteq	r0, lr, lsr #16
     d84:	00000000 	andeq	r0, r0, r0
     d88:	42540205 	subsmi	r0, r4, #1342177280	; 0x50000000
     d8c:	0a034000 	beq	d0d94 <IRQ_STACK_SIZE+0xc8d94>
     d90:	322a1601 	eorcc	r1, sl, #1048576	; 0x100000
     d94:	45872b31 	strmi	r2, [r7, #2865]	; 0xb31
     d98:	30312b31 	eorscc	r2, r1, r1, lsr fp
     d9c:	4d322c30 	ldcmi	12, cr2, [r2, #-192]!	; 0xffffff40
     da0:	69144d14 	ldmdbvs	r4, {r2, r4, r8, sl, fp, lr}
     da4:	14692f13 	strbtne	r2, [r9], #-3859	; 0xfffff0ed
     da8:	02003169 	andeq	r3, r0, #1073741850	; 0x4000001a
     dac:	9e060204 	cdpls	2, 0, cr0, cr6, cr4, {0}
     db0:	0402bb06 	streq	fp, [r2], #-2822	; 0xfffff4fa
     db4:	2e010100 	adfcss	f0, f1, f0
     db8:	02000003 	andeq	r0, r0, #3
     dbc:	00003000 	andeq	r3, r0, r0
     dc0:	fb010200 	blx	415ca <IRQ_STACK_SIZE+0x395ca>
     dc4:	01000d0e 	tsteq	r0, lr, lsl #26
     dc8:	00010101 	andeq	r0, r1, r1, lsl #2
     dcc:	00010000 	andeq	r0, r1, r0
     dd0:	73000100 	movwvc	r0, #256	; 0x100
     dd4:	2e636864 	cdpcs	8, 6, cr6, cr3, cr4, {3}
     dd8:	00000063 	andeq	r0, r0, r3, rrx
     ddc:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     de0:	5f656369 	svcpl	0x00656369
     de4:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     de8:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     dec:	00000000 	andeq	r0, r0, r0
     df0:	02050000 	andeq	r0, r5, #0
     df4:	40004308 	andmi	r4, r0, r8, lsl #6
     df8:	03012603 	movweq	r2, #5635	; 0x1603
     dfc:	6403011c 	strvs	r0, [r3], #-284	; 0xfffffee4
     e00:	2e1c032e 	cdpcs	3, 1, cr0, cr12, cr14, {1}
     e04:	4d666603 	stclmi	6, cr6, [r6, #-12]!
     e08:	032e1703 	teqeq	lr, #786432	; 0xc0000
     e0c:	17032e69 	strne	r2, [r3, -r9, ror #28]
     e10:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
     e14:	032e1603 	teqeq	lr, #3145728	; 0x300000
     e18:	17032e6a 	strne	r2, [r3, -sl, ror #28]
     e1c:	6403832e 	strvs	r8, [r3], #-814	; 0xfffffcd2
     e20:	67838382 	strvs	r8, [r3, r2, lsl #7]
     e24:	4b2d2f83 	blmi	b4cc38 <STACK_SIZE+0x34cc38>
     e28:	01190331 	tsteq	r9, r1, lsr r3
     e2c:	03666703 	cmneq	r6, #786432	; 0xc0000
     e30:	2d302e19 	ldccs	14, cr2, [r0, #-100]!	; 0xffffff9c
     e34:	0c039f67 	stceq	15, cr9, [r3], {103}	; 0x67
     e38:	2e5b032e 	cdpcs	3, 5, cr0, cr11, cr14, {1}
     e3c:	2e170330 	mrccs	3, 0, r0, cr7, cr0, {1}
     e40:	674a6603 	strbvs	r6, [sl, -r3, lsl #12]
     e44:	2e230330 	mcrcs	3, 1, r0, cr3, cr0, {1}
     e48:	a02f4bbb 	strhtge	r4, [pc], -fp
     e4c:	032d2f49 	teqeq	sp, #292	; 0x124
     e50:	5d032e24 	stcpl	14, cr2, [r3, #-144]	; 0xffffff70
     e54:	2e16032e 	cdpcs	3, 1, cr0, cr6, cr14, {1}
     e58:	03660d03 	cmneq	r6, #3, 26	; 0xc0
     e5c:	0c032e75 	stceq	14, cr2, [r3], {117}	; 0x75
     e60:	2e5c032e 	cdpcs	3, 5, cr0, cr12, cr14, {1}
     e64:	674a1603 	strbvs	r1, [sl, -r3, lsl #12]
     e68:	36672f67 	strbtcc	r2, [r7], -r7, ror #30
     e6c:	672f2f67 	strvs	r2, [pc, -r7, ror #30]!
     e70:	7fb30330 	svcvc	0x00b30330
     e74:	00d4032e 	sbcseq	r0, r4, lr, lsr #6
     e78:	2f2cd94a 	svccs	0x002cd94a
     e7c:	2da02f2f 	stccs	15, cr2, [r0, #188]!	; 0xbc
     e80:	03362d2f 	teqeq	r6, #3008	; 0xbc0
     e84:	a26d2e79 	rsbge	r2, sp, #1936	; 0x790
     e88:	2f2f2f2c 	svccs	0x002f2f2c
     e8c:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; c14 <ABORT_STACK_SIZE+0x814>
     e90:	032e0a03 	teqeq	lr, #12288	; 0x3000
     e94:	03682e77 	cmneq	r8, #1904	; 0x770
     e98:	032e7f98 	teqeq	lr, #152, 30	; 0x260
     e9c:	9f4a00ef 	svcls	0x004a00ef
     ea0:	03672d33 	cmneq	r7, #3264	; 0xcc0
     ea4:	2da02e09 	stccs	14, cr2, [r0, #36]!	; 0x24
     ea8:	ba032d2f 	blt	cc36c <IRQ_STACK_SIZE+0xc436c>
     eac:	c7032e7f 	smlsdxgt	r3, pc, lr, r2	; <UNPREDICTABLE>
     eb0:	b9032e00 	stmdblt	r3, {r9, sl, fp, sp}
     eb4:	2f9f667f 	svccs	0x009f667f
     eb8:	032f4b2d 	teqeq	pc, #46080	; 0xb400
     ebc:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
     ec0:	032e7fb5 	teqeq	lr, #724	; 0x2d4
     ec4:	032e00cb 	teqeq	lr, #203	; 0xcb
     ec8:	032e7fb5 	teqeq	lr, #724	; 0x2d4
     ecc:	a02e00cb 	eorge	r0, lr, fp, asr #1
     ed0:	2f2f2c2f 	svccs	0x002f2c2f
     ed4:	302ca12f 	eorcc	sl, ip, pc, lsr #2
     ed8:	3703302c 	strcc	r3, [r3, -ip, lsr #32]
     edc:	7ebe0366 	cdpvc	3, 11, cr0, cr14, cr6, {3}
     ee0:	d7134d66 	ldrle	r4, [r3, -r6, ror #26]
     ee4:	8413a283 	ldrhi	sl, [r3], #-643	; 0xfffffd7d
     ee8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     eec:	869f6701 	ldrhi	r6, [pc], r1, lsl #14
     ef0:	0015be13 	andseq	fp, r5, r3, lsl lr
     ef4:	06010402 	streq	r0, [r1], -r2, lsl #8
     ef8:	4bbb064a 	blmi	feec2828 <IRQ_STACK_BASE+0xbaec2828>
     efc:	01040200 	mrseq	r0, R12_usr
     f00:	2f2da02f 	svccs	0x002da02f
     f04:	15862f2d 	strne	r2, [r6, #3885]	; 0xf2d
     f08:	01040200 	mrseq	r0, R12_usr
     f0c:	bd064a06 	vstrlt	s8, [r6, #-24]	; 0xffffffe8
     f10:	02002f49 	andeq	r2, r0, #292	; 0x124
     f14:	a02f0104 	eorge	r0, pc, r4, lsl #2
     f18:	2f2d2f2d 	svccs	0x002d2f2d
     f1c:	15312f68 	ldrne	r2, [r1, #-3944]!	; 0xfffff098
     f20:	01040200 	mrseq	r0, R12_usr
     f24:	9f064a06 	svcls	0x00064a06
     f28:	004b2d9f 	umaaleq	r2, fp, pc, sp	; <UNPREDICTABLE>
     f2c:	2f010402 	svccs	0x00010402
     f30:	78036a9f 	stmdavc	r3, {r0, r1, r2, r3, r4, r7, r9, fp, sp, lr}
     f34:	2d9fd701 	ldccs	7, cr13, [pc, #4]	; f40 <ABORT_STACK_SIZE+0xb40>
     f38:	09032f4b 	stmdbeq	r3, {r0, r1, r3, r6, r8, r9, sl, fp, sp}
     f3c:	2e78039e 	mrccs	3, 3, r0, cr8, cr14, {4}
     f40:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     f44:	01040200 	mrseq	r0, R12_usr
     f48:	2d2f9f36 	stccs	15, cr9, [pc, #-216]!	; e78 <ABORT_STACK_SIZE+0xa78>
     f4c:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
     f50:	2ca12f01 	stccs	15, cr2, [r1], #4
     f54:	2f302c30 	svccs	0x00302c30
     f58:	0200154d 	andeq	r1, r0, #322961408	; 0x13400000
     f5c:	4a060104 	bmi	181374 <IRQ_STACK_SIZE+0x179374>
     f60:	2c309f06 	ldccs	15, cr9, [r0], #-24	; 0xffffffe8
     f64:	02002f4b 	andeq	r2, r0, #300	; 0x12c
     f68:	a02f0104 	eorge	r0, pc, r4, lsl #2
     f6c:	2f2d2f2d 	svccs	0x002d2f2d
     f70:	02001586 	andeq	r1, r0, #562036736	; 0x21800000
     f74:	4a060104 	bmi	18138c <IRQ_STACK_SIZE+0x17938c>
     f78:	2c30a006 	ldccs	0, cr10, [r0], #-24	; 0xffffffe8
     f7c:	02002f4b 	andeq	r2, r0, #300	; 0x12c
     f80:	a02f0104 	eorge	r0, pc, r4, lsl #2
     f84:	2f2d2f2d 	svccs	0x002d2f2d
     f88:	15312f68 	ldrne	r2, [r1, #-3944]!	; 0xfffff098
     f8c:	01040200 	mrseq	r0, R12_usr
     f90:	9f064a06 	svcls	0x00064a06
     f94:	29332c30 	ldmdbcs	r3!, {r4, r5, sl, fp, sp}
     f98:	79035132 	stmdbvc	r3, {r1, r4, r5, r8, ip, lr}
     f9c:	032f342e 	teqeq	pc, #771751936	; 0x2e000000
     fa0:	004b2e79 	subeq	r2, fp, r9, ror lr
     fa4:	03010402 	movweq	r0, #5122	; 0x1402
     fa8:	2da02e09 	stccs	14, cr2, [r0, #36]!	; 0x24
     fac:	862f2d2f 	strthi	r2, [pc], -pc, lsr #26
     fb0:	017fb503 	cmneq	pc, r3, lsl #10
     fb4:	4b2d9fd7 	blmi	b68f18 <STACK_SIZE+0x368f18>
     fb8:	00cc032f 	sbceq	r0, ip, pc, lsr #6
     fbc:	7fb5039e 	svcvc	0x00b5039e
     fc0:	00cb032e 	sbceq	r0, fp, lr, lsr #6
     fc4:	7fb5032e 	svcvc	0x00b5032e
     fc8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     fcc:	00cb0301 	sbceq	r0, fp, r1, lsl #6
     fd0:	2c2fa02e 	stccs	0, cr10, [pc], #-184	; f20 <ABORT_STACK_SIZE+0xb20>
     fd4:	02002f2f 	andeq	r2, r0, #47, 30	; 0xbc
     fd8:	a12f0104 	teqge	pc, r4, lsl #2
     fdc:	302c302c 	eorcc	r3, ip, ip, lsr #32
     fe0:	692d1386 	pushvs	{r1, r2, r7, r8, r9, ip}
     fe4:	2e0d032c 	cdpcs	3, 0, cr0, cr13, cr12, {1}
     fe8:	2d302f67 	ldccs	15, cr2, [r0, #-412]!	; 0xfffffe64
     fec:	67674b2b 	strbvs	r4, [r7, -fp, lsr #22]!
     ff0:	75034869 	strvc	r4, [r3, #-2153]	; 0xfffff797
     ff4:	2a4e2a2e 	bcs	138b8b4 <STACK_SIZE+0xb8b8b4>
     ff8:	6767674b 	strbvs	r6, [r7, -fp, asr #14]!
     ffc:	0367832f 	cmneq	r7, #-1140850688	; 0xbc000000
    1000:	7603660a 	strvc	r6, [r3], -sl, lsl #12
    1004:	2e0d034a 	cdpcs	3, 0, cr0, cr13, cr10, {2}
    1008:	11036815 	tstne	r3, r5, lsl r8
    100c:	75037408 	strvc	r7, [r3, #-1032]	; 0xfffffbf8
    1010:	833467ba 	teqhi	r4, #48758784	; 0x2e80000
    1014:	0a03832a 	beq	e1cc4 <IRQ_STACK_SIZE+0xd9cc4>
    1018:	7ef5032e 	cdpvc	3, 15, cr0, cr5, cr14, {1}
    101c:	2d9fd701 	ldccs	7, cr13, [pc, #4]	; 1028 <ABORT_STACK_SIZE+0xc28>
    1020:	cc032f4b 	stcgt	15, cr2, [r3], {75}	; 0x4b
    1024:	b5039e00 	strlt	r9, [r3, #-3584]	; 0xfffff200
    1028:	cb032e7f 	blgt	cca2c <IRQ_STACK_SIZE+0xc4a2c>
    102c:	b5032e00 	strlt	r2, [r3, #-3584]	; 0xfffff200
    1030:	cb032e7f 	blgt	cca34 <IRQ_STACK_SIZE+0xc4a34>
    1034:	2fa02e00 	svccs	0x00a02e00
    1038:	2f2f2f2c 	svccs	0x002f2f2c
    103c:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    1040:	66370330 			; <UNDEFINED> instruction: 0x66370330
    1044:	33291786 	teqcc	r9, #35127296	; 0x2180000
    1048:	002d3429 	eoreq	r3, sp, r9, lsr #8
    104c:	4b010402 	blmi	4205c <IRQ_STACK_SIZE+0x3a05c>
    1050:	2c302f9f 	ldccs	15, cr2, [r0], #-636	; 0xfffffd84
    1054:	2d332f2d 	ldccs	15, cr2, [r3, #-180]!	; 0xffffff4c
    1058:	2f2d2f34 	svccs	0x002d2f34
    105c:	01040200 	mrseq	r0, R12_usr
    1060:	2b30a031 	blcs	c2912c <STACK_SIZE+0x42912c>
    1064:	344b2d2f 	strbcc	r2, [fp], #-3375	; 0xfffff2d1
    1068:	4c4a7a03 	mcrrmi	10, 0, r7, sl, cr3
    106c:	01040200 	mrseq	r0, R12_usr
    1070:	02009f30 	andeq	r9, r0, #48, 30	; 0xc0
    1074:	002f0104 	eoreq	r0, pc, r4, lsl #2
    1078:	86020402 	strhi	r0, [r2], -r2, lsl #8
    107c:	02040200 	andeq	r0, r4, #0, 4
    1080:	4a7a0348 	bmi	1e81da8 <STACK_SIZE+0x1681da8>
    1084:	01040200 	mrseq	r0, R12_usr
    1088:	9f820c03 	svcls	0x00820c03
    108c:	29174d4b 	ldmdbcs	r7, {r0, r1, r3, r6, r8, sl, fp, lr}
    1090:	2d342933 	ldccs	9, cr2, [r4, #-204]!	; 0xffffff34
    1094:	01040200 	mrseq	r0, R12_usr
    1098:	302f9f4b 	eorcc	r9, pc, fp, asr #30
    109c:	332f2d2c 	teqcc	pc, #44, 26	; 0xb00
    10a0:	2d2f332d 	stccs	3, cr3, [pc, #-180]!	; ff4 <ABORT_STACK_SIZE+0xbf4>
    10a4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    10a8:	30a03101 	adccc	r3, r0, r1, lsl #2
    10ac:	4b2d2f2b 	blmi	b4cd60 <STACK_SIZE+0x34cd60>
    10b0:	4a7a0334 	bmi	1e81d88 <STACK_SIZE+0x1681d88>
    10b4:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
    10b8:	009f3001 	addseq	r3, pc, r1
    10bc:	2f010402 	svccs	0x00010402
    10c0:	02040200 	andeq	r0, r4, #0, 4
    10c4:	04020086 	streq	r0, [r2], #-134	; 0xffffff7a
    10c8:	02002c02 	andeq	r2, r0, #512	; 0x200
    10cc:	00300204 	eorseq	r0, r0, r4, lsl #4
    10d0:	2c020402 	cfstrscs	mvf0, [r2], {2}
    10d4:	002e7a03 	eoreq	r7, lr, r3, lsl #20
    10d8:	03010402 	movweq	r0, #5122	; 0x1402
    10dc:	2da0820c 	sfmcs	f0, 1, [r0, #48]!	; 0x30
    10e0:	672f2d2f 	strvs	r2, [pc, -pc, lsr #26]!
    10e4:	01000402 	tsteq	r0, r2, lsl #8
    10e8:	00007a01 	andeq	r7, r0, r1, lsl #20
    10ec:	31000200 	mrscc	r0, R8_usr
    10f0:	02000000 	andeq	r0, r0, #0
    10f4:	0d0efb01 	vstreq	d15, [lr, #-4]
    10f8:	01010100 	mrseq	r0, (UNDEF: 17)
    10fc:	00000001 	andeq	r0, r0, r1
    1100:	01000001 	tsteq	r0, r1
    1104:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
    1108:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
    110c:	00000000 	andeq	r0, r0, r0
    1110:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    1114:	645f6563 	ldrbvs	r6, [pc], #-1379	; 111c <ABORT_STACK_SIZE+0xd1c>
    1118:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    111c:	00682e72 	rsbeq	r2, r8, r2, ror lr
    1120:	00000000 	andeq	r0, r0, r0
    1124:	c8020500 	stmdagt	r2, {r8, sl}
    1128:	1540004f 	strbne	r0, [r0, #-79]	; 0xffffffb1
    112c:	312b3113 	teqcc	fp, r3, lsl r1
    1130:	7803362b 	stmdavc	r3, {r0, r1, r3, r5, r9, sl, ip, sp}
    1134:	3084672e 	addcc	r6, r4, lr, lsr #14
    1138:	04020083 	streq	r0, [r2], #-131	; 0xffffff7d
    113c:	4b9f8401 	blmi	fe7e2148 <IRQ_STACK_BASE+0xba7e2148>
    1140:	672d1386 	strvs	r1, [sp, -r6, lsl #7]!
    1144:	302e1303 	eorcc	r1, lr, r3, lsl #6
    1148:	2e6f0348 	cdpcs	3, 6, cr0, cr15, cr8, {2}
    114c:	2b312b31 	blcs	c4be18 <STACK_SIZE+0x44be18>
    1150:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1154:	84676676 	strbthi	r6, [r7], #-1654	; 0xfffff98a
    1158:	84836830 	strhi	r6, [r3], #2096	; 0x830
    115c:	036d672f 	cmneq	sp, #12320768	; 0xbc0000
    1160:	02024a79 	andeq	r4, r2, #495616	; 0x79000
    1164:	84010100 	strhi	r0, [r1], #-256	; 0xffffff00
    1168:	02000002 	andeq	r0, r0, #2
    116c:	00010200 	andeq	r0, r1, r0, lsl #4
    1170:	fb010200 	blx	4197a <IRQ_STACK_SIZE+0x3997a>
    1174:	01000d0e 	tsteq	r0, lr, lsl #26
    1178:	00010101 	andeq	r0, r1, r1, lsl #2
    117c:	00010000 	andeq	r0, r1, r0
    1180:	3a430100 	bcc	10c1588 <STACK_SIZE+0x8c1588>
    1184:	646f435c 	strbtvs	r4, [pc], #-860	; 118c <ABORT_STACK_SIZE+0xd8c>
    1188:	756f5365 	strbvc	r5, [pc, #-869]!	; e2b <ABORT_STACK_SIZE+0xa2b>
    118c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1190:	6f535c79 	svcvs	0x00535c79
    1194:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    1198:	47207972 			; <UNDEFINED> instruction: 0x47207972
    119c:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    11a0:	2f657469 	svccs	0x00657469
    11a4:	2f62696c 	svccs	0x0062696c
    11a8:	2f636367 	svccs	0x00636367
    11ac:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    11b0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    11b4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    11b8:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
    11bc:	2f312e38 	svccs	0x00312e38
    11c0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    11c4:	00656475 	rsbeq	r6, r5, r5, ror r4
    11c8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    11cc:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    11d0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    11d4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    11d8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    11dc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    11e0:	2b2b4720 	blcs	ad2e68 <STACK_SIZE+0x2d2e68>
    11e4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    11e8:	72612f65 	rsbvc	r2, r1, #404	; 0x194
    11ec:	6f6e2d6d 	svcvs	0x006e2d6d
    11f0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    11f4:	2f696261 	svccs	0x00696261
    11f8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    11fc:	00656475 	rsbeq	r6, r5, r5, ror r4
    1200:	72617500 	rsbvc	r7, r1, #0, 10
    1204:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1208:	73000000 	movwvc	r0, #0
    120c:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
    1210:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1214:	73000001 	movwvc	r0, #1
    1218:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
    121c:	00682e67 	rsbeq	r2, r8, r7, ror #28
    1220:	64000001 	strvs	r0, [r0], #-1
    1224:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1228:	72645f65 	rsbvc	r5, r4, #404	; 0x194
    122c:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    1230:	0000682e 	andeq	r6, r0, lr, lsr #16
    1234:	74730000 	ldrbtvc	r0, [r3], #-0
    1238:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
    123c:	00020068 	andeq	r0, r2, r8, rrx
    1240:	72747300 	rsbsvc	r7, r4, #0, 6
    1244:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    1248:	00020068 	andeq	r0, r2, r8, rrx
    124c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1250:	2e62696c 	cdpcs	9, 6, cr6, cr2, cr12, {3}
    1254:	00020068 	andeq	r0, r2, r8, rrx
    1258:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
    125c:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
    1260:	003e6e69 	eorseq	r6, lr, r9, ror #28
    1264:	63000000 	movwvs	r0, #0
    1268:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    126c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1270:	00000000 	andeq	r0, r0, r0
    1274:	51080205 	tstpl	r8, r5, lsl #4
    1278:	03154000 	tsteq	r5, #0
    127c:	7a03010a 	bvc	c16ac <IRQ_STACK_SIZE+0xb96ac>
    1280:	7a03344a 	bvc	ce3b0 <IRQ_STACK_SIZE+0xc63b0>
    1284:	0a032a2e 	beq	cbb44 <IRQ_STACK_SIZE+0xc3b44>
    1288:	03302c2e 	teqeq	r0, #11776	; 0x2e00
    128c:	0a032e76 	beq	ccc6c <IRQ_STACK_SIZE+0xc4c6c>
    1290:	4a7a032e 	bmi	1e81f50 <STACK_SIZE+0x1681f50>
    1294:	2a2e0b03 	bcs	b83ea8 <STACK_SIZE+0x383ea8>
    1298:	032a2f30 	teqeq	sl, #48, 30	; 0xc0
    129c:	834b2e7a 	movthi	r2, #48762	; 0xbe7a
    12a0:	d8838484 	stmle	r3, {r2, r7, sl, pc}
    12a4:	2f2f2f2f 	svccs	0x002f2f2f
    12a8:	020013a1 	andeq	r1, r0, #-2080374782	; 0x84000002
    12ac:	d74f0104 	strble	r0, [pc, -r4, lsl #2]
    12b0:	04020046 	streq	r0, [r2], #-70	; 0xffffffba
    12b4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    12b8:	2d136d9f 	ldccs	13, cr6, [r3, #-636]	; 0xfffffd84
    12bc:	4a77032f 	bmi	1dc1f80 <STACK_SIZE+0x15c1f80>
    12c0:	02002d2f 	andeq	r2, r0, #3008	; 0xbc0
    12c4:	4f2c0204 	svcmi	0x002c0204
    12c8:	0367339f 	cmneq	r7, #2080374786	; 0x7c000002
    12cc:	039f4a76 	orrseq	r4, pc, #483328	; 0x76000
    12d0:	2aa24a0c 	bcs	fe893b08 <IRQ_STACK_BASE+0xba893b08>
    12d4:	032f6517 	teqeq	pc, #96468992	; 0x5c00000
    12d8:	77032e77 	smlsdxvc	r3, r7, lr, r2
    12dc:	4f2b6766 	svcmi	0x002b6766
    12e0:	0c03339f 	stceq	3, cr3, [r3], {159}	; 0x9f
    12e4:	4a6b0366 	bmi	1ac2084 <STACK_SIZE+0x12c2084>
    12e8:	4a17039f 	bmi	5c216c <IRQ_STACK_SIZE+0x5ba16c>
    12ec:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
    12f0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    12f4:	134d2f9f 	movtne	r2, #57247	; 0xdf9f
    12f8:	30314b83 	eorscc	r4, r1, r3, lsl #23
    12fc:	2e492f2c 	cdpcs	15, 4, cr2, cr9, cr12, {1}
    1300:	2f46314b 	svccs	0x0046314b
    1304:	2f2f2f4b 	svccs	0x002f2f4b
    1308:	2cd82ca0 	ldclcs	12, cr2, [r8], {160}	; 0xa0
    130c:	4830364c 	ldmdami	r0!, {r2, r3, r6, r9, sl, ip, sp}
    1310:	832e7a03 	teqhi	lr, #12288	; 0x3000
    1314:	7a036c67 	bvc	dc4b8 <IRQ_STACK_SIZE+0xd44b8>
    1318:	2e09034a 	cdpcs	3, 0, cr0, cr9, cr10, {2}
    131c:	034a6103 	movteq	r6, #41219	; 0xa103
    1320:	312e2e1f 	teqcc	lr, pc, lsl lr
    1324:	032e5e03 	teqeq	lr, #3, 28	; 0x30
    1328:	18032e68 	stmdane	r3, {r3, r5, r6, r9, sl, fp, sp}
    132c:	21039f2e 	tstcs	r3, lr, lsr #30
    1330:	41034c4a 	tstmi	r3, sl, asr #24
    1334:	00c9034a 	sbceq	r0, r9, sl, asr #6
    1338:	7fb7032e 	svcvc	0x00b7032e
    133c:	469f334a 	ldrmi	r3, [pc], sl, asr #6
    1340:	4a3e039f 	bmi	f821c4 <STACK_SIZE+0x7821c4>
    1344:	032d2f4c 	teqeq	sp, #76, 30	; 0x130
    1348:	b503660a 	strlt	r6, [r3, #-1546]	; 0xfffff9f6
    134c:	2ca14a7f 	vstmiacs	r1!, {s8-s134}
    1350:	cc039f4c 	stcgt	15, cr9, [r3], {76}	; 0x4c
    1354:	77036600 	strvc	r6, [r3, -r0, lsl #12]
    1358:	2e520382 	cdpcs	3, 5, cr0, cr2, cr2, {4}
    135c:	032e3703 	teqeq	lr, #786432	; 0xc0000
    1360:	52030177 	andpl	r0, r3, #-1073741795	; 0xc000001d
    1364:	2e68032e 	cdpcs	3, 6, cr0, cr8, cr14, {1}
    1368:	9f2e1803 	svcls	0x002e1803
    136c:	4c4a2103 	stfmie	f2, [sl], {3}
    1370:	034a4103 	movteq	r4, #41219	; 0xa103
    1374:	032e00c9 	teqeq	lr, #201	; 0xc9
    1378:	334a7fb7 	movtcc	r7, #44983	; 0xafb7
    137c:	039f469f 	orrseq	r4, pc, #166723584	; 0x9f00000
    1380:	2f4c4a3e 	svccs	0x004c4a3e
    1384:	660a032d 	strvs	r0, [sl], -sp, lsr #6
    1388:	4a7fb503 	bmi	1fee79c <STACK_SIZE+0x17ee79c>
    138c:	9f4c2ca1 	svcls	0x004c2ca1
    1390:	4a00d703 	bmi	36fa4 <IRQ_STACK_SIZE+0x2efa4>
    1394:	032f2d4d 	teqeq	pc, #4928	; 0x1340
    1398:	0d032e76 	stceq	14, cr2, [r3, #-472]	; 0xfffffe28
    139c:	4a72032e 	bmi	1c8205c <STACK_SIZE+0x148205c>
    13a0:	682e1403 	stmdavs	lr!, {r0, r1, sl, ip}
    13a4:	8631302c 	ldrthi	r3, [r1], -ip, lsr #32
    13a8:	2e0b032d 	cdpcs	3, 0, cr0, cr11, cr13, {1}
    13ac:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    13b0:	69032e0b 	stmdbvs	r3, {r0, r1, r3, r9, sl, fp, sp}
    13b4:	8219034a 	andshi	r0, r9, #671088641	; 0x28000001
    13b8:	2e78036e 	cdpcs	3, 7, cr0, cr8, cr14, {3}
    13bc:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    13c0:	2c302f30 	ldccs	15, cr2, [r0], #-192	; 0xffffff40
    13c4:	660c0329 	strvs	r0, [ip], -r9, lsr #6
    13c8:	4a6a0369 	bmi	1a82174 <STACK_SIZE+0x1282174>
    13cc:	13034b4c 	movwne	r4, #15180	; 0x3b4c
    13d0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    13d4:	4a580301 	bmi	1601fe0 <STACK_SIZE+0xe01fe0>
    13d8:	01040200 	mrseq	r0, R12_usr
    13dc:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
    13e0:	02002d01 	andeq	r2, r0, #1, 26	; 0x40
    13e4:	032c0104 	teqeq	ip, #4, 2
    13e8:	04024a09 	streq	r4, [r2], #-2569	; 0xfffff5f7
    13ec:	6a010100 	bvs	417f4 <IRQ_STACK_SIZE+0x397f4>
    13f0:	02000000 	andeq	r0, r0, #0
    13f4:	00002500 	andeq	r2, r0, r0, lsl #10
    13f8:	fb010200 	blx	41c02 <IRQ_STACK_SIZE+0x39c02>
    13fc:	01000d0e 	tsteq	r0, lr, lsl #26
    1400:	00010101 	andeq	r0, r1, r1, lsl #2
    1404:	00010000 	andeq	r0, r1, r0
    1408:	61000100 	mrsvs	r0, (UNDEF: 16)
    140c:	665f6d73 			; <UNDEFINED> instruction: 0x665f6d73
    1410:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
    1414:	2e6e6f69 	cdpcs	15, 6, cr6, cr14, cr9, {3}
    1418:	00000073 	andeq	r0, r0, r3, ror r0
    141c:	05000000 	streq	r0, [r0, #-0]
    1420:	00573802 	subseq	r3, r7, r2, lsl #16
    1424:	010d0340 	tsteq	sp, r0, asr #6
    1428:	2f2f2f2f 	svccs	0x002f2f2f
    142c:	2f332f2f 	svccs	0x00332f2f
    1430:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1434:	032f332f 	teqeq	pc, #-1140850688	; 0xbc000000
    1438:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    143c:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    1440:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    1444:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    1448:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    144c:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    1450:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    1454:	342e7fac 	strtcc	r7, [lr], #-4012	; 0xfffff054
    1458:	01000202 	tsteq	r0, r2, lsl #4
    145c:	00018501 	andeq	r8, r1, r1, lsl #10
    1460:	1e000200 	cdpne	2, 0, cr0, cr0, cr0, {0}
    1464:	02000000 	andeq	r0, r0, #0
    1468:	0d0efb01 	vstreq	d15, [lr, #-4]
    146c:	01010100 	mrseq	r0, (UNDEF: 17)
    1470:	00000001 	andeq	r0, r0, r1
    1474:	01000001 	tsteq	r0, r1
    1478:	31706300 	cmncc	r0, r0, lsl #6
    147c:	732e6135 	teqvc	lr, #1073741837	; 0x4000000d
    1480:	00000000 	andeq	r0, r0, r0
    1484:	02050000 	andeq	r0, r5, #0
    1488:	400057b8 			; <UNDEFINED> instruction: 0x400057b8
    148c:	2f2f2f1a 	svccs	0x002f2f1a
    1490:	2f2f2f32 	svccs	0x002f2f32
    1494:	2f2f2f32 	svccs	0x002f2f32
    1498:	2f2f2f32 	svccs	0x002f2f32
    149c:	2f2f2f32 	svccs	0x002f2f32
    14a0:	2f2f2f32 	svccs	0x002f2f32
    14a4:	2f2f2f32 	svccs	0x002f2f32
    14a8:	2f2f2f32 	svccs	0x002f2f32
    14ac:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    14b0:	2f2f2f2f 	svccs	0x002f2f2f
    14b4:	2f322f2f 	svccs	0x00322f2f
    14b8:	2f322f2f 	svccs	0x00322f2f
    14bc:	2f322f2f 	svccs	0x00322f2f
    14c0:	2f322f32 	svccs	0x00322f32
    14c4:	2f342f32 	svccs	0x00342f32
    14c8:	2f322f2f 	svccs	0x00322f2f
    14cc:	2f322f2f 	svccs	0x00322f2f
    14d0:	2f322f2f 	svccs	0x00322f2f
    14d4:	2f352f2f 	svccs	0x00352f2f
    14d8:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    14dc:	2f2f322f 	svccs	0x002f322f
    14e0:	2f2f322f 	svccs	0x002f322f
    14e4:	2f2f322f 	svccs	0x002f322f
    14e8:	2f2f322f 	svccs	0x002f322f
    14ec:	2f2f322f 	svccs	0x002f322f
    14f0:	2f2f322f 	svccs	0x002f322f
    14f4:	2f2f322f 	svccs	0x002f322f
    14f8:	2f2f322f 	svccs	0x002f322f
    14fc:	2f2f322f 	svccs	0x002f322f
    1500:	2f2f322f 	svccs	0x002f322f
    1504:	2f2f322f 	svccs	0x002f322f
    1508:	2f2f322f 	svccs	0x002f322f
    150c:	2f2f322f 	svccs	0x002f322f
    1510:	2f2f322f 	svccs	0x002f322f
    1514:	2f2f322f 	svccs	0x002f322f
    1518:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    151c:	2f332f2f 	svccs	0x00332f2f
    1520:	2f322f33 	svccs	0x00322f33
    1524:	2f2f322f 	svccs	0x002f322f
    1528:	2f2f322f 	svccs	0x002f322f
    152c:	2f2f332f 	svccs	0x002f332f
    1530:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    1534:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1538:	2f332f2f 	svccs	0x00332f2f
    153c:	332f322f 	teqcc	pc, #-268435454	; 0xf0000002
    1540:	2f2f332f 	svccs	0x002f332f
    1544:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    1548:	2f332f2f 	svccs	0x00332f2f
    154c:	2f322f33 	svccs	0x00322f33
    1550:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1554:	2f2f322f 	svccs	0x002f322f
    1558:	2f322f33 	svccs	0x00322f33
    155c:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1560:	2f2f332f 	svccs	0x002f332f
    1564:	2f2f332f 	svccs	0x002f332f
    1568:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    156c:	342f332f 	strtcc	r3, [pc], #-815	; 1574 <ABORT_STACK_SIZE+0x1174>
    1570:	15032f2f 	strne	r2, [r3, #-3887]	; 0xfffff0d1
    1574:	2f2f2f2e 	svccs	0x002f2f2e
    1578:	2f2f2f2f 	svccs	0x002f2f2f
    157c:	2f2f2f2f 	svccs	0x002f2f2f
    1580:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1584:	2f2f2f2f 	svccs	0x002f2f2f
    1588:	2f2f3430 	svccs	0x002f3430
    158c:	2f2f2f2f 	svccs	0x002f2f2f
    1590:	2f2f2f2f 	svccs	0x002f2f2f
    1594:	2f302f2f 	svccs	0x00302f2f
    1598:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    159c:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    15a0:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    15a4:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    15a8:	2f34302f 	svccs	0x0034302f
    15ac:	2f2f3330 	svccs	0x002f3330
    15b0:	2f302f2f 	svccs	0x00302f2f
    15b4:	2f2f2f2f 	svccs	0x002f2f2f
    15b8:	2f2f2f30 	svccs	0x002f2f30
    15bc:	2f2f2f2f 	svccs	0x002f2f2f
    15c0:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    15c4:	2f2f2f2f 	svccs	0x002f2f2f
    15c8:	2f2f2f2f 	svccs	0x002f2f2f
    15cc:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
    15d0:	03312e6e 	teqeq	r1, #1760	; 0x6e0
    15d4:	332f2e15 	teqcc	pc, #336	; 0x150
    15d8:	2f2f332f 	svccs	0x002f332f
    15dc:	2f2f302f 	svccs	0x002f302f
    15e0:	0002022f 	andeq	r0, r2, pc, lsr #4
    15e4:	00b10101 	adcseq	r0, r1, r1, lsl #2
    15e8:	00020000 	andeq	r0, r2, r0
    15ec:	0000001d 	andeq	r0, r0, sp, lsl r0
    15f0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    15f4:	0101000d 	tsteq	r1, sp
    15f8:	00000101 	andeq	r0, r0, r1, lsl #2
    15fc:	00000100 	andeq	r0, r0, r0, lsl #2
    1600:	72630001 	rsbvc	r0, r3, #1
    1604:	732e3074 	teqvc	lr, #116	; 0x74
    1608:	00000000 	andeq	r0, r0, r0
    160c:	02050000 	andeq	r0, r5, #0
    1610:	40000000 	andmi	r0, r0, r0
    1614:	2f010d03 	svccs	0x00010d03
    1618:	2f2f2f2f 	svccs	0x002f2f2f
    161c:	09032f2f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
    1620:	2f2f2f2e 	svccs	0x002f2f2e
    1624:	2f2f2f2f 	svccs	0x002f2f2f
    1628:	0c032f2f 	stceq	15, cr2, [r3], {47}	; 0x2f
    162c:	2f2f2f2e 	svccs	0x002f2f2e
    1630:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1634:	2f2f2f2f 	svccs	0x002f2f2f
    1638:	2f31302f 	svccs	0x0031302f
    163c:	2f2f2f2f 	svccs	0x002f2f2f
    1640:	2f30322f 	svccs	0x0030322f
    1644:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1648:	2f2e0c03 	svccs	0x002e0c03
    164c:	2f2f362f 	svccs	0x002f362f
    1650:	312f312f 	teqcc	pc, pc, lsr #2
    1654:	032f322f 	teqeq	pc, #-268435454	; 0xf0000002
    1658:	2f2f2e10 	svccs	0x002f2e10
    165c:	2f322f2f 	svccs	0x00322f2f
    1660:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    1664:	2f2f2e0b 	svccs	0x002f2e0b
    1668:	322f2f30 	eorcc	r2, pc, #48, 30	; 0xc0
    166c:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1670:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1674:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1678:	7ed50332 	mrcvc	3, 6, r0, cr5, cr2, {1}
    167c:	0330302e 	teqeq	r0, #46	; 0x2e
    1680:	10032e32 	andne	r2, r3, r2, lsr lr
    1684:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    1688:	362e2003 	strtcc	r2, [lr], -r3
    168c:	2f2e0f03 	svccs	0x002e0f03
    1690:	312e0d03 	teqcc	lr, r3, lsl #26
    1694:	02023131 	andeq	r3, r2, #1073741836	; 0x4000000c
    1698:	Address 0x00001698 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
   4:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   8:	6c6f505f 	stclvs	0, cr5, [pc], #-380	; fffffe94 <IRQ_STACK_BASE+0xbbfffe94>
   c:	6e495f6c 	cdpvs	15, 4, cr5, cr9, cr12, {3}
  10:	5f007469 	svcpl	0x00007469
  14:	5f435653 	svcpl	0x00435653
  18:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
  1c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
  20:	0066746e 	rsbeq	r7, r6, lr, ror #8
  24:	725f6473 	subsvc	r6, pc, #1929379840	; 0x73000000
  28:	75625f64 	strbvc	r5, [r2, #-3940]!	; 0xfffff09c
  2c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
  30:	616c665f 	cmnvs	ip, pc, asr r6
  34:	64730067 	ldrbtvs	r0, [r3], #-103	; 0xffffff99
  38:	5f72775f 	svcpl	0x0072775f
  3c:	66667562 	strbtvs	r7, [r6], -r2, ror #10
  40:	665f7265 	ldrbvs	r7, [pc], -r5, ror #4
  44:	0067616c 	rsbeq	r6, r7, ip, ror #2
  48:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
  4c:	64634c5f 	strbtvs	r4, [r3], #-3167	; 0xfffff3a1
  50:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
  54:	5f746365 	svcpl	0x00746365
  58:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
  5c:	6172465f 	cmnvs	r2, pc, asr r6
  60:	425f656d 	subsmi	r6, pc, #457179136	; 0x1b400000
  64:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  68:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  6c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
  78:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
  7c:	62614400 	rsbvs	r4, r1, #0, 8
  80:	5f74726f 	svcpl	0x0074726f
  84:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
  88:	0072656c 	rsbseq	r6, r2, ip, ror #10
  8c:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
  90:	64634c5f 	strbtvs	r4, [r3], #-3167	; 0xfffff3a1
  94:	726c435f 	rsbvc	r4, ip, #2080374785	; 0x7c000001
  98:	7263535f 	rsbvc	r5, r3, #2080374785	; 0x7c000001
  9c:	006e6565 	rsbeq	r6, lr, r5, ror #10
  a0:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
  a4:	6e490065 	cdpvs	0, 4, cr0, cr9, cr5, {3}
  a8:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
  ac:	53495f64 	movtpl	r5, #40804	; 0x9f64
  b0:	41500052 	cmpmi	r0, r2, asr r0
  b4:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  b8:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  bc:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
  c0:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
  c4:	74796200 	ldrbtvc	r6, [r9], #-512	; 0xfffffe00
  c8:	705f7365 	subsvc	r7, pc, r5, ror #6
  cc:	705f7265 	subsvc	r7, pc, r5, ror #4
  d0:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
  d4:	735f7600 	cmpvc	pc, #0, 12
  d8:	78657a69 	stmdavc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
  dc:	735f7600 	cmpvc	pc, #0, 12
  e0:	79657a69 	stmdbvc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
  e4:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
  e8:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
  ec:	736f7000 	cmnvc	pc, #0
  f0:	41440078 	hvcmi	16392	; 0x4008
  f4:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  f8:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  fc:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
 100:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 104:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 108:	6f6c2067 	svcvs	0x006c2067
 10c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 110:	5f00746e 	svcpl	0x0000746e
 114:	5f435653 	svcpl	0x00435653
 118:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 11c:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 120:	746e4974 	strbtvc	r4, [lr], #-2420	; 0xfffff68c
 124:	006d754e 	rsbeq	r7, sp, lr, asr #10
 128:	745f6473 	ldrbvc	r6, [pc], #-1139	; 130 <NOINT+0x70>
 12c:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
 130:	5f006761 	svcpl	0x00006761
 134:	5f435653 	svcpl	0x00435653
 138:	5f64634c 	svcpl	0x0064634c
 13c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
 140:	445f7463 	ldrbmi	r7, [pc], #-1123	; 148 <NOINT+0x88>
 144:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
 148:	465f7961 	ldrbmi	r7, [pc], -r1, ror #18
 14c:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
 150:	6675425f 			; <UNDEFINED> instruction: 0x6675425f
 154:	00726566 	rsbseq	r6, r2, r6, ror #10
 158:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
 15c:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 160:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 164:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 168:	72505f79 	subsvc	r5, r0, #484	; 0x1e4
 16c:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 170:	634c0064 	movtvs	r0, #49252	; 0xc064
 174:	69575f64 	ldmdbvs	r7, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 178:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
 17c:	615f7469 	cmpvs	pc, r9, ror #8
 180:	49007272 	stmdbmi	r0, {r1, r4, r5, r6, r9, ip, sp, lr}
 184:	565f5253 			; <UNDEFINED> instruction: 0x565f5253
 188:	6f746365 	svcvs	0x00746365
 18c:	654b0072 	strbvs	r0, [fp, #-114]	; 0xffffff8e
 190:	495f3379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 194:	55005253 	strpl	r5, [r0, #-595]	; 0xfffffdad
 198:	31747261 	cmncc	r4, r1, ror #4
 19c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 1a0:	0066746e 	rsbeq	r7, r6, lr, ror #8
 1a4:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
 1a8:	64634c5f 	strbtvs	r4, [r3], #-3167	; 0xfffff3a1
 1ac:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 1b0:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 1b4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 1b8:	63206465 	teqvs	r0, #1694498816	; 0x65000000
 1bc:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c0:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
 1c4:	64634c5f 	strbtvs	r4, [r3], #-3167	; 0xfffff3a1
 1c8:	6972425f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r9, lr}^
 1cc:	6e746867 	cdpvs	8, 7, cr6, cr4, cr7, {3}
 1d0:	5f737365 	svcpl	0x00737365
 1d4:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
 1d8:	006c6f72 	rsbeq	r6, ip, r2, ror pc
 1dc:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
 1e0:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 1e4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 1e8:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 1ec:	65525f79 	ldrbvs	r5, [r2, #-3961]	; 0xfffff087
 1f0:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1f4:	4c006465 	cfstrsmi	mvf6, [r0], {101}	; 0x65
 1f8:	445f4445 	ldrbmi	r4, [pc], #-1093	; 200 <NOINT+0x140>
 1fc:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
 200:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
 204:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 208:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 20c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 210:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 214:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 218:	56530074 			; <UNDEFINED> instruction: 0x56530074
 21c:	61485f43 	cmpvs	r8, r3, asr #30
 220:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 224:	535f0072 	cmppl	pc, #114	; 0x72
 228:	4c5f4356 	mrrcmi	3, 5, r4, pc, cr6	; <UNPREDICTABLE>
 22c:	445f6463 	ldrbmi	r6, [pc], #-1123	; 234 <NOINT+0x174>
 230:	5f776172 	svcpl	0x00776172
 234:	00504d42 	subseq	r4, r0, r2, asr #26
 238:	79736f70 	ldmdbvc	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 23c:	43494700 	movtmi	r4, #38656	; 0x9700
 240:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 244:	505f7261 	subspl	r7, pc, r1, ror #4
 248:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 24c:	435f676e 	cmpmi	pc, #28835840	; 0x1b80000
 250:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 254:	5f647300 	svcpl	0x00647300
 258:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 25c:	5f646e61 	svcpl	0x00646e61
 260:	706d6f63 	rsbvc	r6, sp, r3, ror #30
 264:	6574656c 	ldrbvs	r6, [r4, #-1388]!	; 0xfffffa94
 268:	616c665f 	cmnvs	ip, pc, asr r6
 26c:	6e550067 	cdpvs	0, 5, cr0, cr5, cr7, {3}
 270:	5f666564 	svcpl	0x00666564
 274:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 278:	0072656c 	rsbseq	r6, r2, ip, ror #10
 27c:	5f4e4957 	svcpl	0x004e4957
 280:	4f464e49 	svcmi	0x00464e49
 284:	0054535f 	subseq	r5, r4, pc, asr r3
 288:	5f707062 	svcpl	0x00707062
 28c:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
 290:	56535f00 	ldrbpl	r5, [r3], -r0, lsl #30
 294:	634c5f43 	movtvs	r5, #53059	; 0xcf43
 298:	69575f64 	ldmdbvs	r7, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 29c:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
 2a0:	61007469 	tstvs	r0, r9, ror #8
 2a4:	00726464 	rsbseq	r6, r2, r4, ror #8
 2a8:	5f434947 	svcpl	0x00434947
 2ac:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 2b0:	4f455f65 	svcmi	0x00455f65
 2b4:	75620049 	strbvc	r0, [r2, #-73]!	; 0xffffffb7
 2b8:	756e5f66 	strbvc	r5, [lr, #-3942]!	; 0xfffff09a
 2bc:	6873006d 	ldmdavs	r3!, {r0, r2, r3, r5, r6}^
 2c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 2c4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 2cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 2d0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 2d4:	53495f43 	movtpl	r5, #40771	; 0x9f43
 2d8:	69770052 	ldmdbvs	r7!, {r1, r4, r6}^
 2dc:	64695f6e 	strbtvs	r5, [r9], #-3950	; 0xfffff092
 2e0:	5f647300 	svcpl	0x00647300
 2e4:	65736e69 	ldrbvs	r6, [r3, #-3689]!	; 0xfffff197
 2e8:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
 2ec:	0067616c 	rsbeq	r6, r7, ip, ror #2
 2f0:	4356535f 	cmpmi	r6, #2080374785	; 0x7c000001
 2f4:	7261555f 	rsbvc	r5, r1, #398458880	; 0x17c00000
 2f8:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 2fc:	505f7465 	subspl	r7, pc, r5, ror #8
 300:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 304:	4b006465 	blmi	194a0 <IRQ_STACK_SIZE+0x114a0>
 308:	5f347965 	svcpl	0x00347965
 30c:	00525349 	subseq	r5, r2, r9, asr #6
 310:	655c3a44 	ldrbvs	r3, [ip, #-2628]	; 0xfffff5bc
 314:	70696c63 	rsbvc	r6, r9, r3, ror #24
 318:	775c6573 			; <UNDEFINED> instruction: 0x775c6573
 31c:	736b726f 	cmnvc	fp, #-268435450	; 0xf0000006
 320:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
 324:	3130305c 	teqcc	r0, ip, asr r0
 328:	616f4c2e 	cmnvs	pc, lr, lsr #24
 32c:	5f726564 	svcpl	0x00726564
 330:	63657845 	cmnvs	r5, #4521984	; 0x450000
 334:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
 338:	76656c00 	strbtvc	r6, [r5], -r0, lsl #24
 33c:	47006c65 	strmi	r6, [r0, -r5, ror #24]
 340:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 344:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 348:	2d20312e 	stfcss	f3, [r0, #-184]!	; 0xffffff48
 34c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 350:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 354:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 358:	2d203961 	stccs	9, cr3, [r0, #-388]!	; 0xfffffe7c
 35c:	6f6c666d 	svcvs	0x006c666d
 360:	612d7461 	teqvs	sp, r1, ror #8
 364:	733d6962 	teqvc	sp, #1605632	; 0x188000
 368:	6674666f 	ldrbtvs	r6, [r4], -pc, ror #12
 36c:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 370:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 374:	6e6f656e 	cdpvs	5, 6, cr6, cr15, cr14, {3}
 378:	7066762d 	rsbvc	r7, r6, sp, lsr #12
 37c:	2d203476 	cfstrscs	mvf3, [r0, #-472]!	; 0xfffffe28
 380:	6370616d 	cmnvs	r0, #1073741851	; 0x4000001b
 384:	672d2073 			; <UNDEFINED> instruction: 0x672d2073
 388:	334f2d20 	movtcc	r2, #64800	; 0xfd20
 38c:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
 390:	75622d6f 	strbvc	r2, [r2, #-3439]!	; 0xfffff291
 394:	69746c69 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^
 398:	662d206e 	strtvs	r2, [sp], -lr, rrx
 39c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 3a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 3a4:	6168632d 	cmnvs	r8, sp, lsr #6
 3a8:	662d2072 			; <UNDEFINED> instruction: 0x662d2072
 3ac:	65657274 	strbvs	r7, [r5, #-628]!	; 0xfffffd8c
 3b0:	6365762d 	cmnvs	r5, #47185920	; 0x2d00000
 3b4:	69726f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 3b8:	2d20657a 	cfstr32cs	mvfx6, [r0, #-488]!	; 0xfffffe18
 3bc:	65727466 	ldrbvs	r7, [r2, #-1126]!	; 0xfffffb9a
 3c0:	65762d65 	ldrbvs	r2, [r6, #-3429]!	; 0xfffff29b
 3c4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 3c8:	72657a69 	rsbvc	r7, r5, #430080	; 0x69000
 3cc:	7265762d 	rsbvc	r7, r5, #47185920	; 0x2d00000
 3d0:	65736f62 	ldrbvs	r6, [r3, #-3938]!	; 0xfffff09e
 3d4:	2d20303d 	stccs	0, cr3, [r0, #-244]!	; 0xffffff0c
 3d8:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 248 <NOINT+0x188>
 3dc:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 3e0:	612d7463 	teqvs	sp, r3, ror #8
 3e4:	7361696c 	cmnvc	r1, #108, 18	; 0x1b0000
 3e8:	20676e69 	rsbcs	r6, r7, r9, ror #28
 3ec:	6f6e662d 	svcvs	0x006e662d
 3f0:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; 344 <NOINT+0x284>
 3f4:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 3f8:	6f626150 	svcvs	0x00626150
 3fc:	485f7472 	ldmdami	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 400:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 404:	5f007265 	svcpl	0x00007265
 408:	5f435653 	svcpl	0x00435653
 40c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 410:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 414:	68435f74 	stmdavs	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 418:	54007261 	strpl	r7, [r0], #-609	; 0xfffffd9f
 41c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 420:	53495f30 	movtpl	r5, #40752	; 0x9f30
 424:	61550052 	cmpvs	r5, r2, asr r0
 428:	5f317472 	svcpl	0x00317472
 42c:	00525349 	subseq	r5, r2, r9, asr #6
 430:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 434:	6f697470 	svcvs	0x00697470
 438:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 43c:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
 440:	6c61465f 	stclvs	6, cr4, [r1], #-380	; 0xfffffe84
 444:	535f7475 	cmppl	pc, #1962934272	; 0x75000000
 448:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
 44c:	41500073 	cmpmi	r0, r3, ror r0
 450:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
 454:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
 458:	6174535f 	cmnvs	r4, pc, asr r3
 45c:	00737574 	rsbseq	r7, r3, r4, ror r5
 460:	69735f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 464:	0078657a 	rsbseq	r6, r8, sl, ror r5
 468:	69735f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 46c:	0079657a 	rsbseq	r6, r9, sl, ror r5
 470:	5f43324c 	svcpl	0x0043324c
 474:	61656c43 	cmnvs	r5, r3, asr #24
 478:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 47c:	61766e49 	cmnvs	r6, r9, asr #28
 480:	6164696c 	cmnvs	r4, ip, ror #18
 484:	535f6574 	cmppl	pc, #116, 10	; 0x1d000000
 488:	61577465 	cmpvs	r7, r5, ror #8
 48c:	6f430079 	svcvs	0x00430079
 490:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 494:	41756d4d 	cmnmi	r5, sp, asr #26
 498:	314c646e 	cmpcc	ip, lr, ror #8
 49c:	6143324c 	cmpvs	r3, ip, asr #4
 4a0:	00656863 	rsbeq	r6, r5, r3, ror #16
 4a4:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 4a8:	66415074 			; <UNDEFINED> instruction: 0x66415074
 4ac:	566d6f72 	uqsub16pl	r6, sp, r2
 4b0:	324c0041 	subcc	r0, ip, #65	; 0x41
 4b4:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
 4b8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 4bc:	79786500 	ldmdbvc	r8!, {r8, sl, sp, lr}^
 4c0:	5f736f6e 	svcpl	0x00736f6e
 4c4:	00636d73 	rsbeq	r6, r3, r3, ror sp
 4c8:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 4cc:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 4d0:	61724265 	cmnvs	r2, r5, ror #4
 4d4:	5068636e 	rsbpl	r6, r8, lr, ror #6
 4d8:	69646572 	stmdbvs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 4dc:	6f697463 	svcvs	0x00697463
 4e0:	4e6e006e 	cdpmi	0, 6, cr0, cr14, cr14, {3}
 4e4:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
 4e8:	00636553 	rsbeq	r6, r3, r3, asr r5
 4ec:	5f43324c 	svcpl	0x0043324c
 4f0:	61656c43 	cmnvs	r5, r3, asr #24
 4f4:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 4f8:	61766e49 	cmnvs	r6, r9, asr #28
 4fc:	6164696c 	cmnvs	r4, ip, ror #18
 500:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
 504:	6f430041 	svcvs	0x00430041
 508:	4f746547 	svcmi	0x00746547
 50c:	61655253 	cmnvs	r5, r3, asr r2
 510:	00415064 	subeq	r5, r1, r4, rrx
 514:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 518:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0xfffffa8c
 51c:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
 520:	41506574 	cmpmi	r0, r4, ror r5
 524:	456f4300 	strbmi	r4, [pc, #-768]!	; 22c <NOINT+0x16c>
 528:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 52c:	61434465 	cmpvs	r3, r5, ror #8
 530:	00656863 	rsbeq	r6, r5, r3, ror #16
 534:	54546f43 	ldrbpl	r6, [r4], #-3907	; 0xfffff0bd
 538:	5f746553 	svcpl	0x00746553
 53c:	324c314c 	subcc	r3, ip, #76, 2
 540:	61567500 	cmpvs	r6, r0, lsl #10
 544:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 548:	6f430074 	svcvs	0x00430074
 54c:	61736944 	cmnvs	r3, r4, asr #18
 550:	4c656c62 	stclmi	12, cr6, [r5], #-392	; 0xfffffe78
 554:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0xffffffce
 558:	63746566 	cmnvs	r4, #427819008	; 0x19800000
 55c:	6e694868 	cdpvs	8, 6, cr4, cr9, cr8, {3}
 560:	324c0074 	subcc	r0, ip, #116	; 0x74
 564:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 568:	5f6e6165 	svcpl	0x006e6165
 56c:	4c004150 	stfmis	f4, [r0], {80}	; 0x50
 570:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 574:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 578:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 57c:	6c415f65 	mcrrvs	15, 6, r5, r1, cr5
 580:	7461006c 	strbtvc	r0, [r1], #-108	; 0xffffff94
 584:	75007274 	strvc	r7, [r0, #-628]	; 0xfffffd8c
 588:	6e456156 	mcrvs	1, 2, r6, cr5, cr6, {2}
 58c:	6f430064 	svcvs	0x00430064
 590:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 594:	324c656c 	subcc	r6, ip, #108, 10	; 0x1b000000
 598:	66657250 			; <UNDEFINED> instruction: 0x66657250
 59c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
 5a0:	746e6948 	strbtvc	r6, [lr], #-2376	; 0xfffff6b8
 5a4:	43324c00 	teqmi	r2, #0, 24
 5a8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 5ac:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
 5b0:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
 5b4:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 5b8:	5f657461 	svcpl	0x00657461
 5bc:	43004156 	movwmi	r4, #342	; 0x156
 5c0:	656c436f 	strbvs	r4, [ip, #-879]!	; 0xfffffc91
 5c4:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
 5c8:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
 5cc:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 5d0:	44657461 	strbtmi	r7, [r5], #-1121	; 0xfffffb9f
 5d4:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 5d8:	646e4965 	strbtvs	r4, [lr], #-2405	; 0xfffff69b
 5dc:	43007865 	movwmi	r7, #2149	; 0x865
 5e0:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
 5e4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 5e8:	63614349 	cmnvs	r1, #603979777	; 0x24000001
 5ec:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 5f0:	445f4332 	ldrbmi	r4, [pc], #-818	; 5f8 <ABORT_STACK_SIZE+0x1f8>
 5f4:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 5f8:	6300656c 	movwvs	r6, #1388	; 0x56c
 5fc:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
 600:	6f430063 	svcvs	0x00430063
 604:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 608:	7242656c 	subvc	r6, r2, #108, 10	; 0x1b000000
 60c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 610:	64657250 	strbtvs	r7, [r5], #-592	; 0xfffffdb0
 614:	69746369 	ldmdbvs	r4!, {r0, r3, r5, r6, r8, r9, sp, lr}^
 618:	43006e6f 	movwmi	r6, #3695	; 0xe6f
 61c:	5354546f 	cmppl	r4, #1862270976	; 0x6f000000
 620:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
 624:	6f430031 	svcvs	0x00430031
 628:	61736944 	cmnvs	r3, r4, asr #18
 62c:	4d656c62 	stclmi	12, cr6, [r5, #-392]!	; 0xfffffe78
 630:	4300756d 	movwmi	r7, #1389	; 0x56d
 634:	7465536f 	strbtvc	r5, [r5], #-879	; 0xfffffc91
 638:	61425454 	cmpvs	r2, r4, asr r4
 63c:	4c006573 	cfstr32mi	mvfx6, [r0], {115}	; 0x73
 640:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 644:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 648:	7961575f 	stmdbvc	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 64c:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
 650:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
 654:	65527265 	ldrbvs	r7, [r2, #-613]	; 0xfffffd9b
 658:	41506461 	cmpmi	r0, r1, ror #8
 65c:	456f4300 	strbmi	r4, [pc, #-768]!	; 364 <NOINT+0x2a4>
 660:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 664:	756d4d65 	strbvc	r4, [sp, #-3429]!	; 0xfffff29b
 668:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 66c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 670:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 674:	69614d65 	stmdbvs	r1!, {r0, r2, r5, r6, r8, sl, fp, lr}^
 678:	626c546e 	rsbvs	r5, ip, #1845493760	; 0x6e000000
 67c:	43324c00 	teqmi	r2, #0, 24
 680:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 684:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
 688:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
 68c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 690:	5f657461 	svcpl	0x00657461
 694:	00796157 	rsbseq	r6, r9, r7, asr r1
 698:	53615075 	cmnpl	r1, #117	; 0x75
 69c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 6a0:	43324c00 	teqmi	r2, #0, 24
 6a4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 6a8:	535f6e61 	cmppl	pc, #1552	; 0x610
 6ac:	61577465 	cmpvs	r7, r5, ror #8
 6b0:	6f430079 	svcvs	0x00430079
 6b4:	61766e49 	cmnvs	r6, r9, asr #28
 6b8:	6164696c 	cmnvs	r4, ip, ror #18
 6bc:	43496574 	movtmi	r6, #38260	; 0x9574
 6c0:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 6c4:	536f4300 	cmnpl	pc, #0, 6
 6c8:	4d706f74 	ldclmi	15, cr6, [r0, #-464]!	; 0xfffffe30
 6cc:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 6d0:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 6d4:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 6d8:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 6dc:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 6e0:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 6e4:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 6e8:	41505f65 	cmpmi	r0, r5, ror #30
 6ec:	536f4300 	cmnpl	pc, #0, 6
 6f0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 6f4:	41756d4d 	cmnmi	r5, sp, asr #26
 6f8:	314c646e 	cmpcc	ip, lr, ror #8
 6fc:	6143324c 	cmpvs	r3, ip, asr #4
 700:	00656863 	rsbeq	r6, r5, r3, ror #16
 704:	5f43324c 	svcpl	0x0043324c
 708:	61766e49 	cmnvs	r6, r9, asr #28
 70c:	6164696c 	cmnvs	r4, ip, ror #18
 710:	575f6574 			; <UNDEFINED> instruction: 0x575f6574
 714:	4c007961 	stcmi	9, cr7, [r0], {97}	; 0x61
 718:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 71c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 720:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 724:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 728:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 72c:	6c415f65 	mcrrvs	15, 6, r5, r1, cr5
 730:	6553006c 	ldrbvs	r0, [r3, #-108]	; 0xffffff94
 734:	61725474 	cmnvs	r2, r4, ror r4
 738:	6154736e 	cmpvs	r4, lr, ror #6
 73c:	00656c62 	rsbeq	r6, r5, r2, ror #24
 740:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 744:	4d747261 	lfmmi	f7, 2, [r4, #-388]!	; 0xfffffe7c
 748:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 74c:	61434464 	cmpvs	r3, r4, ror #8
 750:	00656863 	rsbeq	r6, r5, r3, ror #16
 754:	5f43324c 	svcpl	0x0043324c
 758:	61656c43 	cmnvs	r5, r3, asr #24
 75c:	6c415f6e 	mcrrvs	15, 6, r5, r1, cr14
 760:	6f43006c 	svcvs	0x0043006c
 764:	61766e49 	cmnvs	r6, r9, asr #28
 768:	6164696c 	cmnvs	r4, ip, ror #18
 76c:	43446574 	movtmi	r6, #17780	; 0x4574
 770:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 774:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 778:	6f430078 	svcvs	0x00430078
 77c:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0xfffffaad
 780:	69616d6f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, sp, lr}^
 784:	6f43006e 	svcvs	0x0043006e
 788:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 78c:	4349656c 	movtmi	r6, #38252	; 0x956c
 790:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 794:	43324c00 	teqmi	r2, #0, 24
 798:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
 79c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 7a0:	5f657461 	svcpl	0x00657461
 7a4:	43004156 	movwmi	r4, #342	; 0x156
 7a8:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 7ac:	7257534f 	subsvc	r5, r7, #1006632961	; 0x3c000001
 7b0:	50657469 	rsbpl	r7, r5, r9, ror #8
 7b4:	6f430041 	svcvs	0x00430041
 7b8:	61736944 	cmnvs	r3, r4, asr #18
 7bc:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
 7c0:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 7c4:	324c0065 	subcc	r0, ip, #101	; 0x65
 7c8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 7cc:	5f6e6165 	svcpl	0x006e6165
 7d0:	70004156 	andvc	r4, r0, r6, asr r1
 7d4:	006f6972 	rsbeq	r6, pc, r2, ror r9	; <UNPREDICTABLE>
 7d8:	49434349 	stmdbmi	r3, {r0, r3, r6, r8, r9, lr}^
 7dc:	47005241 	strmi	r5, [r0, -r1, asr #4]
 7e0:	535f4349 	cmppl	pc, #603979777	; 0x24000001
 7e4:	505f7465 	subspl	r7, pc, r5, ror #8
 7e8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
 7ec:	5f797469 	svcpl	0x00797469
 7f0:	6b73614d 	blvs	1cd8d2c <STACK_SIZE+0x14d8d2c>
 7f4:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
 7f8:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 7fc:	0064695f 	rsbeq	r6, r4, pc, asr r9
 800:	49434349 	stmdbmi	r3, {r0, r3, r6, r8, r9, lr}^
 804:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
 808:	53494443 	movtpl	r4, #37955	; 0x9443
 80c:	00305245 	eorseq	r5, r0, r5, asr #4
 810:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 814:	6e524543 	cdpvs	5, 5, cr4, cr2, cr3, {2}
 818:	43494700 	movtmi	r4, #38656	; 0x9700
 81c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 820:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 824:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 828:	505f7470 	subspl	r7, pc, r0, ror r4	; <UNPREDICTABLE>
 82c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
 830:	00797469 	rsbseq	r7, r9, r9, ror #8
 834:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 838:	30525043 	subscc	r5, r2, r3, asr #32
 83c:	43494700 	movtmi	r4, #38656	; 0x9700
 840:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 844:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 848:	445f7470 	ldrbmi	r7, [pc], #-1136	; 850 <ABORT_STACK_SIZE+0x450>
 84c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 850:	4700656c 	strmi	r6, [r0, -ip, ror #10]
 854:	535f4349 	cmppl	pc, #603979777	; 0x24000001
 858:	505f7465 	subspl	r7, pc, r5, ror #8
 85c:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
 860:	726f7373 	rsbvc	r7, pc, #-872415231	; 0xcc000001
 864:	7261545f 	rsbvc	r5, r1, #1593835520	; 0x5f000000
 868:	00746567 	rsbseq	r6, r4, r7, ror #10
 86c:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 870:	00305250 	eorseq	r5, r0, r0, asr r2
 874:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 878:	30525450 	subscc	r5, r2, r0, asr r4
 87c:	43434900 	movtmi	r4, #14592	; 0x3900
 880:	52494f45 	subpl	r4, r9, #276	; 0x114
 884:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
 888:	47006469 	strmi	r6, [r0, -r9, ror #8]
 88c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 890:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 894:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 898:	616e455f 	cmnvs	lr, pc, asr r5
 89c:	00656c62 	rsbeq	r6, r5, r2, ror #24
 8a0:	5f434947 	svcpl	0x00434947
 8a4:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 8a8:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
 8ac:	004b4341 	subeq	r4, fp, r1, asr #6
 8b0:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 8b4:	6e524553 	mrcvs	5, 2, r4, cr2, cr3, {2}
 8b8:	63696700 	cmnvs	r9, #0, 14
 8bc:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
 8c0:	43494443 	movtmi	r4, #37955	; 0x9443
 8c4:	00305245 	eorseq	r5, r0, r5, asr #4
 8c8:	5f434947 	svcpl	0x00434947
 8cc:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 8d0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
 8d4:	4947535f 	stmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
 8d8:	43434900 	movtmi	r4, #14592	; 0x3900
 8dc:	00524d50 	subseq	r4, r2, r0, asr sp
 8e0:	5f434947 	svcpl	0x00434947
 8e4:	74736944 	ldrbtvc	r6, [r3], #-2372	; 0xfffff6bc
 8e8:	75626972 	strbvc	r6, [r2, #-2418]!	; 0xfffff68e
 8ec:	5f726f74 	svcpl	0x00726f74
 8f0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 8f4:	6300656c 	movwvs	r6, #1388	; 0x56c
 8f8:	69627570 	stmdbvs	r2!, {r4, r5, r6, r8, sl, ip, sp, lr}^
 8fc:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
 900:	00646974 	rsbeq	r6, r4, r4, ror r9
 904:	65726174 	ldrbvs	r6, [r2, #-372]!	; 0xfffffe8c
 908:	69667467 	stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, ip, sp, lr}^
 90c:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
 910:	43494700 	movtmi	r4, #38656	; 0x9700
 914:	5550435f 	ldrbpl	r4, [r0, #-863]	; 0xfffffca1
 918:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 91c:	61667265 	cmnvs	r6, r5, ror #4
 920:	455f6563 	ldrbmi	r6, [pc, #-1379]	; 3c5 <NOINT+0x305>
 924:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 928:	634c0065 	movtvs	r0, #49253	; 0xc065
 92c:	75505f64 	ldrbvc	r5, [r0, #-3940]	; 0xfffff09c
 930:	48007374 	stmdami	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
 934:	61546e61 	cmpvs	r4, r1, ror #28
 938:	00656c62 	rsbeq	r6, r5, r2, ror #24
 93c:	57727241 	ldrbpl	r7, [r2, -r1, asr #4]!
 940:	6e496e69 	cdpvs	14, 4, cr6, cr9, cr9, {3}
 944:	61006f66 	tstvs	r0, r6, ror #30
 948:	00667362 	rsbeq	r7, r6, r2, ror #6
 94c:	676e6f6a 	strbvs	r6, [lr, -sl, ror #30]!
 950:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 954:	6172445f 	cmnvs	r2, pc, asr r4
 958:	61425f77 	hvcvs	9719	; 0x25f7
 95c:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
 960:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
 964:	70737600 	rsbsvc	r7, r3, r0, lsl #12
 968:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 96c:	634c0066 	movtvs	r0, #49254	; 0xc066
 970:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
 974:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 978:	006c6578 	rsbeq	r6, ip, r8, ror r5
 97c:	5f64634c 	svcpl	0x0064634c
 980:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 984:	616d495f 	cmnvs	sp, pc, asr r9
 988:	67006567 	strvs	r6, [r0, -r7, ror #10]
 98c:	68706172 	ldmdavs	r0!, {r1, r4, r5, r6, r8, sp, lr}^
 990:	2e736369 	cdpcs	3, 7, cr6, cr3, cr9, {3}
 994:	634c0063 	movtvs	r0, #49251	; 0xc063
 998:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 99c:	535f7761 	cmppl	pc, #25427968	; 0x1840000
 9a0:	4b434154 	blmi	10d0ef8 <STACK_SIZE+0x8d0ef8>
 9a4:	6f686300 	svcvs	0x00686300
 9a8:	69620032 	stmdbvs	r2!, {r1, r4, r5}^
 9ac:	73616d74 	cmnvc	r1, #116, 26	; 0x1d00
 9b0:	6c5f006b 	mrrcvs	0, 6, r0, pc, cr11	; <UNPREDICTABLE>
 9b4:	00747361 	rsbseq	r7, r4, r1, ror #6
 9b8:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 9bc:	634c7000 	movtvs	r7, #49152	; 0xc000
 9c0:	00624664 	rsbeq	r4, r2, r4, ror #12
 9c4:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
 9c8:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 9cc:	5f63756e 	svcpl	0x0063756e
 9d0:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 9d4:	00747369 	rsbseq	r7, r4, r9, ror #6
 9d8:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 9dc:	70007465 	andvc	r7, r0, r5, ror #8
 9e0:	5f656761 	svcpl	0x00656761
 9e4:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
 9e8:	65530068 	ldrbvs	r0, [r3, #-104]	; 0xffffff98
 9ec:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 9f0:	775f6465 	ldrbvc	r6, [pc, -r5, ror #8]
 9f4:	4c006e69 	stcmi	14, cr6, [r0], {105}	; 0x69
 9f8:	435f4443 	cmpmi	pc, #1124073472	; 0x43000000
 9fc:	6b636f6c 	blvs	18dc7b4 <STACK_SIZE+0x10dc7b4>
 a00:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 a04:	666f0074 			; <UNDEFINED> instruction: 0x666f0074
 a08:	69735f66 	ldmdbvs	r3!, {r1, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 a0c:	5f00657a 	svcpl	0x0000657a
 a10:	6464696d 	strbtvs	r6, [r4], #-2413	; 0xfffff693
 a14:	7300656c 	movwvc	r6, #1388	; 0x56c
 a18:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 a1c:	61640067 	cmnvs	r4, r7, rrx
 a20:	41006174 	tstmi	r0, r4, ror r1
 a24:	62467272 	subvs	r7, r6, #536870919	; 0x20000007
 a28:	006c6553 	rsbeq	r6, ip, r3, asr r5
 a2c:	70615f5f 	rsbvc	r5, r1, pc, asr pc
 a30:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a34:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 a38:	7869505f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 a3c:	4c006c65 	stcmi	12, cr6, [r0], {101}	; 0x65
 a40:	505f6463 	subspl	r6, pc, r3, ror #8
 a44:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 a48:	634c0066 	movtvs	r0, #49254	; 0xc066
 a4c:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
 a50:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 a54:	425f6f66 	subsmi	r6, pc, #408	; 0x198
 a58:	6800504d 	stmdavs	r0, {r0, r2, r3, r6, ip, lr}
 a5c:	68676965 	stmdavs	r7!, {r0, r2, r5, r6, r8, fp, sp, lr}^
 a60:	69440074 	stmdbvs	r4, {r2, r4, r5, r6}^
 a64:	616c7073 	smcvs	50947	; 0xc703
 a68:	72665f79 	rsbvc	r5, r6, #484	; 0x1e4
 a6c:	00656d61 	rsbeq	r6, r5, r1, ror #26
 a70:	5f64634c 	svcpl	0x0064634c
 a74:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 a78:	7261425f 	rsbvc	r4, r1, #-268435451	; 0xf0000005
 a7c:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a80:	6172445f 	cmnvs	r2, pc, asr r4
 a84:	694c5f77 	stmdbvs	ip, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 a88:	6200656e 	andvs	r6, r0, #461373440	; 0x1b800000
 a8c:	6c6f636b 	stclvs	3, cr6, [pc], #-428	; 8e8 <ABORT_STACK_SIZE+0x4e8>
 a90:	6500726f 	strvs	r7, [r0, #-623]	; 0xfffffd91
 a94:	7838676e 	ldmdavc	r8!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 a98:	66003631 			; <UNDEFINED> instruction: 0x66003631
 a9c:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
 aa0:	7400657a 	strvc	r6, [r0], #-1402	; 0xfffffa86
 aa4:	00706d65 	rsbseq	r6, r0, r5, ror #26
 aa8:	4377656e 	cmnmi	r7, #461373440	; 0x1b800000
 aac:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
 ab0:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
 ab4:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 ab8:	53007473 	movwpl	r7, #1139	; 0x473
 abc:	63656c65 	cmnvs	r5, #25856	; 0x6500
 ac0:	5f646574 	svcpl	0x00646574
 ac4:	6d617266 	sfmvs	f7, 2, [r1, #-408]!	; 0xfffffe68
 ac8:	634c0065 	movtvs	r0, #49253	; 0xc065
 acc:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 ad0:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 ad4:	465f504d 	ldrbmi	r5, [pc], -sp, asr #32
 ad8:	5f656c69 	svcpl	0x00656c69
 adc:	70623432 	rsbvc	r3, r2, r2, lsr r4
 ae0:	634c0070 	movtvs	r0, #49264	; 0xc070
 ae4:	6e455f64 	cdpvs	15, 4, cr5, cr5, cr4, {3}
 ae8:	75505f67 	ldrbvc	r5, [r0, #-3943]	; 0xfffff099
 aec:	00686374 	rsbeq	r6, r8, r4, ror r3
 af0:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 af4:	64750073 	ldrbtvs	r0, [r5], #-115	; 0xffffff8d
 af8:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 afc:	5f00665f 	svcpl	0x0000665f
 b00:	73726966 	cmnvc	r2, #1671168	; 0x198000
 b04:	61680074 	smcvs	32772	; 0x8004
 b08:	7836316e 	ldmdavc	r6!, {r1, r2, r3, r5, r6, r8, ip, sp}
 b0c:	4c003631 	stcmi	6, cr3, [r0], {49}	; 0x31
 b10:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 b14:	505f7465 	subspl	r7, pc, r5, ror #8
 b18:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 b1c:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
 b20:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 b24:	756f6400 	strbvc	r6, [pc, #-1024]!	; 72c <ABORT_STACK_SIZE+0x32c>
 b28:	00656c62 	rsbeq	r6, r5, r2, ror #24
 b2c:	5f64634c 	svcpl	0x0064634c
 b30:	5f6e6148 	svcpl	0x006e6148
 b34:	63747550 	cmnvs	r4, #80, 10	; 0x14000000
 b38:	654b0068 	strbvs	r0, [fp, #-104]	; 0xffffff98
 b3c:	65475f79 	strbvs	r5, [r7, #-3961]	; 0xfffff087
 b40:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 b44:	72505f79 	subsvc	r5, r0, #484	; 0x1e4
 b48:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 b4c:	654b0064 	strbvs	r0, [fp, #-100]	; 0xffffff9c
 b50:	53495f79 	movtpl	r5, #40825	; 0x9f79
 b54:	6e495f52 	mcrvs	15, 2, r5, cr9, cr2, {2}
 b58:	6b007469 	blvs	1dd04 <IRQ_STACK_SIZE+0x15d04>
 b5c:	632e7965 	teqvs	lr, #1654784	; 0x194000
 b60:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 b64:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 b68:	616e455f 	cmnvs	lr, pc, asr r5
 b6c:	00656c62 	rsbeq	r6, r5, r2, ror #24
 b70:	5f44454c 	svcpl	0x0044454c
 b74:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 b78:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
 b7c:	4d00632e 	stcmi	3, cr6, [r0, #-184]	; 0xffffff48
 b80:	006e6961 	rsbeq	r6, lr, r1, ror #18
 b84:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 b88:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 b8c:	6d007469 	cfstrsvs	mvf7, [r0, #-420]	; 0xfffffe5c
 b90:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
 b94:	70410063 	subvc	r0, r1, r3, rrx
 b98:	65525f70 	ldrbvs	r5, [r2, #-3952]	; 0xfffff090
 b9c:	73006461 	movwvc	r6, #1121	; 0x461
 ba0:	6f746365 	svcvs	0x00746365
 ba4:	44530072 	ldrbmi	r0, [r3], #-114	; 0xffffff8e
 ba8:	6165525f 	cmnvs	r5, pc, asr r2
 bac:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 bb0:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 bb4:	6e755200 	cdpvs	2, 7, cr5, cr5, cr0, {0}
 bb8:	7070415f 	rsbsvc	r4, r0, pc, asr r1
 bbc:	62735f00 	rsbsvs	r5, r3, #0, 30
 bc0:	47006b72 	smlsdxmi	r0, r2, fp, r6
 bc4:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 bc8:	5f706165 	svcpl	0x00706165
 bcc:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 bd0:	65470074 	strbvs	r0, [r7, #-116]	; 0xffffff8c
 bd4:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 bd8:	5f6b6361 	svcpl	0x006b6361
 bdc:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 be0:	75720074 	ldrbvc	r0, [r2, #-116]!	; 0xffffff8c
 be4:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
 be8:	00632e65 	rsbeq	r2, r3, r5, ror #28
 bec:	70616568 	rsbvc	r6, r1, r8, ror #10
 bf0:	64616300 	strbtvs	r6, [r1], #-768	; 0xfffffd00
 bf4:	745f7264 	ldrbvc	r7, [pc], #-612	; bfc <ABORT_STACK_SIZE+0x7fc>
 bf8:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
 bfc:	6174535f 	cmnvs	r4, pc, asr r3
 c00:	425f6b63 	subsmi	r6, pc, #101376	; 0x18c00
 c04:	00657361 	rsbeq	r7, r5, r1, ror #6
 c08:	76657270 			; <UNDEFINED> instruction: 0x76657270
 c0c:	70616548 	rsbvc	r6, r1, r8, asr #10
 c10:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
 c14:	61654874 	smcvs	21636	; 0x5484
 c18:	65470070 	strbvs	r0, [r7, #-112]	; 0xffffff90
 c1c:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
 c20:	425f7061 	subsmi	r7, pc, #97	; 0x61
 c24:	00657361 	rsbeq	r7, r5, r1, ror #6
 c28:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 c2c:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 c30:	5f5f5449 	svcpl	0x005f5449
 c34:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c38:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 c3c:	53003044 	movwpl	r3, #68	; 0x44
 c40:	5f434844 	svcpl	0x00434844
 c44:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 c48:	74535f6b 	ldrbvc	r5, [r3], #-3947	; 0xfffff095
 c4c:	5300706f 	movwpl	r7, #111	; 0x6f
 c50:	5f434844 	svcpl	0x00434844
 c54:	32444d43 	subcc	r4, r4, #4288	; 0x10c0
 c58:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c5c:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 c60:	53003344 	movwpl	r3, #836	; 0x344
 c64:	5f434844 	svcpl	0x00434844
 c68:	37444d43 	strbcc	r4, [r4, -r3, asr #26]
 c6c:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c70:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 c74:	53003844 	movwpl	r3, #2116	; 0x844
 c78:	5f434844 	svcpl	0x00434844
 c7c:	5f525349 	svcpl	0x00525349
 c80:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 c84:	5300656c 	movwpl	r6, #1388	; 0x56c
 c88:	5f434844 	svcpl	0x00434844
 c8c:	50737542 	rsbspl	r7, r3, r2, asr #10
 c90:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 c94:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 c98:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; ad0 <ABORT_STACK_SIZE+0x6d0>
 c9c:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 ca0:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 ca4:	00353544 	eorseq	r3, r5, r4, asr #10
 ca8:	5f706d74 	svcpl	0x00706d74
 cac:	61706163 	cmnvs	r0, r3, ror #2
 cb0:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
 cb4:	00632e63 	rsbeq	r2, r3, r3, ror #28
 cb8:	43484453 	movtmi	r4, #33875	; 0x8453
 cbc:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
 cc0:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 cc4:	53007469 	movwpl	r7, #1129	; 0x469
 cc8:	72575f44 	subsvc	r5, r7, #68, 30	; 0x110
 ccc:	5f657469 	svcpl	0x00657469
 cd0:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
 cd4:	5300726f 	movwpl	r7, #623	; 0x26f
 cd8:	5f434844 	svcpl	0x00434844
 cdc:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 ce0:	53003134 	movwpl	r3, #308	; 0x134
 ce4:	5f434844 	svcpl	0x00434844
 ce8:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 cec:	62345f36 	eorsvs	r5, r4, #54, 30	; 0xd8
 cf0:	73007469 	movwvc	r7, #1129	; 0x469
 cf4:	63725f64 	cmnvs	r2, #100, 30	; 0x190
 cf8:	44530061 	ldrbmi	r0, [r3], #-97	; 0xffffff9f
 cfc:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 d00:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 d04:	61445f65 	cmpvs	r4, r5, ror #30
 d08:	69575f74 	ldmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 d0c:	5f687464 	svcpl	0x00687464
 d10:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
 d14:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d18:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 d1c:	5f6b636f 	svcpl	0x006b636f
 d20:	70707553 	rsbsvc	r7, r0, r3, asr r5
 d24:	5300796c 	movwpl	r7, #2412	; 0x96c
 d28:	5f434844 	svcpl	0x00434844
 d2c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 d30:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
 d34:	0072775f 	rsbseq	r7, r2, pc, asr r7
 d38:	5f667562 	svcpl	0x00667562
 d3c:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 d40:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d44:	61435f43 	cmpvs	r3, r3, asr #30
 d48:	495f6472 	ldmdbmi	pc, {r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 d4c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 d50:	6d69746d 	cfstrdvs	mvd7, [r9, #-436]!	; 0xfffffe4c
 d54:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
 d58:	3072656d 	rsbscc	r6, r2, sp, ror #10
 d5c:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 d60:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
 d64:	54007961 	strpl	r7, [r0], #-2401	; 0xfffff69f
 d68:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 d6c:	65445f30 	strbvs	r5, [r4, #-3888]	; 0xfffff0d0
 d70:	0079616c 	rsbseq	r6, r9, ip, ror #2
 d74:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 d78:	00632e72 	rsbeq	r2, r3, r2, ror lr
 d7c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 d80:	6400745f 	strvs	r7, [r0], #-1119	; 0xfffffba1
 d84:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 d88:	72615500 	rsbvc	r5, r1, #0, 10
 d8c:	535f3174 	cmppl	pc, #116, 2
 d90:	5f646e65 	svcpl	0x00646e65
 d94:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
 d98:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 d9c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 da0:	61550063 	cmpvs	r5, r3, rrx
 da4:	5f317472 	svcpl	0x00317472
 da8:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
 dac:	7479425f 	ldrbtvc	r4, [r9], #-607	; 0xfffffda1
 db0:	74730065 	ldrbtvc	r0, [r3], #-101	; 0xffffff9b
 db4:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
 db8:	635f5f00 	cmpvs	pc, #0, 30
 dbc:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 dc0:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
 dc4:	62005f5f 	andvs	r5, r0, #380	; 0x17c
 dc8:	00647561 	rsbeq	r7, r4, r1, ror #10
 dcc:	69645f75 	stmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 dd0:	616c0076 	smcvs	49158	; 0xc006
 dd4:	6e497473 	mcrvs	4, 2, r7, cr9, cr3, {3}
 dd8:	00786564 	rsbseq	r6, r8, r4, ror #10
 ddc:	756e696d 	strbvc	r6, [lr, #-2413]!	; 0xfffff693
 de0:	61620073 	smcvs	8195	; 0x2003
 de4:	61006573 	tstvs	r0, r3, ror r5
 de8:	00696f74 	rsbeq	r6, r9, r4, ror pc
 dec:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 df0:	0032676e 	eorseq	r6, r2, lr, ror #14
 df4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 df8:	53495f31 	movtpl	r5, #40753	; 0x9f31
 dfc:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
 e00:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 e04:	72615500 	rsbvc	r5, r1, #0, 10
 e08:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 e0c:	74537465 	ldrbvc	r7, [r3], #-1125	; 0xfffffb9b
 e10:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 e14:	73657200 	cmnvc	r5, #0, 4
 e18:	00746c75 	rsbseq	r6, r4, r5, ror ip

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	4000019c 	mulmi	r0, ip, r1
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	00000024 	andeq	r0, r0, r4, lsr #32
      3c:	00000000 	andeq	r0, r0, r0
      40:	400001c8 	andmi	r0, r0, r8, asr #3
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      4c:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
      50:	01830282 	orreq	r0, r3, r2, lsl #5
      54:	078d088b 	streq	r0, [sp, fp, lsl #17]
      58:	0c42068e 	mcrreq	6, 8, r0, r2, cr14
      5c:	0000140b 	andeq	r1, r0, fp, lsl #8
      60:	00000024 	andeq	r0, r0, r4, lsr #32
      64:	00000000 	andeq	r0, r0, r0
      68:	400001e8 	andmi	r0, r0, r8, ror #3
      6c:	000000f8 	strdeq	r0, [r0], -r8
      70:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      74:	07810880 	streq	r0, [r1, r0, lsl #17]
      78:	05830682 	streq	r0, [r3, #1666]	; 0x682
      7c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      80:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      84:	0000040b 	andeq	r0, r0, fp, lsl #8
      88:	00000028 	andeq	r0, r0, r8, lsr #32
      8c:	00000000 	andeq	r0, r0, r0
      90:	400002e0 	andmi	r0, r0, r0, ror #5
      94:	0000005c 	andeq	r0, r0, ip, asr r0
      98:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      9c:	09810a80 	stmibeq	r1, {r7, r9, fp}
      a0:	07830882 	streq	r0, [r3, r2, lsl #17]
      a4:	05850684 	streq	r0, [r5, #1668]	; 0x684
      a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      ac:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      b0:	0000040b 	andeq	r0, r0, fp, lsl #8
      b4:	00000024 	andeq	r0, r0, r4, lsr #32
      b8:	00000000 	andeq	r0, r0, r0
      bc:	4000033c 	andmi	r0, r0, ip, lsr r3
      c0:	00000050 	andeq	r0, r0, r0, asr r0
      c4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      c8:	07810880 	streq	r0, [r1, r0, lsl #17]
      cc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      d4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      d8:	0000040b 	andeq	r0, r0, fp, lsl #8
      dc:	00000024 	andeq	r0, r0, r4, lsr #32
      e0:	00000000 	andeq	r0, r0, r0
      e4:	4000038c 	andmi	r0, r0, ip, lsl #7
      e8:	00000050 	andeq	r0, r0, r0, asr r0
      ec:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      f0:	07810880 	streq	r0, [r1, r0, lsl #17]
      f4:	05830682 	streq	r0, [r3, #1666]	; 0x682
      f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      fc:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     100:	0000040b 	andeq	r0, r0, fp, lsl #8
     104:	00000028 	andeq	r0, r0, r8, lsr #32
     108:	00000000 	andeq	r0, r0, r0
     10c:	400003dc 	ldrdmi	r0, [r0], -ip
     110:	0000007c 	andeq	r0, r0, ip, ror r0
     114:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     118:	09810a80 	stmibeq	r1, {r7, r9, fp}
     11c:	07830882 	streq	r0, [r3, r2, lsl #17]
     120:	05850684 	streq	r0, [r5, #1668]	; 0x684
     124:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     128:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     12c:	0000040b 	andeq	r0, r0, fp, lsl #8
     130:	0000001c 	andeq	r0, r0, ip, lsl r0
     134:	00000000 	andeq	r0, r0, r0
     138:	40000458 	andmi	r0, r0, r8, asr r4
     13c:	00000024 	andeq	r0, r0, r4, lsr #32
     140:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     144:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     148:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     14c:	0000040b 	andeq	r0, r0, fp, lsl #8
     150:	0000001c 	andeq	r0, r0, ip, lsl r0
     154:	00000000 	andeq	r0, r0, r0
     158:	4000047c 	andmi	r0, r0, ip, ror r4
     15c:	00000024 	andeq	r0, r0, r4, lsr #32
     160:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     164:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     168:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     16c:	0000040b 	andeq	r0, r0, fp, lsl #8
     170:	0000001c 	andeq	r0, r0, ip, lsl r0
     174:	00000000 	andeq	r0, r0, r0
     178:	400004a0 	andmi	r0, r0, r0, lsr #9
     17c:	00000024 	andeq	r0, r0, r4, lsr #32
     180:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     184:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     188:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     18c:	0000040b 	andeq	r0, r0, fp, lsl #8
     190:	0000000c 	andeq	r0, r0, ip
     194:	00000000 	andeq	r0, r0, r0
     198:	400004c4 	andmi	r0, r0, r4, asr #9
     19c:	00000004 	andeq	r0, r0, r4
     1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	400004c8 	andmi	r0, r0, r8, asr #9
     1ac:	00000024 	andeq	r0, r0, r4, lsr #32
     1b0:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     1b4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1b8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1bc:	0000040b 	andeq	r0, r0, fp, lsl #8
     1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	400004ec 	andmi	r0, r0, ip, ror #9
     1cc:	00000024 	andeq	r0, r0, r4, lsr #32
     1d0:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     1d4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1d8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1dc:	0000040b 	andeq	r0, r0, fp, lsl #8
     1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	40000510 	andmi	r0, r0, r0, lsl r5
     1ec:	00000024 	andeq	r0, r0, r4, lsr #32
     1f0:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     1f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1f8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     200:	00000024 	andeq	r0, r0, r4, lsr #32
     204:	00000000 	andeq	r0, r0, r0
     208:	40000534 	andmi	r0, r0, r4, lsr r5
     20c:	0000003c 	andeq	r0, r0, ip, lsr r0
     210:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     214:	07840883 	streq	r0, [r4, r3, lsl #17]
     218:	05860685 	streq	r0, [r6, #1669]	; 0x685
     21c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     220:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
     224:	0000040b 	andeq	r0, r0, fp, lsl #8
     228:	00000020 	andeq	r0, r0, r0, lsr #32
     22c:	00000000 	andeq	r0, r0, r0
     230:	40000570 	andmi	r0, r0, r0, ror r5
     234:	0000002c 	andeq	r0, r0, ip, lsr #32
     238:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     23c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     240:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     244:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     248:	0000040b 	andeq	r0, r0, fp, lsl #8
     24c:	0000001c 	andeq	r0, r0, ip, lsl r0
     250:	00000000 	andeq	r0, r0, r0
     254:	4000059c 	mulmi	r0, ip, r5
     258:	00000024 	andeq	r0, r0, r4, lsr #32
     25c:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     260:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     264:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     268:	0000040b 	andeq	r0, r0, fp, lsl #8
     26c:	00000020 	andeq	r0, r0, r0, lsr #32
     270:	00000000 	andeq	r0, r0, r0
     274:	400005c0 	andmi	r0, r0, r0, asr #11
     278:	00000034 	andeq	r0, r0, r4, lsr r0
     27c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     280:	05850684 	streq	r0, [r5, #1668]	; 0x684
     284:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     288:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     28c:	0000040b 	andeq	r0, r0, fp, lsl #8
     290:	00000020 	andeq	r0, r0, r0, lsr #32
     294:	00000000 	andeq	r0, r0, r0
     298:	400005f4 	strdmi	r0, [r0], -r4
     29c:	00000034 	andeq	r0, r0, r4, lsr r0
     2a0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2a4:	05850684 	streq	r0, [r5, #1668]	; 0x684
     2a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2ac:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     2b0:	0000040b 	andeq	r0, r0, fp, lsl #8
     2b4:	0000000c 	andeq	r0, r0, ip
     2b8:	00000000 	andeq	r0, r0, r0
     2bc:	40000628 	andmi	r0, r0, r8, lsr #12
     2c0:	00000004 	andeq	r0, r0, r4
     2c4:	00000020 	andeq	r0, r0, r0, lsr #32
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	4000062c 	andmi	r0, r0, ip, lsr #12
     2d0:	00000038 	andeq	r0, r0, r8, lsr r0
     2d4:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     2d8:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2dc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2e0:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
     2e4:	0000040b 	andeq	r0, r0, fp, lsl #8
     2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2ec:	00000000 	andeq	r0, r0, r0
     2f0:	40000664 	andmi	r0, r0, r4, ror #12
     2f4:	00000074 	andeq	r0, r0, r4, ror r0
     2f8:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     2fc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     300:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     304:	0000040b 	andeq	r0, r0, fp, lsl #8
     308:	0000001c 	andeq	r0, r0, ip, lsl r0
     30c:	00000000 	andeq	r0, r0, r0
     310:	400006d8 	ldrdmi	r0, [r0], -r8
     314:	00000060 	andeq	r0, r0, r0, rrx
     318:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     31c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     320:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     324:	0000040b 	andeq	r0, r0, fp, lsl #8
     328:	0000000c 	andeq	r0, r0, ip
     32c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     330:	7c020001 	stcvc	0, cr0, [r2], {1}
     334:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     338:	00000028 	andeq	r0, r0, r8, lsr #32
     33c:	00000328 	andeq	r0, r0, r8, lsr #6
     340:	40000738 	andmi	r0, r0, r8, lsr r7
     344:	00000844 	andeq	r0, r0, r4, asr #16
     348:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     34c:	0a850b84 	beq	fe143164 <IRQ_STACK_BASE+0xba143164>
     350:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     354:	06890788 	streq	r0, [r9], r8, lsl #15
     358:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     35c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     360:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     364:	00000020 	andeq	r0, r0, r0, lsr #32
     368:	00000328 	andeq	r0, r0, r8, lsr #6
     36c:	40000f7c 	andmi	r0, r0, ip, ror pc
     370:	00000080 	andeq	r0, r0, r0, lsl #1
     374:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     378:	05840683 	streq	r0, [r4, #1667]	; 0x683
     37c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     380:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     384:	0000040b 	andeq	r0, r0, fp, lsl #8
     388:	00000020 	andeq	r0, r0, r0, lsr #32
     38c:	00000328 	andeq	r0, r0, r8, lsr #6
     390:	40000ffc 	strdmi	r0, [r0], -ip
     394:	00000088 	andeq	r0, r0, r8, lsl #1
     398:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     39c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     3a0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3a4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3a8:	0000040b 	andeq	r0, r0, fp, lsl #8
     3ac:	00000020 	andeq	r0, r0, r0, lsr #32
     3b0:	00000328 	andeq	r0, r0, r8, lsr #6
     3b4:	40001084 	andmi	r1, r0, r4, lsl #1
     3b8:	00000088 	andeq	r0, r0, r8, lsl #1
     3bc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3c0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     3c4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3c8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3cc:	0000040b 	andeq	r0, r0, fp, lsl #8
     3d0:	00000020 	andeq	r0, r0, r0, lsr #32
     3d4:	00000328 	andeq	r0, r0, r8, lsr #6
     3d8:	4000110c 	andmi	r1, r0, ip, lsl #2
     3dc:	00000088 	andeq	r0, r0, r8, lsl #1
     3e0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3e4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     3e8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3ec:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3f0:	0000040b 	andeq	r0, r0, fp, lsl #8
     3f4:	0000001c 	andeq	r0, r0, ip, lsl r0
     3f8:	00000328 	andeq	r0, r0, r8, lsr #6
     3fc:	40001194 	mulmi	r0, r4, r1
     400:	0000005c 	andeq	r0, r0, ip, asr r0
     404:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     408:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     40c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     410:	0000040b 	andeq	r0, r0, fp, lsl #8
     414:	0000001c 	andeq	r0, r0, ip, lsl r0
     418:	00000328 	andeq	r0, r0, r8, lsr #6
     41c:	400011f0 	strdmi	r1, [r0], -r0
     420:	0000002c 	andeq	r0, r0, ip, lsr #32
     424:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     428:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     42c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     430:	0000040b 	andeq	r0, r0, fp, lsl #8
     434:	0000000c 	andeq	r0, r0, ip
     438:	00000328 	andeq	r0, r0, r8, lsr #6
     43c:	4000121c 	andmi	r1, r0, ip, lsl r2
     440:	00000030 	andeq	r0, r0, r0, lsr r0
     444:	0000000c 	andeq	r0, r0, ip
     448:	00000328 	andeq	r0, r0, r8, lsr #6
     44c:	4000124c 	andmi	r1, r0, ip, asr #4
     450:	0000001c 	andeq	r0, r0, ip, lsl r0
     454:	0000000c 	andeq	r0, r0, ip
     458:	00000328 	andeq	r0, r0, r8, lsr #6
     45c:	40001268 	andmi	r1, r0, r8, ror #4
     460:	00000034 	andeq	r0, r0, r4, lsr r0
     464:	0000000c 	andeq	r0, r0, ip
     468:	00000328 	andeq	r0, r0, r8, lsr #6
     46c:	4000129c 	mulmi	r0, ip, r2
     470:	00000030 	andeq	r0, r0, r0, lsr r0
     474:	0000000c 	andeq	r0, r0, ip
     478:	00000328 	andeq	r0, r0, r8, lsr #6
     47c:	400012cc 	andmi	r1, r0, ip, asr #5
     480:	0000001c 	andeq	r0, r0, ip, lsl r0
     484:	0000000c 	andeq	r0, r0, ip
     488:	00000328 	andeq	r0, r0, r8, lsr #6
     48c:	400012e8 	andmi	r1, r0, r8, ror #5
     490:	00000020 	andeq	r0, r0, r0, lsr #32
     494:	0000000c 	andeq	r0, r0, ip
     498:	00000328 	andeq	r0, r0, r8, lsr #6
     49c:	40001308 	andmi	r1, r0, r8, lsl #6
     4a0:	00000034 	andeq	r0, r0, r4, lsr r0
     4a4:	0000000c 	andeq	r0, r0, ip
     4a8:	00000328 	andeq	r0, r0, r8, lsr #6
     4ac:	4000133c 	andmi	r1, r0, ip, lsr r3
     4b0:	00000030 	andeq	r0, r0, r0, lsr r0
     4b4:	0000000c 	andeq	r0, r0, ip
     4b8:	00000328 	andeq	r0, r0, r8, lsr #6
     4bc:	4000136c 	andmi	r1, r0, ip, ror #6
     4c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     4c4:	0000000c 	andeq	r0, r0, ip
     4c8:	00000328 	andeq	r0, r0, r8, lsr #6
     4cc:	40001388 	andmi	r1, r0, r8, lsl #7
     4d0:	00000020 	andeq	r0, r0, r0, lsr #32
     4d4:	0000000c 	andeq	r0, r0, ip
     4d8:	00000328 	andeq	r0, r0, r8, lsr #6
     4dc:	400013a8 	andmi	r1, r0, r8, lsr #7
     4e0:	00000034 	andeq	r0, r0, r4, lsr r0
     4e4:	00000014 	andeq	r0, r0, r4, lsl r0
     4e8:	00000328 	andeq	r0, r0, r8, lsr #6
     4ec:	400013dc 	ldrdmi	r1, [r0], -ip
     4f0:	00000044 	andeq	r0, r0, r4, asr #32
     4f4:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     4f8:	00000001 	andeq	r0, r0, r1
     4fc:	00000024 	andeq	r0, r0, r4, lsr #32
     500:	00000328 	andeq	r0, r0, r8, lsr #6
     504:	40001420 	andmi	r1, r0, r0, lsr #8
     508:	000000a8 	andeq	r0, r0, r8, lsr #1
     50c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     510:	07840883 	streq	r0, [r4, r3, lsl #17]
     514:	05860685 	streq	r0, [r6, #1669]	; 0x685
     518:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     51c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     520:	0000040b 	andeq	r0, r0, fp, lsl #8
     524:	00000028 	andeq	r0, r0, r8, lsr #32
     528:	00000328 	andeq	r0, r0, r8, lsr #6
     52c:	400014c8 	andmi	r1, r0, r8, asr #9
     530:	000008dc 	ldrdeq	r0, [r0], -ip
     534:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     538:	0a850b84 	beq	fe143350 <IRQ_STACK_BASE+0xba143350>
     53c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     540:	06890788 	streq	r0, [r9], r8, lsl #15
     544:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     548:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     54c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     550:	00000024 	andeq	r0, r0, r4, lsr #32
     554:	00000328 	andeq	r0, r0, r8, lsr #6
     558:	40001da4 	andmi	r1, r0, r4, lsr #27
     55c:	000000e0 	andeq	r0, r0, r0, ror #1
     560:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     564:	07840883 	streq	r0, [r4, r3, lsl #17]
     568:	05860685 	streq	r0, [r6, #1669]	; 0x685
     56c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     570:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     574:	0000040b 	andeq	r0, r0, fp, lsl #8
     578:	00000024 	andeq	r0, r0, r4, lsr #32
     57c:	00000328 	andeq	r0, r0, r8, lsr #6
     580:	40001e84 	andmi	r1, r0, r4, lsl #29
     584:	000000f8 	strdeq	r0, [r0], -r8
     588:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     58c:	07840883 	streq	r0, [r4, r3, lsl #17]
     590:	05860685 	streq	r0, [r6, #1669]	; 0x685
     594:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     598:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     59c:	0000040b 	andeq	r0, r0, fp, lsl #8
     5a0:	0000000c 	andeq	r0, r0, ip
     5a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     5a8:	7c020001 	stcvc	0, cr0, [r2], {1}
     5ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     5b0:	0000000c 	andeq	r0, r0, ip
     5b4:	000005a0 	andeq	r0, r0, r0, lsr #11
     5b8:	40001f7c 	andmi	r1, r0, ip, ror pc
     5bc:	00000018 	andeq	r0, r0, r8, lsl r0
     5c0:	0000000c 	andeq	r0, r0, ip
     5c4:	000005a0 	andeq	r0, r0, r0, lsr #11
     5c8:	40001f94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
     5cc:	00000014 	andeq	r0, r0, r4, lsl r0
     5d0:	0000000c 	andeq	r0, r0, ip
     5d4:	000005a0 	andeq	r0, r0, r0, lsr #11
     5d8:	40001fa8 	andmi	r1, r0, r8, lsr #31
     5dc:	00000018 	andeq	r0, r0, r8, lsl r0
     5e0:	0000000c 	andeq	r0, r0, ip
     5e4:	000005a0 	andeq	r0, r0, r0, lsr #11
     5e8:	40001fc0 	andmi	r1, r0, r0, asr #31
     5ec:	0000004c 	andeq	r0, r0, ip, asr #32
     5f0:	0000000c 	andeq	r0, r0, ip
     5f4:	000005a0 	andeq	r0, r0, r0, lsr #11
     5f8:	4000200c 	andmi	r2, r0, ip
     5fc:	0000004c 	andeq	r0, r0, ip, asr #32
     600:	00000014 	andeq	r0, r0, r4, lsl r0
     604:	000005a0 	andeq	r0, r0, r0, lsr #11
     608:	40002058 	andmi	r2, r0, r8, asr r0
     60c:	00000084 	andeq	r0, r0, r4, lsl #1
     610:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     614:	00018502 	andeq	r8, r1, r2, lsl #10
     618:	00000014 	andeq	r0, r0, r4, lsl r0
     61c:	000005a0 	andeq	r0, r0, r0, lsr #11
     620:	400020dc 	ldrdmi	r2, [r0], -ip
     624:	0000008c 	andeq	r0, r0, ip, lsl #1
     628:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     62c:	00018502 	andeq	r8, r1, r2, lsl #10
     630:	0000000c 	andeq	r0, r0, ip
     634:	000005a0 	andeq	r0, r0, r0, lsr #11
     638:	40002168 	andmi	r2, r0, r8, ror #2
     63c:	00000048 	andeq	r0, r0, r8, asr #32
     640:	0000000c 	andeq	r0, r0, ip
     644:	000005a0 	andeq	r0, r0, r0, lsr #11
     648:	400021b0 			; <UNDEFINED> instruction: 0x400021b0
     64c:	0000001c 	andeq	r0, r0, ip, lsl r0
     650:	0000000c 	andeq	r0, r0, ip
     654:	000005a0 	andeq	r0, r0, r0, lsr #11
     658:	400021cc 	andmi	r2, r0, ip, asr #3
     65c:	00000018 	andeq	r0, r0, r8, lsl r0
     660:	0000000c 	andeq	r0, r0, ip
     664:	000005a0 	andeq	r0, r0, r0, lsr #11
     668:	400021e4 	andmi	r2, r0, r4, ror #3
     66c:	00000018 	andeq	r0, r0, r8, lsl r0
     670:	0000000c 	andeq	r0, r0, ip
     674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     678:	7c020001 	stcvc	0, cr0, [r2], {1}
     67c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     680:	00000028 	andeq	r0, r0, r8, lsr #32
     684:	00000670 	andeq	r0, r0, r0, ror r6
     688:	400021fc 	strdmi	r2, [r0], -ip
     68c:	000007c4 	andeq	r0, r0, r4, asr #15
     690:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     694:	0a850b84 	beq	fe1434ac <IRQ_STACK_BASE+0xba1434ac>
     698:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     69c:	06890788 	streq	r0, [r9], r8, lsl #15
     6a0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     6a4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     6a8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	00000670 	andeq	r0, r0, r0, ror r6
     6b4:	400029c0 	andmi	r2, r0, r0, asr #19
     6b8:	00000004 	andeq	r0, r0, r4
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	00000670 	andeq	r0, r0, r0, ror r6
     6c4:	400029c4 	andmi	r2, r0, r4, asr #19
     6c8:	00000068 	andeq	r0, r0, r8, rrx
     6cc:	0000001c 	andeq	r0, r0, ip, lsl r0
     6d0:	00000670 	andeq	r0, r0, r0, ror r6
     6d4:	40002a2c 	andmi	r2, r0, ip, lsr #20
     6d8:	000001c8 	andeq	r0, r0, r8, asr #3
     6dc:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     6e0:	86058506 	strhi	r8, [r5], -r6, lsl #10
     6e4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     6e8:	00018902 	andeq	r8, r1, r2, lsl #18
     6ec:	00000020 	andeq	r0, r0, r0, lsr #32
     6f0:	00000670 	andeq	r0, r0, r0, ror r6
     6f4:	40002bf4 	strdmi	r2, [r0], -r4
     6f8:	00000174 	andeq	r0, r0, r4, ror r1
     6fc:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     700:	86068507 	strhi	r8, [r6], -r7, lsl #10
     704:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     708:	8a028903 	bhi	a2b1c <IRQ_STACK_SIZE+0x9ab1c>
     70c:	280e6001 	stmdacs	lr, {r0, sp, lr}
     710:	00000020 	andeq	r0, r0, r0, lsr #32
     714:	00000670 	andeq	r0, r0, r0, ror r6
     718:	40002d68 	andmi	r2, r0, r8, ror #26
     71c:	0000017c 	andeq	r0, r0, ip, ror r1
     720:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     724:	86068507 	strhi	r8, [r6], -r7, lsl #10
     728:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     72c:	8a028903 	bhi	a2b40 <IRQ_STACK_SIZE+0x9ab40>
     730:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     734:	00000014 	andeq	r0, r0, r4, lsl r0
     738:	00000670 	andeq	r0, r0, r0, ror r6
     73c:	40002ee4 	andmi	r2, r0, r4, ror #29
     740:	00000030 	andeq	r0, r0, r0, lsr r0
     744:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     748:	00000001 	andeq	r0, r0, r1
     74c:	0000000c 	andeq	r0, r0, ip
     750:	00000670 	andeq	r0, r0, r0, ror r6
     754:	40002f14 	andmi	r2, r0, r4, lsl pc
     758:	00000028 	andeq	r0, r0, r8, lsr #32
     75c:	0000000c 	andeq	r0, r0, ip
     760:	00000670 	andeq	r0, r0, r0, ror r6
     764:	40002f3c 	andmi	r2, r0, ip, lsr pc
     768:	00000024 	andeq	r0, r0, r4, lsr #32
     76c:	00000018 	andeq	r0, r0, r8, lsl r0
     770:	00000670 	andeq	r0, r0, r0, ror r6
     774:	40002f60 	andmi	r2, r0, r0, ror #30
     778:	00000088 	andeq	r0, r0, r8, lsl #1
     77c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     780:	86028503 	strhi	r8, [r2], -r3, lsl #10
     784:	00000001 	andeq	r0, r0, r1
     788:	00000018 	andeq	r0, r0, r8, lsl r0
     78c:	00000670 	andeq	r0, r0, r0, ror r6
     790:	40002fe8 	andmi	r2, r0, r8, ror #31
     794:	00000088 	andeq	r0, r0, r8, lsl #1
     798:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     79c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     7a0:	00000001 	andeq	r0, r0, r1
     7a4:	0000000c 	andeq	r0, r0, ip
     7a8:	00000670 	andeq	r0, r0, r0, ror r6
     7ac:	40003070 	andmi	r3, r0, r0, ror r0
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	00000020 	andeq	r0, r0, r0, lsr #32
     7b8:	00000670 	andeq	r0, r0, r0, ror r6
     7bc:	40003084 	andmi	r3, r0, r4, lsl #1
     7c0:	000000a4 	andeq	r0, r0, r4, lsr #1
     7c4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     7c8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     7cc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     7d0:	8a028903 	bhi	a2be4 <IRQ_STACK_SIZE+0x9abe4>
     7d4:	300e4201 	andcc	r4, lr, r1, lsl #4
     7d8:	00000020 	andeq	r0, r0, r0, lsr #32
     7dc:	00000670 	andeq	r0, r0, r0, ror r6
     7e0:	40003128 	andmi	r3, r0, r8, lsr #2
     7e4:	0000008c 	andeq	r0, r0, ip, lsl #1
     7e8:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     7ec:	86068507 	strhi	r8, [r6], -r7, lsl #10
     7f0:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     7f4:	8a028903 	bhi	a2c08 <IRQ_STACK_SIZE+0x9ac08>
     7f8:	280e4201 	stmdacs	lr, {r0, r9, lr}
     7fc:	0000000c 	andeq	r0, r0, ip
     800:	00000670 	andeq	r0, r0, r0, ror r6
     804:	400031b4 			; <UNDEFINED> instruction: 0x400031b4
     808:	00000028 	andeq	r0, r0, r8, lsr #32
     80c:	0000000c 	andeq	r0, r0, ip
     810:	00000670 	andeq	r0, r0, r0, ror r6
     814:	400031dc 	ldrdmi	r3, [r0], -ip
     818:	00000034 	andeq	r0, r0, r4, lsr r0
     81c:	0000000c 	andeq	r0, r0, ip
     820:	00000670 	andeq	r0, r0, r0, ror r6
     824:	40003210 	andmi	r3, r0, r0, lsl r2
     828:	0000001c 	andeq	r0, r0, ip, lsl r0
     82c:	0000000c 	andeq	r0, r0, ip
     830:	00000670 	andeq	r0, r0, r0, ror r6
     834:	4000322c 	andmi	r3, r0, ip, lsr #4
     838:	00000024 	andeq	r0, r0, r4, lsr #32
     83c:	00000028 	andeq	r0, r0, r8, lsr #32
     840:	00000670 	andeq	r0, r0, r0, ror r6
     844:	40003250 	andmi	r3, r0, r0, asr r2
     848:	00000144 	andeq	r0, r0, r4, asr #2
     84c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     850:	0a850b84 	beq	fe143668 <IRQ_STACK_BASE+0xba143668>
     854:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     858:	06890788 	streq	r0, [r9], r8, lsl #15
     85c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     860:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     864:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     868:	00000020 	andeq	r0, r0, r0, lsr #32
     86c:	00000670 	andeq	r0, r0, r0, ror r6
     870:	40003394 	mulmi	r0, r4, r3
     874:	000003c8 	andeq	r0, r0, r8, asr #7
     878:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     87c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     880:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     884:	8a028903 	bhi	a2c98 <IRQ_STACK_SIZE+0x9ac98>
     888:	780e4201 	stmdavc	lr, {r0, r9, lr}
     88c:	00000020 	andeq	r0, r0, r0, lsr #32
     890:	00000670 	andeq	r0, r0, r0, ror r6
     894:	4000375c 	andmi	r3, r0, ip, asr r7
     898:	00000174 	andeq	r0, r0, r4, ror r1
     89c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     8a0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     8a4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     8a8:	8a028903 	bhi	a2cbc <IRQ_STACK_SIZE+0x9acbc>
     8ac:	680e4201 	stmdavs	lr, {r0, r9, lr}
     8b0:	00000028 	andeq	r0, r0, r8, lsr #32
     8b4:	00000670 	andeq	r0, r0, r0, ror r6
     8b8:	400038d0 	ldrdmi	r3, [r0], -r0
     8bc:	0000021c 	andeq	r0, r0, ip, lsl r2
     8c0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     8c4:	0a850b84 	beq	fe1436dc <IRQ_STACK_BASE+0xba1436dc>
     8c8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     8cc:	06890788 	streq	r0, [r9], r8, lsl #15
     8d0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     8d4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     8d8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     8e0:	00000670 	andeq	r0, r0, r0, ror r6
     8e4:	40003aec 	andmi	r3, r0, ip, ror #21
     8e8:	00000080 	andeq	r0, r0, r0, lsl #1
     8ec:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     8f0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     8f4:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     8f8:	00000001 	andeq	r0, r0, r1
     8fc:	00000014 	andeq	r0, r0, r4, lsl r0
     900:	00000670 	andeq	r0, r0, r0, ror r6
     904:	40003b6c 	andmi	r3, r0, ip, ror #22
     908:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     90c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     910:	00000001 	andeq	r0, r0, r1
     914:	00000028 	andeq	r0, r0, r8, lsr #32
     918:	00000670 	andeq	r0, r0, r0, ror r6
     91c:	40003d20 	andmi	r3, r0, r0, lsr #26
     920:	00000238 	andeq	r0, r0, r8, lsr r2
     924:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     928:	0a850b84 	beq	fe143740 <IRQ_STACK_BASE+0xba143740>
     92c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     930:	06890788 	streq	r0, [r9], r8, lsl #15
     934:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     938:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     93c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     940:	0000001c 	andeq	r0, r0, ip, lsl r0
     944:	00000670 	andeq	r0, r0, r0, ror r6
     948:	40003f58 	andmi	r3, r0, r8, asr pc
     94c:	0000004c 	andeq	r0, r0, ip, asr #32
     950:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     954:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     958:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     95c:	0000040b 	andeq	r0, r0, fp, lsl #8
     960:	0000000c 	andeq	r0, r0, ip
     964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     968:	7c020001 	stcvc	0, cr0, [r2], {1}
     96c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     970:	0000000c 	andeq	r0, r0, ip
     974:	00000960 	andeq	r0, r0, r0, ror #18
     978:	40003fa4 	andmi	r3, r0, r4, lsr #31
     97c:	00000014 	andeq	r0, r0, r4, lsl r0
     980:	0000000c 	andeq	r0, r0, ip
     984:	00000960 	andeq	r0, r0, r0, ror #18
     988:	40003fb8 			; <UNDEFINED> instruction: 0x40003fb8
     98c:	00000014 	andeq	r0, r0, r4, lsl r0
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000960 	andeq	r0, r0, r0, ror #18
     998:	40003fcc 	andmi	r3, r0, ip, asr #31
     99c:	00000018 	andeq	r0, r0, r8, lsl r0
     9a0:	0000000c 	andeq	r0, r0, ip
     9a4:	00000960 	andeq	r0, r0, r0, ror #18
     9a8:	40003fe4 	andmi	r3, r0, r4, ror #31
     9ac:	0000001c 	andeq	r0, r0, ip, lsl r0
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	00000960 	andeq	r0, r0, r0, ror #18
     9b8:	40004000 	andmi	r4, r0, r0
     9bc:	00000030 	andeq	r0, r0, r0, lsr r0
     9c0:	00000020 	andeq	r0, r0, r0, lsr #32
     9c4:	00000960 	andeq	r0, r0, r0, ror #18
     9c8:	40004030 	andmi	r4, r0, r0, lsr r0
     9cc:	000000a8 	andeq	r0, r0, r8, lsr #1
     9d0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     9d4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     9d8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     9dc:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     9e0:	0000040b 	andeq	r0, r0, fp, lsl #8
     9e4:	0000000c 	andeq	r0, r0, ip
     9e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     9f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9f4:	0000000c 	andeq	r0, r0, ip
     9f8:	000009e4 	andeq	r0, r0, r4, ror #19
     9fc:	400040d8 	ldrdmi	r4, [r0], -r8
     a00:	00000024 	andeq	r0, r0, r4, lsr #32
     a04:	0000000c 	andeq	r0, r0, ip
     a08:	000009e4 	andeq	r0, r0, r4, ror #19
     a0c:	400040fc 	strdmi	r4, [r0], -ip
     a10:	0000001c 	andeq	r0, r0, ip, lsl r0
     a14:	0000000c 	andeq	r0, r0, ip
     a18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a1c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a20:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a24:	00000024 	andeq	r0, r0, r4, lsr #32
     a28:	00000a14 	andeq	r0, r0, r4, lsl sl
     a2c:	40004118 	andmi	r4, r0, r8, lsl r1
     a30:	0000004c 	andeq	r0, r0, ip, asr #32
     a34:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     a38:	07840883 	streq	r0, [r4, r3, lsl #17]
     a3c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     a40:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a44:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     a48:	0000040b 	andeq	r0, r0, fp, lsl #8
     a4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     a50:	00000a14 	andeq	r0, r0, r4, lsl sl
     a54:	40004164 	andmi	r4, r0, r4, ror #2
     a58:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a5c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     a60:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a64:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     a68:	0000040b 	andeq	r0, r0, fp, lsl #8
     a6c:	0000000c 	andeq	r0, r0, ip
     a70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a74:	7c020001 	stcvc	0, cr0, [r2], {1}
     a78:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	00000a6c 	andeq	r0, r0, ip, ror #20
     a84:	40004254 	andmi	r4, r0, r4, asr r2
     a88:	0000004c 	andeq	r0, r0, ip, asr #32
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	00000a6c 	andeq	r0, r0, ip, ror #20
     a94:	400042a0 	andmi	r4, r0, r0, lsr #5
     a98:	00000008 	andeq	r0, r0, r8
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	00000a6c 	andeq	r0, r0, ip, ror #20
     aa4:	400042a8 	andmi	r4, r0, r8, lsr #5
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000a6c 	andeq	r0, r0, ip, ror #20
     ab4:	400042b4 			; <UNDEFINED> instruction: 0x400042b4
     ab8:	00000010 	andeq	r0, r0, r0, lsl r0
     abc:	0000000c 	andeq	r0, r0, ip
     ac0:	00000a6c 	andeq	r0, r0, ip, ror #20
     ac4:	400042c4 	andmi	r4, r0, r4, asr #5
     ac8:	0000000c 	andeq	r0, r0, ip
     acc:	00000010 	andeq	r0, r0, r0, lsl r0
     ad0:	00000a6c 	andeq	r0, r0, ip, ror #20
     ad4:	400042d0 	ldrdmi	r4, [r0], -r0
     ad8:	00000038 	andeq	r0, r0, r8, lsr r0
     adc:	00080e42 	andeq	r0, r8, r2, asr #28
     ae0:	0000000c 	andeq	r0, r0, ip
     ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ae8:	7c020001 	stcvc	0, cr0, [r2], {1}
     aec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     af0:	00000014 	andeq	r0, r0, r4, lsl r0
     af4:	00000ae0 	andeq	r0, r0, r0, ror #21
     af8:	40004308 	andmi	r4, r0, r8, lsl #6
     afc:	000000a8 	andeq	r0, r0, r8, lsr #1
     b00:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     b04:	00000001 	andeq	r0, r0, r1
     b08:	0000001c 	andeq	r0, r0, ip, lsl r0
     b0c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b10:	400043b0 			; <UNDEFINED> instruction: 0x400043b0
     b14:	00000310 	andeq	r0, r0, r0, lsl r3
     b18:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     b1c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     b20:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     b24:	00018902 	andeq	r8, r1, r2, lsl #18
     b28:	0000000c 	andeq	r0, r0, ip
     b2c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b30:	400046c0 	andmi	r4, r0, r0, asr #13
     b34:	00000040 	andeq	r0, r0, r0, asr #32
     b38:	0000000c 	andeq	r0, r0, ip
     b3c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b40:	40004700 	andmi	r4, r0, r0, lsl #14
     b44:	00000044 	andeq	r0, r0, r4, asr #32
     b48:	0000000c 	andeq	r0, r0, ip
     b4c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b50:	40004744 	andmi	r4, r0, r4, asr #14
     b54:	00000018 	andeq	r0, r0, r8, lsl r0
     b58:	0000000c 	andeq	r0, r0, ip
     b5c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b60:	4000475c 	andmi	r4, r0, ip, asr r7
     b64:	00000060 	andeq	r0, r0, r0, rrx
     b68:	0000000c 	andeq	r0, r0, ip
     b6c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b70:	400047bc 			; <UNDEFINED> instruction: 0x400047bc
     b74:	00000068 	andeq	r0, r0, r8, rrx
     b78:	0000000c 	andeq	r0, r0, ip
     b7c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b80:	40004824 	andmi	r4, r0, r4, lsr #16
     b84:	00000060 	andeq	r0, r0, r0, rrx
     b88:	0000000c 	andeq	r0, r0, ip
     b8c:	00000ae0 	andeq	r0, r0, r0, ror #21
     b90:	40004884 	andmi	r4, r0, r4, lsl #17
     b94:	000000bc 	strheq	r0, [r0], -ip
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	00000ae0 	andeq	r0, r0, r0, ror #21
     ba0:	40004940 	andmi	r4, r0, r0, asr #18
     ba4:	00000068 	andeq	r0, r0, r8, rrx
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	00000ae0 	andeq	r0, r0, r0, ror #21
     bb0:	400049a8 	andmi	r4, r0, r8, lsr #19
     bb4:	0000006c 	andeq	r0, r0, ip, rrx
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	00000ae0 	andeq	r0, r0, r0, ror #21
     bc0:	40004a14 	andmi	r4, r0, r4, lsl sl
     bc4:	00000088 	andeq	r0, r0, r8, lsl #1
     bc8:	0000000c 	andeq	r0, r0, ip
     bcc:	00000ae0 	andeq	r0, r0, r0, ror #21
     bd0:	40004a9c 	mulmi	r0, ip, sl
     bd4:	000000c0 	andeq	r0, r0, r0, asr #1
     bd8:	00000024 	andeq	r0, r0, r4, lsr #32
     bdc:	00000ae0 	andeq	r0, r0, r0, ror #21
     be0:	40004b5c 	andmi	r4, r0, ip, asr fp
     be4:	000000e0 	andeq	r0, r0, r0, ror #1
     be8:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     bec:	07840883 	streq	r0, [r4, r3, lsl #17]
     bf0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     bf4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     bf8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     bfc:	0000040b 	andeq	r0, r0, fp, lsl #8
     c00:	0000000c 	andeq	r0, r0, ip
     c04:	00000ae0 	andeq	r0, r0, r0, ror #21
     c08:	40004c3c 	andmi	r4, r0, ip, lsr ip
     c0c:	0000008c 	andeq	r0, r0, ip, lsl #1
     c10:	0000000c 	andeq	r0, r0, ip
     c14:	00000ae0 	andeq	r0, r0, r0, ror #21
     c18:	40004cc8 	andmi	r4, r0, r8, asr #25
     c1c:	000000cc 	andeq	r0, r0, ip, asr #1
     c20:	00000018 	andeq	r0, r0, r8, lsl r0
     c24:	00000ae0 	andeq	r0, r0, r0, ror #21
     c28:	40004d94 	mulmi	r0, r4, sp
     c2c:	00000110 	andeq	r0, r0, r0, lsl r1
     c30:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     c34:	86028503 	strhi	r8, [r2], -r3, lsl #10
     c38:	00000001 	andeq	r0, r0, r1
     c3c:	00000018 	andeq	r0, r0, r8, lsl r0
     c40:	00000ae0 	andeq	r0, r0, r0, ror #21
     c44:	40004ea4 	andmi	r4, r0, r4, lsr #29
     c48:	00000124 	andeq	r0, r0, r4, lsr #2
     c4c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     c50:	86028503 	strhi	r8, [r2], -r3, lsl #10
     c54:	00000001 	andeq	r0, r0, r1
     c58:	0000000c 	andeq	r0, r0, ip
     c5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c60:	7c020001 	stcvc	0, cr0, [r2], {1}
     c64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c68:	0000000c 	andeq	r0, r0, ip
     c6c:	00000c58 	andeq	r0, r0, r8, asr ip
     c70:	40004fc8 	andmi	r4, r0, r8, asr #31
     c74:	00000084 	andeq	r0, r0, r4, lsl #1
     c78:	0000001c 	andeq	r0, r0, ip, lsl r0
     c7c:	00000c58 	andeq	r0, r0, r8, asr ip
     c80:	4000504c 	andmi	r5, r0, ip, asr #32
     c84:	000000b8 	strheq	r0, [r0], -r8
     c88:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     c8c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c90:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     c94:	0000040b 	andeq	r0, r0, fp, lsl #8
     c98:	0000000c 	andeq	r0, r0, ip
     c9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ca0:	7c020001 	stcvc	0, cr0, [r2], {1}
     ca4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ca8:	00000018 	andeq	r0, r0, r8, lsl r0
     cac:	00000c98 	muleq	r0, r8, ip
     cb0:	40005108 	andmi	r5, r0, r8, lsl #2
     cb4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cb8:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     cbc:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     cc0:	0000100e 	andeq	r1, r0, lr
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	00000c98 	muleq	r0, r8, ip
     ccc:	400051d8 	ldrdmi	r5, [r0], -r8
     cd0:	00000054 	andeq	r0, r0, r4, asr r0
     cd4:	00000014 	andeq	r0, r0, r4, lsl r0
     cd8:	00000c98 	muleq	r0, r8, ip
     cdc:	4000522c 	andmi	r5, r0, ip, lsr #4
     ce0:	0000006c 	andeq	r0, r0, ip, rrx
     ce4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     ce8:	00000001 	andeq	r0, r0, r1
     cec:	00000024 	andeq	r0, r0, r4, lsr #32
     cf0:	00000c98 	muleq	r0, r8, ip
     cf4:	40005298 	mulmi	r0, r8, r2
     cf8:	00000098 	muleq	r0, r8, r0
     cfc:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     d00:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     d04:	01830282 	orreq	r0, r3, r2, lsl #5
     d08:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     d0c:	068e078d 	streq	r0, [lr], sp, lsl #15
     d10:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     d14:	0000000c 	andeq	r0, r0, ip
     d18:	00000c98 	muleq	r0, r8, ip
     d1c:	40005330 	andmi	r5, r0, r0, lsr r3
     d20:	00000028 	andeq	r0, r0, r8, lsr #32
     d24:	0000000c 	andeq	r0, r0, ip
     d28:	00000c98 	muleq	r0, r8, ip
     d2c:	40005358 	andmi	r5, r0, r8, asr r3
     d30:	0000001c 	andeq	r0, r0, ip, lsl r0
     d34:	00000024 	andeq	r0, r0, r4, lsr #32
     d38:	00000c98 	muleq	r0, r8, ip
     d3c:	40005374 	andmi	r5, r0, r4, ror r3
     d40:	000000cc 	andeq	r0, r0, ip, asr #1
     d44:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     d48:	07850884 	streq	r0, [r5, r4, lsl #17]
     d4c:	05870686 	streq	r0, [r7, #1670]	; 0x686
     d50:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d54:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     d58:	0000040b 	andeq	r0, r0, fp, lsl #8
     d5c:	00000024 	andeq	r0, r0, r4, lsr #32
     d60:	00000c98 	muleq	r0, r8, ip
     d64:	40005440 	andmi	r5, r0, r0, asr #8
     d68:	000000f8 	strdeq	r0, [r0], -r8
     d6c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     d70:	07850884 	streq	r0, [r5, r4, lsl #17]
     d74:	05870686 	streq	r0, [r7, #1670]	; 0x686
     d78:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d7c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     d80:	0000040b 	andeq	r0, r0, fp, lsl #8
     d84:	00000024 	andeq	r0, r0, r4, lsr #32
     d88:	00000c98 	muleq	r0, r8, ip
     d8c:	40005538 	andmi	r5, r0, r8, lsr r5
     d90:	000001fc 	strdeq	r0, [r0], -ip
     d94:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     d98:	07850884 	streq	r0, [r5, r4, lsl #17]
     d9c:	05870686 	streq	r0, [r7, #1670]	; 0x686
     da0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     da4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     da8:	0000040b 	andeq	r0, r0, fp, lsl #8
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     db4:	7c020001 	stcvc	0, cr0, [r2], {1}
     db8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dbc:	00000014 	andeq	r0, r0, r4, lsl r0
     dc0:	00000dac 	andeq	r0, r0, ip, lsr #27
     dc4:	40005cf4 	strdmi	r5, [r0], -r4
     dc8:	00000018 	andeq	r0, r0, r8, lsl r0
     dcc:	83080e42 	movwhi	r0, #36418	; 0x8e42
     dd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd4:	00000014 	andeq	r0, r0, r4, lsl r0
     dd8:	00000dac 	andeq	r0, r0, ip, lsr #27
     ddc:	40005d0c 	andmi	r5, r0, ip, lsl #26
     de0:	00000018 	andeq	r0, r0, r8, lsl r0
     de4:	83080e42 	movwhi	r0, #36418	; 0x8e42
     de8:	00018e02 	andeq	r8, r1, r2, lsl #28
     dec:	0000000c 	andeq	r0, r0, ip
     df0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     df4:	7c020001 	stcvc	0, cr0, [r2], {1}
     df8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dfc:	0000000c 	andeq	r0, r0, ip
     e00:	00000dec 	andeq	r0, r0, ip, ror #27
     e04:	40005d24 	andmi	r5, r0, r4, lsr #26
     e08:	00000060 	andeq	r0, r0, r0, rrx
     e0c:	0000000c 	andeq	r0, r0, ip
     e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e14:	7c020001 	stcvc	0, cr0, [r2], {1}
     e18:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e1c:	00000024 	andeq	r0, r0, r4, lsr #32
     e20:	00000e0c 	andeq	r0, r0, ip, lsl #28
     e24:	40005d84 	andmi	r5, r0, r4, lsl #27
     e28:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e2c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e30:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e34:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e38:	8a048905 	bhi	123254 <IRQ_STACK_SIZE+0x11b254>
     e3c:	8e028b03 	vmlahi.f64	d8, d2, d3
     e40:	380e4401 	stmdacc	lr, {r0, sl, lr}
     e44:	00000014 	andeq	r0, r0, r4, lsl r0
     e48:	00000e0c 	andeq	r0, r0, ip, lsl #28
     e4c:	40005f54 	andmi	r5, r0, r4, asr pc
     e50:	00000028 	andeq	r0, r0, r8, lsr #32
     e54:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     e58:	00000001 	andeq	r0, r0, r1
     e5c:	0000000c 	andeq	r0, r0, ip
     e60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e64:	7c020001 	stcvc	0, cr0, [r2], {1}
     e68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e6c:	00000018 	andeq	r0, r0, r8, lsl r0
     e70:	00000e5c 	andeq	r0, r0, ip, asr lr
     e74:	40005f7c 	andmi	r5, r0, ip, ror pc
     e78:	00000050 	andeq	r0, r0, r0, asr r0
     e7c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     e80:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     e84:	780e4201 	stmdavc	lr, {r0, r9, lr}
     e88:	00000014 	andeq	r0, r0, r4, lsl r0
     e8c:	00000e5c 	andeq	r0, r0, ip, asr lr
     e90:	40005fcc 	andmi	r5, r0, ip, asr #31
     e94:	00000028 	andeq	r0, r0, r8, lsr #32
     e98:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     e9c:	00000001 	andeq	r0, r0, r1
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ea8:	7c020001 	stcvc	0, cr0, [r2], {1}
     eac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eb0:	00000028 	andeq	r0, r0, r8, lsr #32
     eb4:	00000ea0 	andeq	r0, r0, r0, lsr #29
     eb8:	40005ff4 	strdmi	r5, [r0], -r4
     ebc:	00001f0c 	andeq	r1, r0, ip, lsl #30
     ec0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ec4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ec8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ecc:	8a048905 	bhi	1232e8 <IRQ_STACK_SIZE+0x11b2e8>
     ed0:	8e028b03 	vmlahi.f64	d8, d2, d3
     ed4:	b00e4201 	andlt	r4, lr, r1, lsl #4
     ed8:	00000002 	andeq	r0, r0, r2
     edc:	0000000c 	andeq	r0, r0, ip
     ee0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ee4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ee8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eec:	00000024 	andeq	r0, r0, r4, lsr #32
     ef0:	00000edc 	ldrdeq	r0, [r0], -ip
     ef4:	40007f00 	andmi	r7, r0, r0, lsl #30
     ef8:	000001e0 	andeq	r0, r0, r0, ror #3
     efc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f00:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f04:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f08:	8a048905 	bhi	123324 <IRQ_STACK_SIZE+0x11b324>
     f0c:	8e028b03 	vmlahi.f64	d8, d2, d3
     f10:	300e4a01 	andcc	r4, lr, r1, lsl #20
     f14:	00000028 	andeq	r0, r0, r8, lsr #32
     f18:	00000edc 	ldrdeq	r0, [r0], -ip
     f1c:	400080e0 	andmi	r8, r0, r0, ror #1
     f20:	000016f4 	strdeq	r1, [r0], -r4
     f24:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f28:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f2c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f30:	8a048905 	bhi	12334c <IRQ_STACK_SIZE+0x11b34c>
     f34:	8e028b03 	vmlahi.f64	d8, d2, d3
     f38:	980e4401 	stmdals	lr, {r0, sl, lr}
     f3c:	00000001 	andeq	r0, r0, r1
     f40:	0000000c 	andeq	r0, r0, ip
     f44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f48:	7c020001 	stcvc	0, cr0, [r2], {1}
     f4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f50:	00000014 	andeq	r0, r0, r4, lsl r0
     f54:	00000f40 	andeq	r0, r0, r0, asr #30
     f58:	400097d8 	ldrdmi	r9, [r0], -r8
     f5c:	00000070 	andeq	r0, r0, r0, ror r0
     f60:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     f64:	00018e02 	andeq	r8, r1, r2, lsl #28
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	00000f40 	andeq	r0, r0, r0, asr #30
     f70:	40009848 	andmi	r9, r0, r8, asr #16
     f74:	0000000c 	andeq	r0, r0, ip
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	00000f40 	andeq	r0, r0, r0, asr #30
     f80:	40009854 	andmi	r9, r0, r4, asr r8
     f84:	00000010 	andeq	r0, r0, r0, lsl r0
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	00000f40 	andeq	r0, r0, r0, asr #30
     f90:	40009864 	andmi	r9, r0, r4, ror #16
     f94:	0000000c 	andeq	r0, r0, ip
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000f40 	andeq	r0, r0, r0, asr #30
     fa0:	40009870 	andmi	r9, r0, r0, ror r8
     fa4:	00000008 	andeq	r0, r0, r8
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	00000f40 	andeq	r0, r0, r0, asr #30
     fb0:	40009878 	andmi	r9, r0, r8, ror r8
     fb4:	0000000c 	andeq	r0, r0, ip
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000f40 	andeq	r0, r0, r0, asr #30
     fc0:	40009884 	andmi	r9, r0, r4, lsl #17
     fc4:	00000018 	andeq	r0, r0, r8, lsl r0
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000f40 	andeq	r0, r0, r0, asr #30
     fd0:	4000989c 	mulmi	r0, ip, r8
     fd4:	0000000c 	andeq	r0, r0, ip
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fe0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fe4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fe8:	00000024 	andeq	r0, r0, r4, lsr #32
     fec:	00000fd8 	ldrdeq	r0, [r0], -r8
     ff0:	400098a8 	andmi	r9, r0, r8, lsr #17
     ff4:	0000072c 	andeq	r0, r0, ip, lsr #14
     ff8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ffc:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1000:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1004:	8a048905 	bhi	123420 <IRQ_STACK_SIZE+0x11b420>
    1008:	8e028b03 	vmlahi.f64	d8, d2, d3
    100c:	300e5801 	andcc	r5, lr, r1, lsl #16
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1018:	7c020001 	stcvc	0, cr0, [r2], {1}
    101c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1020:	00000018 	andeq	r0, r0, r8, lsl r0
    1024:	00001010 	andeq	r1, r0, r0, lsl r0
    1028:	40009fd4 	ldrdmi	r9, [r0], -r4
    102c:	00000114 	andeq	r0, r0, r4, lsl r1
    1030:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    1034:	86028503 	strhi	r8, [r2], -r3, lsl #10
    1038:	00000001 	andeq	r0, r0, r1
    103c:	0000000c 	andeq	r0, r0, ip
    1040:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1044:	7c020001 	stcvc	0, cr0, [r2], {1}
    1048:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    104c:	00000018 	andeq	r0, r0, r8, lsl r0
    1050:	0000103c 	andeq	r1, r0, ip, lsr r0
    1054:	4000a0e8 	andmi	sl, r0, r8, ror #1
    1058:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    105c:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    1060:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1064:	00018702 	andeq	r8, r1, r2, lsl #14
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1070:	7c020001 	stcvc	0, cr0, [r2], {1}
    1074:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00001068 	andeq	r1, r0, r8, rrx
    1080:	4000a1d8 	ldrdmi	sl, [r0], -r8
    1084:	00000004 	andeq	r0, r0, r4
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00001068 	andeq	r1, r0, r8, rrx
    1090:	4000a1dc 	ldrdmi	sl, [r0], -ip
    1094:	00000004 	andeq	r0, r0, r4
    1098:	0000000c 	andeq	r0, r0, ip
    109c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10a0:	7c020001 	stcvc	0, cr0, [r2], {1}
    10a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10a8:	00000018 	andeq	r0, r0, r8, lsl r0
    10ac:	00001098 	muleq	r0, r8, r0
    10b0:	4000a1e0 	andmi	sl, r0, r0, ror #3
    10b4:	0000008c 	andeq	r0, r0, ip, lsl #1
    10b8:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
    10bc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    10c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	00001098 	muleq	r0, r8, r0
    10cc:	4000a26c 	andmi	sl, r0, ip, ror #4
    10d0:	0000001c 	andeq	r0, r0, ip, lsl r0
    10d4:	00000020 	andeq	r0, r0, r0, lsr #32
    10d8:	00001098 	muleq	r0, r8, r0
    10dc:	4000a288 	andmi	sl, r0, r8, lsl #5
    10e0:	000000dc 	ldrdeq	r0, [r0], -ip
    10e4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    10e8:	86068507 	strhi	r8, [r6], -r7, lsl #10
    10ec:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    10f0:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    10f4:	280e4401 	stmdacs	lr, {r0, sl, lr}
    10f8:	00000020 	andeq	r0, r0, r0, lsr #32
    10fc:	00001098 	muleq	r0, r8, r0
    1100:	4000a364 	andmi	sl, r0, r4, ror #6
    1104:	000000e8 	andeq	r0, r0, r8, ror #1
    1108:	83200e42 	teqhi	r0, #1056	; 0x420
    110c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1110:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1114:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1118:	00018e02 	andeq	r8, r1, r2, lsl #28
    111c:	0000000c 	andeq	r0, r0, ip
    1120:	00001098 	muleq	r0, r8, r0
    1124:	4000a44c 	andmi	sl, r0, ip, asr #8
    1128:	0000005c 	andeq	r0, r0, ip, asr r0
    112c:	0000000c 	andeq	r0, r0, ip
    1130:	00001098 	muleq	r0, r8, r0
    1134:	4000a4a8 	andmi	sl, r0, r8, lsr #9
    1138:	00000094 	muleq	r0, r4, r0
    113c:	00000014 	andeq	r0, r0, r4, lsl r0
    1140:	00001098 	muleq	r0, r8, r0
    1144:	4000a53c 	andmi	sl, r0, ip, lsr r5
    1148:	00000024 	andeq	r0, r0, r4, lsr #32
    114c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1150:	00018e02 	andeq	r8, r1, r2, lsl #28
    1154:	00000024 	andeq	r0, r0, r4, lsr #32
    1158:	00001098 	muleq	r0, r8, r0
    115c:	4000a560 	andmi	sl, r0, r0, ror #10
    1160:	000001e8 	andeq	r0, r0, r8, ror #3
    1164:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1168:	86088509 	strhi	r8, [r8], -r9, lsl #10
    116c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1170:	8a048905 	bhi	12358c <IRQ_STACK_SIZE+0x11b58c>
    1174:	8e028b03 	vmlahi.f64	d8, d2, d3
    1178:	380e4801 	stmdacc	lr, {r0, fp, lr}
    117c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1180:	00001098 	muleq	r0, r8, r0
    1184:	4000a748 	andmi	sl, r0, r8, asr #14
    1188:	00000104 	andeq	r0, r0, r4, lsl #2
    118c:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    1190:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1194:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1198:	00018e02 	andeq	r8, r1, r2, lsl #28
    119c:	00000020 	andeq	r0, r0, r0, lsr #32
    11a0:	00001098 	muleq	r0, r8, r0
    11a4:	4000a84c 	andmi	sl, r0, ip, asr #16
    11a8:	0000010c 	andeq	r0, r0, ip, lsl #2
    11ac:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    11b0:	86078508 	strhi	r8, [r7], -r8, lsl #10
    11b4:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    11b8:	8a038904 	bhi	e35d0 <IRQ_STACK_SIZE+0xdb5d0>
    11bc:	00018e02 	andeq	r8, r1, r2, lsl #28
    11c0:	0000000c 	andeq	r0, r0, ip
    11c4:	00001098 	muleq	r0, r8, r0
    11c8:	4000a958 	andmi	sl, r0, r8, asr r9
    11cc:	00000060 	andeq	r0, r0, r0, rrx
    11d0:	00000020 	andeq	r0, r0, r0, lsr #32
    11d4:	00001098 	muleq	r0, r8, r0
    11d8:	4000a9b8 			; <UNDEFINED> instruction: 0x4000a9b8
    11dc:	00000144 	andeq	r0, r0, r4, asr #2
    11e0:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    11e4:	86078508 	strhi	r8, [r7], -r8, lsl #10
    11e8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    11ec:	8a038904 	bhi	e3604 <IRQ_STACK_SIZE+0xdb604>
    11f0:	00018e02 	andeq	r8, r1, r2, lsl #28
    11f4:	0000000c 	andeq	r0, r0, ip
    11f8:	00001098 	muleq	r0, r8, r0
    11fc:	4000aafc 	strdmi	sl, [r0], -ip
    1200:	00000064 	andeq	r0, r0, r4, rrx
    1204:	00000018 	andeq	r0, r0, r8, lsl r0
    1208:	00001098 	muleq	r0, r8, r0
    120c:	4000ab60 	andmi	sl, r0, r0, ror #22
    1210:	000000d4 	ldrdeq	r0, [r0], -r4
    1214:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1218:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    121c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1220:	00000020 	andeq	r0, r0, r0, lsr #32
    1224:	00001098 	muleq	r0, r8, r0
    1228:	4000ac34 	andmi	sl, r0, r4, lsr ip
    122c:	0000010c 	andeq	r0, r0, ip, lsl #2
    1230:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1234:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1238:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    123c:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    1240:	0000200e 	andeq	r2, r0, lr
    1244:	0000001c 	andeq	r0, r0, ip, lsl r0
    1248:	00001098 	muleq	r0, r8, r0
    124c:	4000ad40 	andmi	sl, r0, r0, asr #26
    1250:	00000088 	andeq	r0, r0, r8, lsl #1
    1254:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    1258:	86048505 	strhi	r8, [r4], -r5, lsl #10
    125c:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1260:	200e4201 	andcs	r4, lr, r1, lsl #4
    1264:	00000014 	andeq	r0, r0, r4, lsl r0
    1268:	00001098 	muleq	r0, r8, r0
    126c:	4000adc8 	andmi	sl, r0, r8, asr #27
    1270:	00000058 	andeq	r0, r0, r8, asr r0
    1274:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    1278:	00018e02 	andeq	r8, r1, r2, lsl #28
    127c:	00000014 	andeq	r0, r0, r4, lsl r0
    1280:	00001098 	muleq	r0, r8, r0
    1284:	4000ae20 	andmi	sl, r0, r0, lsr #28
    1288:	00000070 	andeq	r0, r0, r0, ror r0
    128c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1290:	00018502 	andeq	r8, r1, r2, lsl #10
    1294:	0000000c 	andeq	r0, r0, ip
    1298:	00001098 	muleq	r0, r8, r0
    129c:	4000ae90 	mulmi	r0, r0, lr
    12a0:	0000007c 	andeq	r0, r0, ip, ror r0
    12a4:	0000000c 	andeq	r0, r0, ip
    12a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12ac:	7c020001 	stcvc	0, cr0, [r2], {1}
    12b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12b4:	0000000c 	andeq	r0, r0, ip
    12b8:	000012a4 	andeq	r1, r0, r4, lsr #5
    12bc:	4000af0c 	andmi	sl, r0, ip, lsl #30
    12c0:	0000006c 	andeq	r0, r0, ip, rrx
    12c4:	0000000c 	andeq	r0, r0, ip
    12c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12cc:	7c020001 	stcvc	0, cr0, [r2], {1}
    12d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12d4:	00000018 	andeq	r0, r0, r8, lsl r0
    12d8:	000012c4 	andeq	r1, r0, r4, asr #5
    12dc:	4000af78 	andmi	sl, r0, r8, ror pc
    12e0:	00000044 	andeq	r0, r0, r4, asr #32
    12e4:	83100e42 	tsthi	r0, #1056	; 0x420
    12e8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    12ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12f8:	7c020001 	stcvc	0, cr0, [r2], {1}
    12fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1300:	00000024 	andeq	r0, r0, r4, lsr #32
    1304:	000012f0 	strdeq	r1, [r0], -r0
    1308:	4000b1ec 	andmi	fp, r0, ip, ror #3
    130c:	000001ac 	andeq	r0, r0, ip, lsr #3
    1310:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1314:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1318:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    131c:	8a048905 	bhi	123738 <IRQ_STACK_SIZE+0x11b738>
    1320:	8e028b03 	vmlahi.f64	d8, d2, d3
    1324:	300e4601 	andcc	r4, lr, r1, lsl #12
    1328:	00000028 	andeq	r0, r0, r8, lsr #32
    132c:	000012f0 	strdeq	r1, [r0], -r0
    1330:	4000b398 	mulmi	r0, r8, r3
    1334:	000010e0 	andeq	r1, r0, r0, ror #1
    1338:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    133c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1340:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1344:	8a048905 	bhi	123760 <IRQ_STACK_SIZE+0x11b760>
    1348:	8e028b03 	vmlahi.f64	d8, d2, d3
    134c:	e80e4201 	stmda	lr, {r0, r9, lr}
    1350:	00000001 	andeq	r0, r0, r1
    1354:	0000000c 	andeq	r0, r0, ip
    1358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    135c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1360:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1364:	00000014 	andeq	r0, r0, r4, lsl r0
    1368:	00001354 	andeq	r1, r0, r4, asr r3
    136c:	4000c478 	andmi	ip, r0, r8, ror r4
    1370:	0000009c 	muleq	r0, ip, r0
    1374:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1378:	00018e02 	andeq	r8, r1, r2, lsl #28
    137c:	0000000c 	andeq	r0, r0, ip
    1380:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1384:	7c020001 	stcvc	0, cr0, [r2], {1}
    1388:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    138c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1390:	0000137c 	andeq	r1, r0, ip, ror r3
    1394:	4000c514 	andmi	ip, r0, r4, lsl r5
    1398:	00000100 	andeq	r0, r0, r0, lsl #2
    139c:	83180e42 	tsthi	r8, #1056	; 0x420
    13a0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    13a4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    13a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ac:	0000001c 	andeq	r0, r0, ip, lsl r0
    13b0:	0000137c 	andeq	r1, r0, ip, ror r3
    13b4:	4000c614 	andmi	ip, r0, r4, lsl r6
    13b8:	0000026c 	andeq	r0, r0, ip, ror #4
    13bc:	83180e42 	tsthi	r8, #1056	; 0x420
    13c0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    13c4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    13c8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13cc:	0000000c 	andeq	r0, r0, ip
    13d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13d4:	7c020001 	stcvc	0, cr0, [r2], {1}
    13d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13dc:	00000018 	andeq	r0, r0, r8, lsl r0
    13e0:	000013cc 	andeq	r1, r0, ip, asr #7
    13e4:	4000c880 	andmi	ip, r0, r0, lsl #17
    13e8:	00000134 	andeq	r0, r0, r4, lsr r1
    13ec:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    13f0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13f4:	00018702 	andeq	r8, r1, r2, lsl #14
    13f8:	0000000c 	andeq	r0, r0, ip
    13fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1400:	7c020001 	stcvc	0, cr0, [r2], {1}
    1404:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1408:	00000018 	andeq	r0, r0, r8, lsl r0
    140c:	000013f8 	strdeq	r1, [r0], -r8
    1410:	4000c9b4 			; <UNDEFINED> instruction: 0x4000c9b4
    1414:	000000f4 	strdeq	r0, [r0], -r4
    1418:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    141c:	86028503 	strhi	r8, [r2], -r3, lsl #10
    1420:	00000001 	andeq	r0, r0, r1
    1424:	0000000c 	andeq	r0, r0, ip
    1428:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    142c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1430:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1434:	00000024 	andeq	r0, r0, r4, lsr #32
    1438:	00001424 	andeq	r1, r0, r4, lsr #8
    143c:	4000caa8 	andmi	ip, r0, r8, lsr #21
    1440:	0000056c 	andeq	r0, r0, ip, ror #10
    1444:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1448:	86088509 	strhi	r8, [r8], -r9, lsl #10
    144c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1450:	8a048905 	bhi	12386c <IRQ_STACK_SIZE+0x11b86c>
    1454:	8e028b03 	vmlahi.f64	d8, d2, d3
    1458:	300e4401 	andcc	r4, lr, r1, lsl #8
    145c:	0000000c 	andeq	r0, r0, ip
    1460:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1464:	7c020001 	stcvc	0, cr0, [r2], {1}
    1468:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    146c:	00000018 	andeq	r0, r0, r8, lsl r0
    1470:	0000145c 	andeq	r1, r0, ip, asr r4
    1474:	4000d014 	andmi	sp, r0, r4, lsl r0
    1478:	0000002c 	andeq	r0, r0, ip, lsr #32
    147c:	83100e42 	tsthi	r0, #1056	; 0x420
    1480:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1484:	00018e02 	andeq	r8, r1, r2, lsl #28
    1488:	00000018 	andeq	r0, r0, r8, lsl r0
    148c:	0000145c 	andeq	r1, r0, ip, asr r4
    1490:	4000d040 	andmi	sp, r0, r0, asr #32
    1494:	00000108 	andeq	r0, r0, r8, lsl #2
    1498:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    149c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    14a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    14a4:	0000000c 	andeq	r0, r0, ip
    14a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14ac:	7c010001 	stcvc	0, cr0, [r1], {1}
    14b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14b4:	0000000c 	andeq	r0, r0, ip
    14b8:	000014a4 	andeq	r1, r0, r4, lsr #9
    14bc:	4000d148 	andmi	sp, r0, r8, asr #2
    14c0:	000000f4 	strdeq	r0, [r0], -r4
    14c4:	0000000c 	andeq	r0, r0, ip
    14c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14cc:	7c010001 	stcvc	0, cr0, [r1], {1}
    14d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14d4:	00000014 	andeq	r0, r0, r4, lsl r0
    14d8:	000014c4 	andeq	r1, r0, r4, asr #9
    14dc:	4000dcb8 			; <UNDEFINED> instruction: 0x4000dcb8
    14e0:	0000003c 	andeq	r0, r0, ip, lsr r0
    14e4:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    14e8:	00000010 	andeq	r0, r0, r0, lsl r0
    14ec:	0000000c 	andeq	r0, r0, ip
    14f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14f4:	7c020001 	stcvc	0, cr0, [r2], {1}
    14f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14fc:	00000020 	andeq	r0, r0, r0, lsr #32
    1500:	000014ec 	andeq	r1, r0, ip, ror #9
    1504:	4000dcf4 	strdmi	sp, [r0], -r4
    1508:	00000044 	andeq	r0, r0, r4, asr #32
    150c:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1510:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1514:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1518:	8a038904 	bhi	e3930 <IRQ_STACK_SIZE+0xdb930>
    151c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1520:	00000020 	andeq	r0, r0, r0, lsr #32
    1524:	000014ec 	andeq	r1, r0, ip, ror #9
    1528:	4000dd38 	andmi	sp, r0, r8, lsr sp
    152c:	00000040 	andeq	r0, r0, r0, asr #32
    1530:	83200e42 	teqhi	r0, #1056	; 0x420
    1534:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1538:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    153c:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1540:	00018e02 	andeq	r8, r1, r2, lsl #28
    1544:	0000000c 	andeq	r0, r0, ip
    1548:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    154c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1550:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1554:	00000024 	andeq	r0, r0, r4, lsr #32
    1558:	00001544 	andeq	r1, r0, r4, asr #10
    155c:	4000dd78 	andmi	sp, r0, r8, ror sp
    1560:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1564:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1568:	86088509 	strhi	r8, [r8], -r9, lsl #10
    156c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1570:	8a048905 	bhi	12398c <IRQ_STACK_SIZE+0x11b98c>
    1574:	8e028b03 	vmlahi.f64	d8, d2, d3
    1578:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    157c:	0000000c 	andeq	r0, r0, ip
    1580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1584:	7c020001 	stcvc	0, cr0, [r2], {1}
    1588:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    158c:	00000024 	andeq	r0, r0, r4, lsr #32
    1590:	0000157c 	andeq	r1, r0, ip, ror r5
    1594:	4000e248 	andmi	lr, r0, r8, asr #4
    1598:	00000470 	andeq	r0, r0, r0, ror r4
    159c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    15a0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    15a4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    15a8:	8a048905 	bhi	1239c4 <IRQ_STACK_SIZE+0x11b9c4>
    15ac:	8e028b03 	vmlahi.f64	d8, d2, d3
    15b0:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000018 	andeq	r0, r0, r8, lsl r0
   8:	00000038 	andeq	r0, r0, r8, lsr r0
   c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  18:	000001ec 	andeq	r0, r0, ip, ror #3
  1c:	000002e8 	andeq	r0, r0, r8, ror #5
  20:	000002ec 	andeq	r0, r0, ip, ror #5
  24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  28:	000002f4 	strdeq	r0, [r0], -r4
  2c:	000002f8 	strdeq	r0, [r0], -r8
	...
  38:	000002e8 	andeq	r0, r0, r8, ror #5
  3c:	000002ec 	andeq	r0, r0, ip, ror #5
  40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  44:	000002f4 	strdeq	r0, [r0], -r4
  48:	000002f8 	strdeq	r0, [r0], -r8
  4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
  58:	00000420 	andeq	r0, r0, r0, lsr #8
  5c:	00000424 	andeq	r0, r0, r4, lsr #8
  60:	00000428 	andeq	r0, r0, r8, lsr #8
  64:	0000042c 	andeq	r0, r0, ip, lsr #8
  68:	00000434 	andeq	r0, r0, r4, lsr r4
  6c:	00000438 	andeq	r0, r0, r8, lsr r4
  70:	000005a4 	andeq	r0, r0, r4, lsr #11
  74:	000005a8 	andeq	r0, r0, r8, lsr #11
  78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
  7c:	000005c0 	andeq	r0, r0, r0, asr #11
  80:	000005c4 	andeq	r0, r0, r4, asr #11
  84:	000005c8 	andeq	r0, r0, r8, asr #11
  88:	000005cc 	andeq	r0, r0, ip, asr #11
  8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  90:	000005e8 	andeq	r0, r0, r8, ror #11
  94:	000005f8 	strdeq	r0, [r0], -r8
  98:	000005fc 	strdeq	r0, [r0], -ip
  9c:	00000600 	andeq	r0, r0, r0, lsl #12
  a0:	00000618 	andeq	r0, r0, r8, lsl r6
  a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
  b0:	00000424 	andeq	r0, r0, r4, lsr #8
  b4:	00000428 	andeq	r0, r0, r8, lsr #8
  b8:	0000042c 	andeq	r0, r0, ip, lsr #8
  bc:	00000434 	andeq	r0, r0, r4, lsr r4
  c0:	00000438 	andeq	r0, r0, r8, lsr r4
  c4:	00000444 	andeq	r0, r0, r4, asr #8
  c8:	00000464 	andeq	r0, r0, r4, ror #8
  cc:	0000046c 	andeq	r0, r0, ip, ror #8
  d0:	0000047c 	andeq	r0, r0, ip, ror r4
  d4:	00000480 	andeq	r0, r0, r0, lsl #9
  d8:	00000484 	andeq	r0, r0, r4, lsl #9
  dc:	00000488 	andeq	r0, r0, r8, lsl #9
  e0:	000004a0 	andeq	r0, r0, r0, lsr #9
  e4:	000004ac 	andeq	r0, r0, ip, lsr #9
  e8:	000004e4 	andeq	r0, r0, r4, ror #9
  ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
  f8:	00000444 	andeq	r0, r0, r4, asr #8
  fc:	00000454 	andeq	r0, r0, r4, asr r4
 100:	0000046c 	andeq	r0, r0, ip, ror #8
 104:	00000470 	andeq	r0, r0, r0, ror r4
 108:	00000478 	andeq	r0, r0, r8, ror r4
 10c:	0000047c 	andeq	r0, r0, ip, ror r4
 110:	00000488 	andeq	r0, r0, r8, lsl #9
 114:	00000490 	muleq	r0, r0, r4
 118:	000004ac 	andeq	r0, r0, ip, lsr #9
 11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 128:	000004e8 	andeq	r0, r0, r8, ror #9
 12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
 138:	00000454 	andeq	r0, r0, r4, asr r4
 13c:	00000464 	andeq	r0, r0, r4, ror #8
 140:	00000470 	andeq	r0, r0, r0, ror r4
 144:	00000474 	andeq	r0, r0, r4, ror r4
 148:	00000480 	andeq	r0, r0, r0, lsl #9
 14c:	00000484 	andeq	r0, r0, r4, lsl #9
 150:	00000490 	muleq	r0, r0, r4
 154:	00000494 	muleq	r0, r4, r4
 158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 164:	000004c4 	andeq	r0, r0, r4, asr #9
 168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 16c:	000004f4 	strdeq	r0, [r0], -r4
 170:	000004f8 	strdeq	r0, [r0], -r8
 174:	000004fc 	strdeq	r0, [r0], -ip
	...
 180:	00000474 	andeq	r0, r0, r4, ror r4
 184:	00000478 	andeq	r0, r0, r8, ror r4
 188:	00000494 	muleq	r0, r4, r4
 18c:	00000498 	muleq	r0, r8, r4
 190:	000004c4 	andeq	r0, r0, r4, asr #9
 194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 198:	000004ec 	andeq	r0, r0, ip, ror #9
 19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1a0:	00000514 	andeq	r0, r0, r4, lsl r5
 1a4:	00000520 	andeq	r0, r0, r0, lsr #10
 1a8:	00000540 	andeq	r0, r0, r0, asr #10
 1ac:	00000544 	andeq	r0, r0, r4, asr #10
 1b0:	00000548 	andeq	r0, r0, r8, asr #10
 1b4:	0000054c 	andeq	r0, r0, ip, asr #10
 1b8:	00000550 	andeq	r0, r0, r0, asr r5
 1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
 1c8:	00000498 	muleq	r0, r8, r4
 1cc:	0000049c 	muleq	r0, ip, r4
 1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1d4:	000004d8 	ldrdeq	r0, [r0], -r8
 1d8:	000004f4 	strdeq	r0, [r0], -r4
 1dc:	000004f8 	strdeq	r0, [r0], -r8
 1e0:	000004fc 	strdeq	r0, [r0], -ip
 1e4:	00000500 	andeq	r0, r0, r0, lsl #10
 1e8:	00000510 	andeq	r0, r0, r0, lsl r5
 1ec:	00000514 	andeq	r0, r0, r4, lsl r5
 1f0:	00000520 	andeq	r0, r0, r0, lsr #10
 1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
 1f8:	00000558 	andeq	r0, r0, r8, asr r5
 1fc:	0000055c 	andeq	r0, r0, ip, asr r5
 200:	00000560 	andeq	r0, r0, r0, ror #10
 204:	00000564 	andeq	r0, r0, r4, ror #10
 208:	00000570 	andeq	r0, r0, r0, ror r5
 20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
 218:	0000049c 	muleq	r0, ip, r4
 21c:	000004a0 	andeq	r0, r0, r0, lsr #9
 220:	000004d8 	ldrdeq	r0, [r0], -r8
 224:	000004dc 	ldrdeq	r0, [r0], -ip
 228:	000004e0 	andeq	r0, r0, r0, ror #9
 22c:	000004e4 	andeq	r0, r0, r4, ror #9
 230:	00000500 	andeq	r0, r0, r0, lsl #10
 234:	0000050c 	andeq	r0, r0, ip, lsl #10
 238:	0000052c 	andeq	r0, r0, ip, lsr #10
 23c:	00000538 	andeq	r0, r0, r8, lsr r5
 240:	00000578 	andeq	r0, r0, r8, ror r5
 244:	0000057c 	andeq	r0, r0, ip, ror r5
 248:	00000580 	andeq	r0, r0, r0, lsl #11
 24c:	00000584 	andeq	r0, r0, r4, lsl #11
 250:	00000588 	andeq	r0, r0, r8, lsl #11
 254:	0000058c 	andeq	r0, r0, ip, lsl #11
 258:	00000590 	muleq	r0, r0, r5
 25c:	00000594 	muleq	r0, r4, r5
 260:	000005c0 	andeq	r0, r0, r0, asr #11
 264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
 270:	000004dc 	ldrdeq	r0, [r0], -ip
 274:	000004e0 	andeq	r0, r0, r0, ror #9
 278:	00000544 	andeq	r0, r0, r4, asr #10
 27c:	00000548 	andeq	r0, r0, r8, asr #10
 280:	0000054c 	andeq	r0, r0, ip, asr #10
 284:	00000550 	andeq	r0, r0, r0, asr r5
 288:	00000554 	andeq	r0, r0, r4, asr r5
 28c:	00000558 	andeq	r0, r0, r8, asr r5
 290:	00000564 	andeq	r0, r0, r4, ror #10
 294:	00000568 	andeq	r0, r0, r8, ror #10
 298:	0000056c 	andeq	r0, r0, ip, ror #10
 29c:	00000570 	andeq	r0, r0, r0, ror r5
 2a0:	00000574 	andeq	r0, r0, r4, ror r5
 2a4:	00000578 	andeq	r0, r0, r8, ror r5
 2a8:	0000057c 	andeq	r0, r0, ip, ror r5
 2ac:	00000580 	andeq	r0, r0, r0, lsl #11
 2b0:	00000598 	muleq	r0, r8, r5
 2b4:	0000059c 	muleq	r0, ip, r5
 2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
 2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
 2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
 2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
 2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
 2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
 2dc:	00000510 	andeq	r0, r0, r0, lsl r5
 2e0:	00000538 	andeq	r0, r0, r8, lsr r5
 2e4:	00000540 	andeq	r0, r0, r0, asr #10
 2e8:	0000055c 	andeq	r0, r0, ip, asr r5
 2ec:	00000560 	andeq	r0, r0, r0, ror #10
 2f0:	00000568 	andeq	r0, r0, r8, ror #10
 2f4:	0000056c 	andeq	r0, r0, ip, ror #10
 2f8:	00000584 	andeq	r0, r0, r4, lsl #11
 2fc:	00000588 	andeq	r0, r0, r8, lsl #11
 300:	0000058c 	andeq	r0, r0, ip, lsl #11
 304:	00000590 	muleq	r0, r0, r5
 308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 310:	000005c8 	andeq	r0, r0, r8, asr #11
 314:	000005cc 	andeq	r0, r0, ip, asr #11
 318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 31c:	000005d8 	ldrdeq	r0, [r0], -r8
 320:	000005f8 	strdeq	r0, [r0], -r8
 324:	000005fc 	strdeq	r0, [r0], -ip
 328:	00000600 	andeq	r0, r0, r0, lsl #12
 32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
 338:	00000594 	muleq	r0, r4, r5
 33c:	00000598 	muleq	r0, r8, r5
 340:	0000059c 	muleq	r0, ip, r5
 344:	000005a0 	andeq	r0, r0, r0, lsr #11
 348:	000005ac 	andeq	r0, r0, ip, lsr #11
 34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 358:	000005d8 	ldrdeq	r0, [r0], -r8
 35c:	000005e8 	andeq	r0, r0, r8, ror #11
 360:	00000608 	andeq	r0, r0, r8, lsl #12
 364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
 370:	000008d4 	ldrdeq	r0, [r0], -r4
 374:	00000908 	andeq	r0, r0, r8, lsl #18
 378:	0000092c 	andeq	r0, r0, ip, lsr #18
 37c:	0000094c 	andeq	r0, r0, ip, asr #18
	...
 388:	0000095c 	andeq	r0, r0, ip, asr r9
 38c:	00000990 	muleq	r0, r0, r9
 390:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 394:	000009d4 	ldrdeq	r0, [r0], -r4
	...
 3a0:	000009e4 	andeq	r0, r0, r4, ror #19
 3a4:	00000a18 	andeq	r0, r0, r8, lsl sl
 3a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
 3ac:	00000a5c 	andeq	r0, r0, ip, asr sl
	...
 3b8:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3bc:	00000e30 	andeq	r0, r0, r0, lsr lr
 3c0:	00000e50 	andeq	r0, r0, r0, asr lr
 3c4:	00001654 	andeq	r1, r0, r4, asr r6
	...
 3d0:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3d4:	00000e30 	andeq	r0, r0, r0, lsr lr
 3d8:	00000e50 	andeq	r0, r0, r0, asr lr
 3dc:	00000f18 	andeq	r0, r0, r8, lsl pc
	...
 3e8:	00001004 	andeq	r1, r0, r4
 3ec:	00001100 	andeq	r1, r0, r0, lsl #2
 3f0:	00001104 	andeq	r1, r0, r4, lsl #2
 3f4:	00001108 	andeq	r1, r0, r8, lsl #2
 3f8:	0000110c 	andeq	r1, r0, ip, lsl #2
 3fc:	00001110 	andeq	r1, r0, r0, lsl r1
	...
 408:	00001100 	andeq	r1, r0, r0, lsl #2
 40c:	00001104 	andeq	r1, r0, r4, lsl #2
 410:	00001108 	andeq	r1, r0, r8, lsl #2
 414:	0000110c 	andeq	r1, r0, ip, lsl #2
 418:	00001110 	andeq	r1, r0, r0, lsl r1
 41c:	00001130 	andeq	r1, r0, r0, lsr r1
	...
 428:	00001238 	andeq	r1, r0, r8, lsr r2
 42c:	0000123c 	andeq	r1, r0, ip, lsr r2
 430:	00001240 	andeq	r1, r0, r0, asr #4
 434:	00001244 	andeq	r1, r0, r4, asr #4
 438:	0000124c 	andeq	r1, r0, ip, asr #4
 43c:	00001250 	andeq	r1, r0, r0, asr r2
 440:	000013cc 	andeq	r1, r0, ip, asr #7
 444:	000013d0 	ldrdeq	r1, [r0], -r0
 448:	000013d4 	ldrdeq	r1, [r0], -r4
 44c:	000013d8 	ldrdeq	r1, [r0], -r8
 450:	000013dc 	ldrdeq	r1, [r0], -ip
 454:	000013e0 	andeq	r1, r0, r0, ror #7
 458:	000013e4 	andeq	r1, r0, r4, ror #7
 45c:	000013e8 	andeq	r1, r0, r8, ror #7
 460:	00001404 	andeq	r1, r0, r4, lsl #8
 464:	00001414 	andeq	r1, r0, r4, lsl r4
 468:	0000141c 	andeq	r1, r0, ip, lsl r4
 46c:	00001420 	andeq	r1, r0, r0, lsr #8
 470:	00001430 	andeq	r1, r0, r0, lsr r4
 474:	00001444 	andeq	r1, r0, r4, asr #8
	...
 480:	0000123c 	andeq	r1, r0, ip, lsr r2
 484:	00001240 	andeq	r1, r0, r0, asr #4
 488:	00001244 	andeq	r1, r0, r4, asr #4
 48c:	0000124c 	andeq	r1, r0, ip, asr #4
 490:	00001250 	andeq	r1, r0, r0, asr r2
 494:	0000125c 	andeq	r1, r0, ip, asr r2
 498:	0000127c 	andeq	r1, r0, ip, ror r2
 49c:	00001284 	andeq	r1, r0, r4, lsl #5
 4a0:	000012ac 	andeq	r1, r0, ip, lsr #5
 4a4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 4a8:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 4ac:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4b0:	000012e0 	andeq	r1, r0, r0, ror #5
 4b4:	000012e4 	andeq	r1, r0, r4, ror #5
 4b8:	000012e8 	andeq	r1, r0, r8, ror #5
 4bc:	000012ec 	andeq	r1, r0, ip, ror #5
 4c0:	000012f0 	strdeq	r1, [r0], -r0
 4c4:	000012f4 	strdeq	r1, [r0], -r4
	...
 4d0:	0000125c 	andeq	r1, r0, ip, asr r2
 4d4:	0000126c 	andeq	r1, r0, ip, ror #4
 4d8:	00001284 	andeq	r1, r0, r4, lsl #5
 4dc:	00001288 	andeq	r1, r0, r8, lsl #5
 4e0:	00001290 	muleq	r0, r0, r2
 4e4:	00001298 	muleq	r0, r8, r2
 4e8:	000012a8 	andeq	r1, r0, r8, lsr #5
 4ec:	000012ac 	andeq	r1, r0, ip, lsr #5
 4f0:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4f4:	000012c4 	andeq	r1, r0, r4, asr #5
 4f8:	000012f8 	strdeq	r1, [r0], -r8
 4fc:	000012fc 	strdeq	r1, [r0], -ip
 500:	00001300 	andeq	r1, r0, r0, lsl #6
 504:	00001304 	andeq	r1, r0, r4, lsl #6
	...
 510:	0000126c 	andeq	r1, r0, ip, ror #4
 514:	0000127c 	andeq	r1, r0, ip, ror r2
 518:	00001288 	andeq	r1, r0, r8, lsl #5
 51c:	0000128c 	andeq	r1, r0, ip, lsl #5
 520:	00001298 	muleq	r0, r8, r2
 524:	0000129c 	muleq	r0, ip, r2
 528:	000012c4 	andeq	r1, r0, r4, asr #5
 52c:	000012d0 	ldrdeq	r1, [r0], -r0
 530:	00001308 	andeq	r1, r0, r8, lsl #6
 534:	0000130c 	andeq	r1, r0, ip, lsl #6
 538:	00001310 	andeq	r1, r0, r0, lsl r3
 53c:	00001314 	andeq	r1, r0, r4, lsl r3
 540:	00001318 	andeq	r1, r0, r8, lsl r3
 544:	0000131c 	andeq	r1, r0, ip, lsl r3
	...
 550:	0000128c 	andeq	r1, r0, ip, lsl #5
 554:	00001290 	muleq	r0, r0, r2
 558:	0000129c 	muleq	r0, ip, r2
 55c:	000012a0 	andeq	r1, r0, r0, lsr #5
 560:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 564:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 568:	000012e4 	andeq	r1, r0, r4, ror #5
 56c:	000012e8 	andeq	r1, r0, r8, ror #5
 570:	000012ec 	andeq	r1, r0, ip, ror #5
 574:	000012f0 	strdeq	r1, [r0], -r0
 578:	000012f4 	strdeq	r1, [r0], -r4
 57c:	000012f8 	strdeq	r1, [r0], -r8
 580:	00001324 	andeq	r1, r0, r4, lsr #6
 584:	00001328 	andeq	r1, r0, r8, lsr #6
 588:	00001334 	andeq	r1, r0, r4, lsr r3
 58c:	0000133c 	andeq	r1, r0, ip, lsr r3
 590:	00001358 	andeq	r1, r0, r8, asr r3
 594:	0000135c 	andeq	r1, r0, ip, asr r3
 598:	00001360 	andeq	r1, r0, r0, ror #6
 59c:	00001364 	andeq	r1, r0, r4, ror #6
 5a0:	00001368 	andeq	r1, r0, r8, ror #6
 5a4:	0000136c 	andeq	r1, r0, ip, ror #6
	...
 5b0:	000012a0 	andeq	r1, r0, r0, lsr #5
 5b4:	000012a4 	andeq	r1, r0, r4, lsr #5
 5b8:	000012d0 	ldrdeq	r1, [r0], -r0
 5bc:	000012d4 	ldrdeq	r1, [r0], -r4
 5c0:	000012d8 	ldrdeq	r1, [r0], -r8
 5c4:	000012dc 	ldrdeq	r1, [r0], -ip
 5c8:	000012fc 	strdeq	r1, [r0], -ip
 5cc:	00001300 	andeq	r1, r0, r0, lsl #6
 5d0:	00001304 	andeq	r1, r0, r4, lsl #6
 5d4:	00001308 	andeq	r1, r0, r8, lsl #6
 5d8:	00001328 	andeq	r1, r0, r8, lsr #6
 5dc:	0000132c 	andeq	r1, r0, ip, lsr #6
 5e0:	0000133c 	andeq	r1, r0, ip, lsr r3
 5e4:	00001348 	andeq	r1, r0, r8, asr #6
 5e8:	00001370 	andeq	r1, r0, r0, ror r3
 5ec:	00001374 	andeq	r1, r0, r4, ror r3
 5f0:	00001378 	andeq	r1, r0, r8, ror r3
 5f4:	0000137c 	andeq	r1, r0, ip, ror r3
 5f8:	00001388 	andeq	r1, r0, r8, lsl #7
 5fc:	0000138c 	andeq	r1, r0, ip, lsl #7
	...
 608:	000012a4 	andeq	r1, r0, r4, lsr #5
 60c:	000012a8 	andeq	r1, r0, r8, lsr #5
 610:	000012dc 	ldrdeq	r1, [r0], -ip
 614:	000012e0 	andeq	r1, r0, r0, ror #5
 618:	0000130c 	andeq	r1, r0, ip, lsl #6
 61c:	00001310 	andeq	r1, r0, r0, lsl r3
 620:	00001314 	andeq	r1, r0, r4, lsl r3
 624:	00001318 	andeq	r1, r0, r8, lsl r3
 628:	0000131c 	andeq	r1, r0, ip, lsl r3
 62c:	00001324 	andeq	r1, r0, r4, lsr #6
 630:	00001348 	andeq	r1, r0, r8, asr #6
 634:	00001354 	andeq	r1, r0, r4, asr r3
 638:	00001390 	muleq	r0, r0, r3
 63c:	00001394 	muleq	r0, r4, r3
 640:	00001398 	muleq	r0, r8, r3
 644:	0000139c 	muleq	r0, ip, r3
 648:	000013a0 	andeq	r1, r0, r0, lsr #7
 64c:	000013a4 	andeq	r1, r0, r4, lsr #7
 650:	000013a8 	andeq	r1, r0, r8, lsr #7
 654:	000013ac 	andeq	r1, r0, ip, lsr #7
 658:	000013c0 	andeq	r1, r0, r0, asr #7
 65c:	000013c4 	andeq	r1, r0, r4, asr #7
	...
 668:	000012d4 	ldrdeq	r1, [r0], -r4
 66c:	000012d8 	ldrdeq	r1, [r0], -r8
 670:	0000135c 	andeq	r1, r0, ip, asr r3
 674:	00001360 	andeq	r1, r0, r0, ror #6
 678:	00001364 	andeq	r1, r0, r4, ror #6
 67c:	00001368 	andeq	r1, r0, r8, ror #6
 680:	0000136c 	andeq	r1, r0, ip, ror #6
 684:	00001370 	andeq	r1, r0, r0, ror r3
 688:	0000137c 	andeq	r1, r0, ip, ror r3
 68c:	00001380 	andeq	r1, r0, r0, lsl #7
 690:	00001384 	andeq	r1, r0, r4, lsl #7
 694:	00001388 	andeq	r1, r0, r8, lsl #7
 698:	0000138c 	andeq	r1, r0, ip, lsl #7
 69c:	00001390 	muleq	r0, r0, r3
 6a0:	00001394 	muleq	r0, r4, r3
 6a4:	00001398 	muleq	r0, r8, r3
 6a8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 6ac:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 6b0:	000013c8 	andeq	r1, r0, r8, asr #7
 6b4:	000013cc 	andeq	r1, r0, ip, asr #7
 6b8:	000013d0 	ldrdeq	r1, [r0], -r0
 6bc:	000013d4 	ldrdeq	r1, [r0], -r4
 6c0:	000013d8 	ldrdeq	r1, [r0], -r8
 6c4:	000013dc 	ldrdeq	r1, [r0], -ip
	...
 6d0:	0000132c 	andeq	r1, r0, ip, lsr #6
 6d4:	00001334 	andeq	r1, r0, r4, lsr r3
 6d8:	00001354 	andeq	r1, r0, r4, asr r3
 6dc:	00001358 	andeq	r1, r0, r8, asr r3
 6e0:	00001374 	andeq	r1, r0, r4, ror r3
 6e4:	00001378 	andeq	r1, r0, r8, ror r3
 6e8:	00001380 	andeq	r1, r0, r0, lsl #7
 6ec:	00001384 	andeq	r1, r0, r4, lsl #7
 6f0:	0000139c 	muleq	r0, ip, r3
 6f4:	000013a0 	andeq	r1, r0, r0, lsr #7
 6f8:	000013a4 	andeq	r1, r0, r4, lsr #7
 6fc:	000013a8 	andeq	r1, r0, r8, lsr #7
 700:	000013ac 	andeq	r1, r0, ip, lsr #7
 704:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 708:	000013e0 	andeq	r1, r0, r0, ror #7
 70c:	000013e4 	andeq	r1, r0, r4, ror #7
 710:	000013e8 	andeq	r1, r0, r8, ror #7
 714:	000013f4 	strdeq	r1, [r0], -r4
 718:	00001414 	andeq	r1, r0, r4, lsl r4
 71c:	0000141c 	andeq	r1, r0, ip, lsl r4
	...
 728:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 72c:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 730:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 734:	000013c0 	andeq	r1, r0, r0, asr #7
 738:	000013c4 	andeq	r1, r0, r4, asr #7
 73c:	000013c8 	andeq	r1, r0, r8, asr #7
 740:	000013f4 	strdeq	r1, [r0], -r4
 744:	00001404 	andeq	r1, r0, r4, lsl #8
 748:	00001420 	andeq	r1, r0, r0, lsr #8
 74c:	00001430 	andeq	r1, r0, r0, lsr r4
	...
 758:	0000001c 	andeq	r0, r0, ip, lsl r0
 75c:	00000020 	andeq	r0, r0, r0, lsr #32
 760:	00000020 	andeq	r0, r0, r0, lsr #32
 764:	00000024 	andeq	r0, r0, r4, lsr #32
 768:	00000040 	andeq	r0, r0, r0, asr #32
 76c:	0000005c 	andeq	r0, r0, ip, asr r0
 770:	00000068 	andeq	r0, r0, r8, rrx
 774:	00000074 	andeq	r0, r0, r4, ror r0
 778:	00000088 	andeq	r0, r0, r8, lsl #1
 77c:	00000504 	andeq	r0, r0, r4, lsl #10
 780:	0000050c 	andeq	r0, r0, ip, lsl #10
 784:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 790:	0000001c 	andeq	r0, r0, ip, lsl r0
 794:	00000020 	andeq	r0, r0, r0, lsr #32
 798:	00000020 	andeq	r0, r0, r0, lsr #32
 79c:	00000024 	andeq	r0, r0, r4, lsr #32
 7a0:	00000040 	andeq	r0, r0, r0, asr #32
 7a4:	00000048 	andeq	r0, r0, r8, asr #32
 7a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 7ac:	000000b4 	strheq	r0, [r0], -r4
 7b0:	000000b8 	strheq	r0, [r0], -r8
 7b4:	000004e8 	andeq	r0, r0, r8, ror #9
 7b8:	00000700 	andeq	r0, r0, r0, lsl #14
 7bc:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 7c8:	00000248 	andeq	r0, r0, r8, asr #4
 7cc:	0000024c 	andeq	r0, r0, ip, asr #4
 7d0:	00000258 	andeq	r0, r0, r8, asr r2
 7d4:	0000025c 	andeq	r0, r0, ip, asr r2
 7d8:	00000264 	andeq	r0, r0, r4, ror #4
 7dc:	00000268 	andeq	r0, r0, r8, ror #4
 7e0:	0000029c 	muleq	r0, ip, r2
 7e4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
 7f0:	00000048 	andeq	r0, r0, r8, asr #32
 7f4:	0000005c 	andeq	r0, r0, ip, asr r0
 7f8:	00000068 	andeq	r0, r0, r8, rrx
 7fc:	00000074 	andeq	r0, r0, r4, ror r0
 800:	0000050c 	andeq	r0, r0, ip, lsl #10
 804:	000006ec 	andeq	r0, r0, ip, ror #13
	...
 810:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 814:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 818:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 81c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 820:	000005c0 	andeq	r0, r0, r0, asr #11
 824:	000005c4 	andeq	r0, r0, r4, asr #11
 828:	000005c8 	andeq	r0, r0, r8, asr #11
 82c:	000005cc 	andeq	r0, r0, ip, asr #11
 830:	000005dc 	ldrdeq	r0, [r0], -ip
 834:	000006d4 	ldrdeq	r0, [r0], -r4
	...
 840:	00000830 	andeq	r0, r0, r0, lsr r8
 844:	00000834 	andeq	r0, r0, r4, lsr r8
 848:	00000838 	andeq	r0, r0, r8, lsr r8
 84c:	00000890 	muleq	r0, r0, r8
 850:	000008a4 	andeq	r0, r0, r4, lsr #17
 854:	000008a8 	andeq	r0, r0, r8, lsr #17
 858:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
 85c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
 868:	00000da4 	andeq	r0, r0, r4, lsr #27
 86c:	00000dac 	andeq	r0, r0, ip, lsr #27
 870:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
 874:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
	...
 880:	00000e2c 	andeq	r0, r0, ip, lsr #28
 884:	00000e34 	andeq	r0, r0, r4, lsr lr
 888:	00000e3c 	andeq	r0, r0, ip, lsr lr
 88c:	00000e44 	andeq	r0, r0, r4, asr #28
	...
 898:	00000ed4 	ldrdeq	r0, [r0], -r4
 89c:	00000edc 	ldrdeq	r0, [r0], -ip
 8a0:	00000eec 	andeq	r0, r0, ip, ror #29
 8a4:	00000f04 	andeq	r0, r0, r4, lsl #30
	...
 8b0:	00000f6c 	andeq	r0, r0, ip, ror #30
 8b4:	00000f70 	andeq	r0, r0, r0, ror pc
 8b8:	00000f74 	andeq	r0, r0, r4, ror pc
 8bc:	00000f88 	andeq	r0, r0, r8, lsl #31
 8c0:	00000f8c 	andeq	r0, r0, ip, lsl #31
 8c4:	00000f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
	...
 8d0:	00001120 	andeq	r1, r0, r0, lsr #2
 8d4:	00001128 	andeq	r1, r0, r8, lsr #2
 8d8:	00001138 	andeq	r1, r0, r8, lsr r1
 8dc:	0000113c 	andeq	r1, r0, ip, lsr r1
 8e0:	00001140 	andeq	r1, r0, r0, asr #2
 8e4:	00001144 	andeq	r1, r0, r4, asr #2
 8e8:	0000114c 	andeq	r1, r0, ip, asr #2
 8ec:	00001150 	andeq	r1, r0, r0, asr r1
 8f0:	00001158 	andeq	r1, r0, r8, asr r1
 8f4:	0000115c 	andeq	r1, r0, ip, asr r1
 8f8:	00001164 	andeq	r1, r0, r4, ror #2
 8fc:	00001168 	andeq	r1, r0, r8, ror #2
 900:	0000116c 	andeq	r1, r0, ip, ror #2
 904:	00001170 	andeq	r1, r0, r0, ror r1
	...
 910:	00001364 	andeq	r1, r0, r4, ror #6
 914:	00001368 	andeq	r1, r0, r8, ror #6
 918:	00001374 	andeq	r1, r0, r4, ror r3
 91c:	00001378 	andeq	r1, r0, r8, ror r3
 920:	00001380 	andeq	r1, r0, r0, lsl #7
 924:	00001394 	muleq	r0, r4, r3
	...
 930:	00001400 	andeq	r1, r0, r0, lsl #8
 934:	00001404 	andeq	r1, r0, r4, lsl #8
 938:	00001410 	andeq	r1, r0, r0, lsl r4
 93c:	00001414 	andeq	r1, r0, r4, lsl r4
 940:	0000141c 	andeq	r1, r0, ip, lsl r4
 944:	00001430 	andeq	r1, r0, r0, lsr r4
	...
 950:	00001658 	andeq	r1, r0, r8, asr r6
 954:	0000165c 	andeq	r1, r0, ip, asr r6
 958:	00001668 	andeq	r1, r0, r8, ror #12
 95c:	0000166c 	andeq	r1, r0, ip, ror #12
 960:	00001674 	andeq	r1, r0, r4, ror r6
 964:	00001688 	andeq	r1, r0, r8, lsl #13
	...
 970:	00001714 	andeq	r1, r0, r4, lsl r7
 974:	00001718 	andeq	r1, r0, r8, lsl r7
 978:	0000171c 	andeq	r1, r0, ip, lsl r7
 97c:	0000172c 	andeq	r1, r0, ip, lsr #14
 980:	000017a8 	andeq	r1, r0, r8, lsr #15
 984:	000018d8 	ldrdeq	r1, [r0], -r8
	...
 990:	00001868 	andeq	r1, r0, r8, ror #16
 994:	0000186c 	andeq	r1, r0, ip, ror #16
 998:	00001878 	andeq	r1, r0, r8, ror r8
 99c:	0000187c 	andeq	r1, r0, ip, ror r8
 9a0:	00001884 	andeq	r1, r0, r4, lsl #17
 9a4:	00001898 	muleq	r0, r8, r8
	...
 9b0:	00001934 	andeq	r1, r0, r4, lsr r9
 9b4:	00001948 	andeq	r1, r0, r8, asr #18
 9b8:	00001950 	andeq	r1, r0, r0, asr r9
 9bc:	00001958 	andeq	r1, r0, r8, asr r9
	...
 9c8:	00001994 	muleq	r0, r4, r9
 9cc:	000019a0 	andeq	r1, r0, r0, lsr #19
 9d0:	000019a4 	andeq	r1, r0, r4, lsr #19
 9d4:	000019a8 	andeq	r1, r0, r8, lsr #19
	...
 9e0:	000019a0 	andeq	r1, r0, r0, lsr #19
 9e4:	000019a4 	andeq	r1, r0, r4, lsr #19
 9e8:	000019a8 	andeq	r1, r0, r8, lsr #19
 9ec:	000019ac 	andeq	r1, r0, ip, lsr #19
 9f0:	000019b4 			; <UNDEFINED> instruction: 0x000019b4
 9f4:	000019b8 			; <UNDEFINED> instruction: 0x000019b8
 9f8:	000019cc 	andeq	r1, r0, ip, asr #19
 9fc:	000019d0 	ldrdeq	r1, [r0], -r0
	...
 a08:	000019c4 	andeq	r1, r0, r4, asr #19
 a0c:	000019cc 	andeq	r1, r0, ip, asr #19
 a10:	00001a88 	andeq	r1, r0, r8, lsl #21
 a14:	00001a98 	muleq	r0, r8, sl
	...
 a20:	00001a18 	andeq	r1, r0, r8, lsl sl
 a24:	00001a1c 	andeq	r1, r0, ip, lsl sl
 a28:	00001a20 	andeq	r1, r0, r0, lsr #20
 a2c:	00001a24 	andeq	r1, r0, r4, lsr #20
 a30:	00001a28 	andeq	r1, r0, r8, lsr #20
 a34:	00001a2c 	andeq	r1, r0, ip, lsr #20
 a38:	00001a34 	andeq	r1, r0, r4, lsr sl
 a3c:	00001a38 	andeq	r1, r0, r8, lsr sl
 a40:	00001a44 	andeq	r1, r0, r4, asr #20
 a44:	00001a50 	andeq	r1, r0, r0, asr sl
	...
 a50:	00001a54 	andeq	r1, r0, r4, asr sl
 a54:	00001a58 	andeq	r1, r0, r8, asr sl
 a58:	00001a5c 	andeq	r1, r0, ip, asr sl
 a5c:	00001a64 	andeq	r1, r0, r4, ror #20
 a60:	00001a6c 	andeq	r1, r0, ip, ror #20
 a64:	00001a70 	andeq	r1, r0, r0, ror sl
 a68:	00001a74 	andeq	r1, r0, r4, ror sl
 a6c:	00001a80 	andeq	r1, r0, r0, lsl #21
	...
 a78:	00001ad8 	ldrdeq	r1, [r0], -r8
 a7c:	00001ae0 	andeq	r1, r0, r0, ror #21
 a80:	00001ae8 	andeq	r1, r0, r8, ror #21
 a84:	00001aec 	andeq	r1, r0, ip, ror #21
 a88:	00001af4 	strdeq	r1, [r0], -r4
 a8c:	00001af8 	strdeq	r1, [r0], -r8
 a90:	00001b00 	andeq	r1, r0, r0, lsl #22
 a94:	00001b04 	andeq	r1, r0, r4, lsl #22
 a98:	00001b08 	andeq	r1, r0, r8, lsl #22
 a9c:	00001b10 	andeq	r1, r0, r0, lsl fp
	...
 aa8:	00001b50 	andeq	r1, r0, r0, asr fp
 aac:	00001b58 	andeq	r1, r0, r8, asr fp
 ab0:	00001b70 	andeq	r1, r0, r0, ror fp
 ab4:	00001b78 	andeq	r1, r0, r8, ror fp
 ab8:	00001b84 	andeq	r1, r0, r4, lsl #23
 abc:	00001c00 	andeq	r1, r0, r0, lsl #24
 ac0:	00001c08 	andeq	r1, r0, r8, lsl #24
 ac4:	00001d5c 	andeq	r1, r0, ip, asr sp
	...
 ad0:	00001b50 	andeq	r1, r0, r0, asr fp
 ad4:	00001b58 	andeq	r1, r0, r8, asr fp
 ad8:	00001b74 	andeq	r1, r0, r4, ror fp
 adc:	00001b78 	andeq	r1, r0, r8, ror fp
 ae0:	00001c08 	andeq	r1, r0, r8, lsl #24
 ae4:	00001d44 	andeq	r1, r0, r4, asr #26
	...
 af0:	00001cd4 	ldrdeq	r1, [r0], -r4
 af4:	00001cd8 	ldrdeq	r1, [r0], -r8
 af8:	00001ce4 	andeq	r1, r0, r4, ror #25
 afc:	00001ce8 	andeq	r1, r0, r8, ror #25
 b00:	00001cf0 	strdeq	r1, [r0], -r0
 b04:	00001d04 	andeq	r1, r0, r4, lsl #26
	...
 b14:	00000004 	andeq	r0, r0, r4
 b18:	00000008 	andeq	r0, r0, r8
 b1c:	00000014 	andeq	r0, r0, r4, lsl r0
 b20:	00000020 	andeq	r0, r0, r0, lsr #32
 b24:	00000024 	andeq	r0, r0, r4, lsr #32
 b28:	00000028 	andeq	r0, r0, r8, lsr #32
 b2c:	0000002c 	andeq	r0, r0, ip, lsr #32
 b30:	00000030 	andeq	r0, r0, r0, lsr r0
 b34:	00000034 	andeq	r0, r0, r4, lsr r0
 b38:	00000038 	andeq	r0, r0, r8, lsr r0
 b3c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 b48:	000000a8 	andeq	r0, r0, r8, lsr #1
 b4c:	000000b4 	strheq	r0, [r0], -r4
 b50:	000000b8 	strheq	r0, [r0], -r8
 b54:	000000e4 	andeq	r0, r0, r4, ror #1
 b58:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 b5c:	000000f8 	strdeq	r0, [r0], -r8
	...
 b68:	000000e4 	andeq	r0, r0, r4, ror #1
 b6c:	000000e8 	andeq	r0, r0, r8, ror #1
 b70:	0000010c 	andeq	r0, r0, ip, lsl #2
 b74:	00000158 	andeq	r0, r0, r8, asr r1
 b78:	0000015c 	andeq	r0, r0, ip, asr r1
 b7c:	00000160 	andeq	r0, r0, r0, ror #2
 b80:	00000178 	andeq	r0, r0, r8, ror r1
 b84:	00000180 	andeq	r0, r0, r0, lsl #3
	...
 b90:	00000158 	andeq	r0, r0, r8, asr r1
 b94:	0000015c 	andeq	r0, r0, ip, asr r1
 b98:	00000160 	andeq	r0, r0, r0, ror #2
 b9c:	00000178 	andeq	r0, r0, r8, ror r1
 ba0:	00000180 	andeq	r0, r0, r0, lsl #3
 ba4:	000001d4 	ldrdeq	r0, [r0], -r4
	...
 bb0:	00000160 	andeq	r0, r0, r0, ror #2
 bb4:	0000016c 	andeq	r0, r0, ip, ror #2
 bb8:	00000170 	andeq	r0, r0, r0, ror r1
 bbc:	00000174 	andeq	r0, r0, r4, ror r1
 bc0:	00000180 	andeq	r0, r0, r0, lsl #3
 bc4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
 bd0:	000001dc 	ldrdeq	r0, [r0], -ip
 bd4:	0000022c 	andeq	r0, r0, ip, lsr #4
 bd8:	00000230 	andeq	r0, r0, r0, lsr r2
 bdc:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
 be8:	0000022c 	andeq	r0, r0, ip, lsr #4
 bec:	00000230 	andeq	r0, r0, r0, lsr r2
 bf0:	0000023c 	andeq	r0, r0, ip, lsr r2
 bf4:	00000284 	andeq	r0, r0, r4, lsl #5
 bf8:	00000288 	andeq	r0, r0, r8, lsl #5
 bfc:	00000298 	muleq	r0, r8, r2
	...
 c08:	00000284 	andeq	r0, r0, r4, lsl #5
 c0c:	00000288 	andeq	r0, r0, r8, lsl #5
 c10:	000002a0 	andeq	r0, r0, r0, lsr #5
 c14:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c18:	000002f4 	strdeq	r0, [r0], -r4
 c1c:	00000300 	andeq	r0, r0, r0, lsl #6
	...
 c28:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c2c:	000002f4 	strdeq	r0, [r0], -r4
 c30:	00000300 	andeq	r0, r0, r0, lsl #6
 c34:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
 c40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c44:	000002f4 	strdeq	r0, [r0], -r4
 c48:	00000300 	andeq	r0, r0, r0, lsl #6
 c4c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 c58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c5c:	000002f4 	strdeq	r0, [r0], -r4
 c60:	00000300 	andeq	r0, r0, r0, lsl #6
 c64:	0000033c 	andeq	r0, r0, ip, lsr r3
 c68:	00000340 	andeq	r0, r0, r0, asr #6
 c6c:	00000344 	andeq	r0, r0, r4, asr #6
 c70:	00000348 	andeq	r0, r0, r8, asr #6
 c74:	0000034c 	andeq	r0, r0, ip, asr #6
	...
 c80:	0000057c 	andeq	r0, r0, ip, ror r5
 c84:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c88:	000005d4 	ldrdeq	r0, [r0], -r4
 c8c:	000005d8 	ldrdeq	r0, [r0], -r8
 c90:	000005dc 	ldrdeq	r0, [r0], -ip
 c94:	000005e0 	andeq	r0, r0, r0, ror #11
	...
 ca0:	00000794 	muleq	r0, r4, r7
 ca4:	000007e8 	andeq	r0, r0, r8, ror #15
 ca8:	000007ec 	andeq	r0, r0, ip, ror #15
 cac:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 cb0:	000007f4 	strdeq	r0, [r0], -r4
 cb4:	000007f8 	strdeq	r0, [r0], -r8
	...
 cc0:	000009c0 	andeq	r0, r0, r0, asr #19
 cc4:	00000a14 	andeq	r0, r0, r4, lsl sl
 cc8:	00000a18 	andeq	r0, r0, r8, lsl sl
 ccc:	00000a1c 	andeq	r0, r0, ip, lsl sl
 cd0:	00000a20 	andeq	r0, r0, r0, lsr #20
 cd4:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
 ce0:	00000134 	andeq	r0, r0, r4, lsr r1
 ce4:	00000160 	andeq	r0, r0, r0, ror #2
 ce8:	00000174 	andeq	r0, r0, r4, ror r1
 cec:	00000190 	muleq	r0, r0, r1
	...
 cf8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 cfc:	00000204 	andeq	r0, r0, r4, lsl #4
 d00:	0000020c 	andeq	r0, r0, ip, lsl #4
 d04:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d10:	000001c8 	andeq	r0, r0, r8, asr #3
 d14:	000001f8 	strdeq	r0, [r0], -r8
 d18:	0000020c 	andeq	r0, r0, ip, lsl #4
 d1c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d28:	00000340 	andeq	r0, r0, r0, asr #6
 d2c:	00000344 	andeq	r0, r0, r4, asr #6
 d30:	00000350 	andeq	r0, r0, r0, asr r3
 d34:	00000354 	andeq	r0, r0, r4, asr r3
 d38:	00000358 	andeq	r0, r0, r8, asr r3
 d3c:	00000374 	andeq	r0, r0, r4, ror r3
	...
 d48:	00000354 	andeq	r0, r0, r4, asr r3
 d4c:	00000358 	andeq	r0, r0, r8, asr r3
 d50:	00000384 	andeq	r0, r0, r4, lsl #7
 d54:	00000388 	andeq	r0, r0, r8, lsl #7
 d58:	00000390 	muleq	r0, r0, r3
 d5c:	000003cc 	andeq	r0, r0, ip, asr #7
	...
 d68:	00000440 	andeq	r0, r0, r0, asr #8
 d6c:	00000448 	andeq	r0, r0, r8, asr #8
 d70:	00000448 	andeq	r0, r0, r8, asr #8
 d74:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 d80:	00000444 	andeq	r0, r0, r4, asr #8
 d84:	00000448 	andeq	r0, r0, r8, asr #8
 d88:	0000044c 	andeq	r0, r0, ip, asr #8
 d8c:	00000450 	andeq	r0, r0, r0, asr r4
 d90:	00000454 	andeq	r0, r0, r4, asr r4
 d94:	00000470 	andeq	r0, r0, r0, ror r4
	...
 da0:	00000450 	andeq	r0, r0, r0, asr r4
 da4:	00000454 	andeq	r0, r0, r4, asr r4
 da8:	00000480 	andeq	r0, r0, r0, lsl #9
 dac:	00000484 	andeq	r0, r0, r4, lsl #9
 db0:	0000048c 	andeq	r0, r0, ip, lsl #9
 db4:	000004c8 	andeq	r0, r0, r8, asr #9
	...
