V3 61
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/addr_reg_cntr_brst_flex 1380114802 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1380114781 \
      LB unisim PH unisim/VCOMPONENTS 1308643377 LB plbv46_slave_burst_v1_01_a
AR plbv46_slave_burst_v1_01_a/addr_reg_cntr_brst_flex/implementation 1380114803 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd \
      EN plbv46_slave_burst_v1_01_a/addr_reg_cntr_brst_flex 1380114802 CP natural \
      CP FDRE CP std_logic CP std_logic_vector \
      CP plbv46_slave_burst_v1_01_a/flex_addr_cntr
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/be_reset_gen 1380114794 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd \
      PB ieee/std_logic_1164 1308643377 LB proc_common_v3_00_a LB unisim \
      PH unisim/VCOMPONENTS 1308643377
AR plbv46_slave_burst_v1_01_a/be_reset_gen/implementation 1380114795 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd \
      EN plbv46_slave_burst_v1_01_a/be_reset_gen 1380114794 CP std_logic \
      CP std_logic_vector
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/burst_support 1380114800 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1380114781 \
      PB proc_common_v3_00_a/ipif_pkg 1380114789 \
      PB proc_common_v3_00_a/family_support 1380114779 \
      EN proc_common_v3_00_a/counter_f 1380114790 LB unisim PH unisim/VCOMPONENTS 1308643377
AR plbv46_slave_burst_v1_01_a/burst_support/implementation 1380114801 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd \
      EN plbv46_slave_burst_v1_01_a/burst_support 1380114800 \
      CP proc_common_v3_00_a/counter_f
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/data_mirror_128 1380114806 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 LB unisim
AR plbv46_slave_burst_v1_01_a/data_mirror_128/implementation 1380114807 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd \
      EN plbv46_slave_burst_v1_01_a/data_mirror_128 1380114806
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/flex_addr_cntr 1380114792 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 LB unisim \
      PH unisim/VCOMPONENTS 1308643377
AR plbv46_slave_burst_v1_01_a/flex_addr_cntr/implementation 1380114793 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd \
      EN plbv46_slave_burst_v1_01_a/flex_addr_cntr 1380114792 CP LUT4 CP MUXCY \
      CP XORCY CP FDRE CP std_logic CP FDRSE
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/plbv46_slave_burst 1380114808 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 \
      PB ieee/std_logic_misc 1308643378 LB proc_common_v3_00_a \
      PB proc_common_v3_00_a/proc_common_pkg 1380114781 \
      PB proc_common_v3_00_a/family_support 1380114779 \
      PB proc_common_v3_00_a/ipif_pkg 1380114789 LB unisim PH unisim/VCOMPONENTS 1308643377 \
      LB plbv46_slave_burst_v1_01_a
AR plbv46_slave_burst_v1_01_a/plbv46_slave_burst/implementation 1380114809 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd \
      EN plbv46_slave_burst_v1_01_a/plbv46_slave_burst 1380114808 \
      CP std_logic_vector CP plbv46_slave_burst_v1_01_a/plb_slave_attachment \
      CP plbv46_slave_burst_v1_01_a/data_mirror_128
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/plb_address_decoder 1380114796 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1380114781 \
      EN proc_common_v3_00_a/pselect_f 1380114784 \
      EN proc_common_v3_00_a/or_gate128 1380114786 \
      PB proc_common_v3_00_a/ipif_pkg 1380114789 \
      PB proc_common_v3_00_a/family_support 1380114779 LB unisim \
      PH unisim/VCOMPONENTS 1308643377
AR plbv46_slave_burst_v1_01_a/plb_address_decoder/IMP 1380114797 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd \
      EN plbv46_slave_burst_v1_01_a/plb_address_decoder 1380114796 CP FDRE \
      CP std_logic_vector CP proc_common_v3_00_a/pselect_f CP integer \
      CP proc_common_v3_00_a/or_gate128
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/plb_slave_attachment 1380114804 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 \
      PB ieee/std_logic_misc 1308643378 LB proc_common_v3_00_a \
      PB proc_common_v3_00_a/proc_common_pkg 1380114781 \
      PB proc_common_v3_00_a/ipif_pkg 1380114789 \
      PB proc_common_v3_00_a/family_support 1380114779 LB unisim \
      PH unisim/VCOMPONENTS 1308643377 LB plbv46_slave_burst_v1_01_a
AR plbv46_slave_burst_v1_01_a/plb_slave_attachment/implementation 1380114805 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd \
      EN plbv46_slave_burst_v1_01_a/plb_slave_attachment 1380114804 \
      CP plbv46_slave_burst_v1_01_a/be_reset_gen \
      CP plbv46_slave_burst_v1_01_a/plb_address_decoder CP PLB_ADDR_CNTRL_STATES \
      CP std_logic CP FDRSE CP IPIF_WR_CNTRL_STATES CP PLB_WRDATA_CNTRL_STATES \
      CP std_logic_vector CP FDR CP plbv46_slave_burst_v1_01_a/wr_buffer CP integer \
      CP plbv46_slave_burst_v1_01_a/burst_support \
      CP plbv46_slave_burst_v1_01_a/addr_reg_cntr_brst_flex \
      CP proc_common_v3_00_a/counter_f
FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd 2011/06/21.17:08:26 O.61xd
EN plbv46_slave_burst_v1_01_a/wr_buffer 1380114798 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd \
      PB ieee/std_logic_1164 1308643377 PB ieee/NUMERIC_STD 1308643378 \
      PB ieee/std_logic_misc 1308643378 LB proc_common_v3_00_a \
      PB proc_common_v3_00_a/family_support 1380114779 LB unisim \
      PH unisim/VCOMPONENTS 1308643377
AR plbv46_slave_burst_v1_01_a/wr_buffer/imp 1380114799 \
      FL C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd \
      EN plbv46_slave_burst_v1_01_a/wr_buffer 1380114798 CP std_logic_vector \
      CP std_logic CP FDR CP MUXCY_L CP XORCY CP FDRE CP SRL16E CP LUT3 CP SRLC16E \
      CP MUXF5 CP MUXF6 CP dataType
