#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000011cfae0 .scope module, "caminho_tb" "caminho_tb" 2 3;
 .timescale 0 0;
v0000000001328ac0_0 .var "clk_tb", 0 0;
v0000000001328840_0 .net "display1", 6 0, v00000000013121f0_0;  1 drivers
v0000000001327bc0_0 .net "display2", 6 0, v0000000001312dd0_0;  1 drivers
v0000000001327a80_0 .net "display3", 6 0, v0000000001313a50_0;  1 drivers
v0000000001327300_0 .net "display4", 6 0, v0000000001312ab0_0;  1 drivers
v0000000001327ee0_0 .net "display5", 6 0, v0000000001312e70_0;  1 drivers
v0000000001327f80_0 .net "final", 3 0, v0000000001325a70_0;  1 drivers
v00000000013274e0_0 .net "mem0", 31 0, v0000000001313c30_0;  1 drivers
v0000000001328700_0 .net "mem1", 31 0, v0000000001312d30_0;  1 drivers
v0000000001327b20_0 .net "mem10", 31 0, v0000000001313230_0;  1 drivers
v0000000001328020_0 .net "mem11", 31 0, v00000000013128d0_0;  1 drivers
v00000000013280c0_0 .net "mem12", 31 0, v00000000013125b0_0;  1 drivers
v0000000001328b60_0 .net "mem13", 31 0, v0000000001312470_0;  1 drivers
v000000000132a530_0 .net "mem14", 31 0, v0000000001312970_0;  1 drivers
v000000000132af30_0 .net "mem15", 31 0, v00000000013134b0_0;  1 drivers
v000000000132a990_0 .net "mem16", 31 0, v00000000013132d0_0;  1 drivers
v00000000013296d0_0 .net "mem17", 31 0, v0000000001313cd0_0;  1 drivers
v0000000001329b30_0 .net "mem18", 31 0, v0000000001313e10_0;  1 drivers
v000000000132a8f0_0 .net "mem19", 31 0, v0000000001313550_0;  1 drivers
v0000000001329630_0 .net "mem2", 31 0, v0000000001313370_0;  1 drivers
v000000000132adf0_0 .net "mem20", 31 0, v00000000013135f0_0;  1 drivers
v000000000132b070_0 .net "mem21", 31 0, v0000000001313910_0;  1 drivers
v000000000132a3f0_0 .net "mem22", 31 0, v0000000001313ff0_0;  1 drivers
v000000000132a5d0_0 .net "mem23", 31 0, v00000000013139b0_0;  1 drivers
v000000000132a670_0 .net "mem24", 31 0, v00000000013123d0_0;  1 drivers
v000000000132aad0_0 .net "mem25", 31 0, v0000000001313b90_0;  1 drivers
v000000000132b110_0 .net "mem26", 31 0, v0000000001313f50_0;  1 drivers
v000000000132acb0_0 .net "mem27", 31 0, v000000000131d220_0;  1 drivers
v000000000132a0d0_0 .net "mem28", 31 0, v000000000131db80_0;  1 drivers
v0000000001329810_0 .net "mem29", 31 0, v000000000131ed00_0;  1 drivers
v0000000001329770_0 .net "mem3", 31 0, v000000000131ee40_0;  1 drivers
v0000000001329a90_0 .net "mem30", 31 0, v000000000131d900_0;  1 drivers
v00000000013299f0_0 .net "mem31", 31 0, v000000000131d7c0_0;  1 drivers
v0000000001329590_0 .net "mem4", 31 0, v000000000131dc20_0;  1 drivers
v0000000001329450_0 .net "mem5", 31 0, v000000000131d4a0_0;  1 drivers
v0000000001329310_0 .net "mem6", 31 0, v000000000131d540_0;  1 drivers
v000000000132afd0_0 .net "mem7", 31 0, v000000000131d9a0_0;  1 drivers
v00000000013298b0_0 .net "mem8", 31 0, v000000000131d360_0;  1 drivers
v000000000132a030_0 .net "mem9", 31 0, v000000000131e4e0_0;  1 drivers
v000000000132ad50_0 .net "reg0", 31 0, v000000000131dea0_0;  1 drivers
v000000000132a7b0_0 .net "reg1", 31 0, v000000000131dd60_0;  1 drivers
v0000000001329d10_0 .net "reg10", 31 0, v000000000131ef80_0;  1 drivers
v0000000001329950_0 .net "reg11", 31 0, v000000000131e760_0;  1 drivers
v0000000001329270_0 .net "reg12", 31 0, v000000000131e440_0;  1 drivers
v00000000013294f0_0 .net "reg13", 31 0, v000000000131e1c0_0;  1 drivers
v000000000132ae90_0 .net "reg14", 31 0, v000000000131e120_0;  1 drivers
v00000000013293b0_0 .net "reg15", 31 0, v000000000131d720_0;  1 drivers
v000000000132ab70_0 .net "reg16", 31 0, v000000000131e620_0;  1 drivers
v0000000001329ef0_0 .net "reg17", 31 0, v000000000131ebc0_0;  1 drivers
v0000000001329db0_0 .net "reg18", 31 0, v000000000131f020_0;  1 drivers
v0000000001329bd0_0 .net "reg19", 31 0, v000000000131dfe0_0;  1 drivers
v0000000001329f90_0 .net "reg2", 31 0, v000000000131e580_0;  1 drivers
v0000000001329c70_0 .net "reg20", 31 0, v000000000131e080_0;  1 drivers
v0000000001329e50_0 .net "reg21", 31 0, v000000000131e8a0_0;  1 drivers
v000000000132a170_0 .net "reg22", 31 0, v000000000131e940_0;  1 drivers
v000000000132a210_0 .net "reg23", 31 0, v000000000131e9e0_0;  1 drivers
v000000000132a2b0_0 .net "reg24", 31 0, v000000000131f730_0;  1 drivers
v000000000132a350_0 .net "reg25", 31 0, v00000000013209f0_0;  1 drivers
v000000000132a490_0 .net "reg26", 31 0, v000000000131fa50_0;  1 drivers
v000000000132a710_0 .net "reg27", 31 0, v000000000131f4b0_0;  1 drivers
v000000000132a850_0 .net "reg28", 31 0, v0000000001320950_0;  1 drivers
v000000000132aa30_0 .net "reg29", 31 0, v0000000001320270_0;  1 drivers
v000000000132ac10_0 .net "reg3", 31 0, v000000000131f910_0;  1 drivers
v000000000132c0e0_0 .net "reg30", 31 0, v000000000131fc30_0;  1 drivers
v000000000132bf00_0 .net "reg31", 31 0, v000000000131feb0_0;  1 drivers
v000000000132ba00_0 .net "reg4", 31 0, v0000000001320e50_0;  1 drivers
v000000000132ca40_0 .net "reg5", 31 0, v000000000131f7d0_0;  1 drivers
v000000000132c040_0 .net "reg6", 31 0, v0000000001320ef0_0;  1 drivers
v000000000132baa0_0 .net "reg7", 31 0, v0000000001320a90_0;  1 drivers
v000000000132bb40_0 .net "reg8", 31 0, v000000000131f690_0;  1 drivers
v000000000132b3c0_0 .net "reg9", 31 0, v000000000131faf0_0;  1 drivers
v000000000132bdc0_0 .var "rst_tb", 0 0;
S_00000000012a2650 .scope module, "main" "main" 2 15, 3 10 0, S_00000000011cfae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "reg0";
    .port_info 3 /OUTPUT 32 "reg1";
    .port_info 4 /OUTPUT 32 "reg2";
    .port_info 5 /OUTPUT 32 "reg3";
    .port_info 6 /OUTPUT 32 "reg4";
    .port_info 7 /OUTPUT 32 "reg5";
    .port_info 8 /OUTPUT 32 "reg6";
    .port_info 9 /OUTPUT 32 "reg7";
    .port_info 10 /OUTPUT 32 "reg8";
    .port_info 11 /OUTPUT 32 "reg9";
    .port_info 12 /OUTPUT 32 "reg10";
    .port_info 13 /OUTPUT 32 "reg11";
    .port_info 14 /OUTPUT 32 "reg12";
    .port_info 15 /OUTPUT 32 "reg13";
    .port_info 16 /OUTPUT 32 "reg14";
    .port_info 17 /OUTPUT 32 "reg15";
    .port_info 18 /OUTPUT 32 "reg16";
    .port_info 19 /OUTPUT 32 "reg17";
    .port_info 20 /OUTPUT 32 "reg18";
    .port_info 21 /OUTPUT 32 "reg19";
    .port_info 22 /OUTPUT 32 "reg20";
    .port_info 23 /OUTPUT 32 "reg21";
    .port_info 24 /OUTPUT 32 "reg22";
    .port_info 25 /OUTPUT 32 "reg23";
    .port_info 26 /OUTPUT 32 "reg24";
    .port_info 27 /OUTPUT 32 "reg25";
    .port_info 28 /OUTPUT 32 "reg26";
    .port_info 29 /OUTPUT 32 "reg27";
    .port_info 30 /OUTPUT 32 "reg28";
    .port_info 31 /OUTPUT 32 "reg29";
    .port_info 32 /OUTPUT 32 "reg30";
    .port_info 33 /OUTPUT 32 "reg31";
    .port_info 34 /OUTPUT 32 "mem0";
    .port_info 35 /OUTPUT 32 "mem1";
    .port_info 36 /OUTPUT 32 "mem2";
    .port_info 37 /OUTPUT 32 "mem3";
    .port_info 38 /OUTPUT 32 "mem4";
    .port_info 39 /OUTPUT 32 "mem5";
    .port_info 40 /OUTPUT 32 "mem6";
    .port_info 41 /OUTPUT 32 "mem7";
    .port_info 42 /OUTPUT 32 "mem8";
    .port_info 43 /OUTPUT 32 "mem9";
    .port_info 44 /OUTPUT 32 "mem10";
    .port_info 45 /OUTPUT 32 "mem11";
    .port_info 46 /OUTPUT 32 "mem12";
    .port_info 47 /OUTPUT 32 "mem13";
    .port_info 48 /OUTPUT 32 "mem14";
    .port_info 49 /OUTPUT 32 "mem15";
    .port_info 50 /OUTPUT 32 "mem16";
    .port_info 51 /OUTPUT 32 "mem17";
    .port_info 52 /OUTPUT 32 "mem18";
    .port_info 53 /OUTPUT 32 "mem19";
    .port_info 54 /OUTPUT 32 "mem20";
    .port_info 55 /OUTPUT 32 "mem21";
    .port_info 56 /OUTPUT 32 "mem22";
    .port_info 57 /OUTPUT 32 "mem23";
    .port_info 58 /OUTPUT 32 "mem24";
    .port_info 59 /OUTPUT 32 "mem25";
    .port_info 60 /OUTPUT 32 "mem26";
    .port_info 61 /OUTPUT 32 "mem27";
    .port_info 62 /OUTPUT 32 "mem28";
    .port_info 63 /OUTPUT 32 "mem29";
    .port_info 64 /OUTPUT 32 "mem30";
    .port_info 65 /OUTPUT 32 "mem31";
    .port_info 66 /OUTPUT 7 "display1";
    .port_info 67 /OUTPUT 7 "display2";
    .port_info 68 /OUTPUT 7 "display3";
    .port_info 69 /OUTPUT 7 "display4";
    .port_info 70 /OUTPUT 7 "display5";
    .port_info 71 /OUTPUT 4 "final";
P_00000000011c3190 .param/l "AUX1" 0 3 79, C4<0101>;
P_00000000011c31c8 .param/l "AUX2" 0 3 80, C4<1111>;
P_00000000011c3200 .param/l "AUX3" 0 3 83, C4<0110>;
P_00000000011c3238 .param/l "AUX4" 0 3 84, C4<0111>;
P_00000000011c3270 .param/l "EX" 0 3 78, C4<0010>;
P_00000000011c32a8 .param/l "FIM" 0 3 86, C4<1001>;
P_00000000011c32e0 .param/l "ID" 0 3 77, C4<0001>;
P_00000000011c3318 .param/l "IF" 0 3 76, C4<0000>;
P_00000000011c3350 .param/l "MEM" 0 3 81, C4<0011>;
P_00000000011c3388 .param/l "SUMPC" 0 3 85, C4<1000>;
P_00000000011c33c0 .param/l "WB" 0 3 82, C4<0100>;
v000000000131f5f0_0 .net "alucontrol", 3 0, v0000000001320bd0_0;  1 drivers
v000000000131f2d0_0 .net "aluresult1", 0 0, v000000000127d500_0;  1 drivers
v000000000131ff50_0 .net "aluresult2", 31 0, v000000000127ddc0_0;  1 drivers
v000000000131fd70_0 .net "alusrc", 0 0, v0000000001320310_0;  1 drivers
v000000000131f410_0 .net "branch", 0 0, v0000000001320450_0;  1 drivers
v000000000131fff0_0 .net "clk", 0 0, v0000000001328ac0_0;  1 drivers
v00000000013204f0_0 .net "display1", 6 0, v00000000013121f0_0;  alias, 1 drivers
v0000000001320130_0 .net "display2", 6 0, v0000000001312dd0_0;  alias, 1 drivers
v0000000001320590_0 .net "display3", 6 0, v0000000001313a50_0;  alias, 1 drivers
v00000000013206d0_0 .net "display4", 6 0, v0000000001312ab0_0;  alias, 1 drivers
v0000000001320770_0 .net "display5", 6 0, v0000000001312e70_0;  alias, 1 drivers
v0000000001326bf0_0 .var "estado", 3 0;
v0000000001325a70_0 .var "final", 3 0;
v00000000013263d0_0 .net "funct3", 2 0, v0000000001312290_0;  1 drivers
v0000000001325930_0 .net "funct7", 6 0, v0000000001312650_0;  1 drivers
v0000000001326330_0 .net "immediate", 11 0, v0000000001313730_0;  1 drivers
v0000000001325430_0 .net "instrucao", 31 0, v0000000001312510_0;  1 drivers
v0000000001327050_0 .net "mem0", 31 0, v0000000001313c30_0;  alias, 1 drivers
v0000000001325b10_0 .net "mem1", 31 0, v0000000001312d30_0;  alias, 1 drivers
v00000000013259d0_0 .net "mem10", 31 0, v0000000001313230_0;  alias, 1 drivers
v0000000001325610_0 .net "mem11", 31 0, v00000000013128d0_0;  alias, 1 drivers
v00000000013254d0_0 .net "mem12", 31 0, v00000000013125b0_0;  alias, 1 drivers
v0000000001326e70_0 .net "mem13", 31 0, v0000000001312470_0;  alias, 1 drivers
v0000000001325f70_0 .net "mem14", 31 0, v0000000001312970_0;  alias, 1 drivers
v0000000001326510_0 .net "mem15", 31 0, v00000000013134b0_0;  alias, 1 drivers
v0000000001325cf0_0 .net "mem16", 31 0, v00000000013132d0_0;  alias, 1 drivers
v0000000001326470_0 .net "mem17", 31 0, v0000000001313cd0_0;  alias, 1 drivers
v00000000013265b0_0 .net "mem18", 31 0, v0000000001313e10_0;  alias, 1 drivers
v0000000001326a10_0 .net "mem19", 31 0, v0000000001313550_0;  alias, 1 drivers
v0000000001326150_0 .net "mem2", 31 0, v0000000001313370_0;  alias, 1 drivers
v0000000001325e30_0 .net "mem20", 31 0, v00000000013135f0_0;  alias, 1 drivers
v0000000001326b50_0 .net "mem21", 31 0, v0000000001313910_0;  alias, 1 drivers
v0000000001325d90_0 .net "mem22", 31 0, v0000000001313ff0_0;  alias, 1 drivers
v00000000013266f0_0 .net "mem23", 31 0, v00000000013139b0_0;  alias, 1 drivers
v00000000013270f0_0 .net "mem24", 31 0, v00000000013123d0_0;  alias, 1 drivers
v0000000001325570_0 .net "mem25", 31 0, v0000000001313b90_0;  alias, 1 drivers
v0000000001326970_0 .net "mem26", 31 0, v0000000001313f50_0;  alias, 1 drivers
v0000000001326f10_0 .net "mem27", 31 0, v000000000131d220_0;  alias, 1 drivers
v0000000001325250_0 .net "mem28", 31 0, v000000000131db80_0;  alias, 1 drivers
v0000000001325750_0 .net "mem29", 31 0, v000000000131ed00_0;  alias, 1 drivers
v0000000001326d30_0 .net "mem3", 31 0, v000000000131ee40_0;  alias, 1 drivers
v0000000001326650_0 .net "mem30", 31 0, v000000000131d900_0;  alias, 1 drivers
v0000000001326dd0_0 .net "mem31", 31 0, v000000000131d7c0_0;  alias, 1 drivers
v0000000001326790_0 .net "mem4", 31 0, v000000000131dc20_0;  alias, 1 drivers
v00000000013252f0_0 .net "mem5", 31 0, v000000000131d4a0_0;  alias, 1 drivers
v0000000001326830_0 .net "mem6", 31 0, v000000000131d540_0;  alias, 1 drivers
v0000000001325c50_0 .net "mem7", 31 0, v000000000131d9a0_0;  alias, 1 drivers
v0000000001326fb0_0 .net "mem8", 31 0, v000000000131d360_0;  alias, 1 drivers
v0000000001325390_0 .net "mem9", 31 0, v000000000131e4e0_0;  alias, 1 drivers
v0000000001326ab0_0 .net "memread", 0 0, v00000000013201d0_0;  1 drivers
v00000000013268d0_0 .net "memtoreg", 0 0, v000000000131fcd0_0;  1 drivers
v0000000001325890_0 .net "memwrite", 0 0, v0000000001320b30_0;  1 drivers
v0000000001325ed0_0 .net "negativo", 0 0, v0000000001313690_0;  1 drivers
v0000000001325bb0_0 .net "opcode", 6 0, v00000000013137d0_0;  1 drivers
v0000000001326010_0 .net "pc", 31 0, v00000000013210d0_0;  1 drivers
v00000000013257f0_0 .net "pcsrc", 0 0, L_0000000001232510;  1 drivers
v00000000013260b0_0 .net "rd", 4 0, v0000000001313050_0;  1 drivers
v00000000013256b0_0 .net "readdata1R", 31 0, L_0000000001231f60;  1 drivers
v0000000001326c90_0 .net "readdata2R", 31 0, L_00000000012326d0;  1 drivers
v0000000001326290_0 .net "reddataM", 31 0, v000000000131df40_0;  1 drivers
v00000000013261f0_0 .net "reg0", 31 0, v000000000131dea0_0;  alias, 1 drivers
v00000000013287a0_0 .net "reg1", 31 0, v000000000131dd60_0;  alias, 1 drivers
v0000000001327d00_0 .net "reg10", 31 0, v000000000131ef80_0;  alias, 1 drivers
v00000000013276c0_0 .net "reg11", 31 0, v000000000131e760_0;  alias, 1 drivers
v0000000001328f20_0 .net "reg12", 31 0, v000000000131e440_0;  alias, 1 drivers
v00000000013273a0_0 .net "reg13", 31 0, v000000000131e1c0_0;  alias, 1 drivers
v0000000001328c00_0 .net "reg14", 31 0, v000000000131e120_0;  alias, 1 drivers
v0000000001329060_0 .net "reg15", 31 0, v000000000131d720_0;  alias, 1 drivers
v0000000001328200_0 .net "reg16", 31 0, v000000000131e620_0;  alias, 1 drivers
v0000000001327580_0 .net "reg17", 31 0, v000000000131ebc0_0;  alias, 1 drivers
v0000000001327440_0 .net "reg18", 31 0, v000000000131f020_0;  alias, 1 drivers
v00000000013283e0_0 .net "reg19", 31 0, v000000000131dfe0_0;  alias, 1 drivers
v0000000001327620_0 .net "reg2", 31 0, v000000000131e580_0;  alias, 1 drivers
v0000000001328ca0_0 .net "reg20", 31 0, v000000000131e080_0;  alias, 1 drivers
v0000000001328d40_0 .net "reg21", 31 0, v000000000131e8a0_0;  alias, 1 drivers
v00000000013288e0_0 .net "reg22", 31 0, v000000000131e940_0;  alias, 1 drivers
v0000000001328de0_0 .net "reg23", 31 0, v000000000131e9e0_0;  alias, 1 drivers
v0000000001328660_0 .net "reg24", 31 0, v000000000131f730_0;  alias, 1 drivers
v0000000001328160_0 .net "reg25", 31 0, v00000000013209f0_0;  alias, 1 drivers
v0000000001328980_0 .net "reg26", 31 0, v000000000131fa50_0;  alias, 1 drivers
v0000000001328e80_0 .net "reg27", 31 0, v000000000131f4b0_0;  alias, 1 drivers
v0000000001327760_0 .net "reg28", 31 0, v0000000001320950_0;  alias, 1 drivers
v0000000001327940_0 .net "reg29", 31 0, v0000000001320270_0;  alias, 1 drivers
v00000000013282a0_0 .net "reg3", 31 0, v000000000131f910_0;  alias, 1 drivers
v0000000001328340_0 .net "reg30", 31 0, v000000000131fc30_0;  alias, 1 drivers
v0000000001327800_0 .net "reg31", 31 0, v000000000131feb0_0;  alias, 1 drivers
v0000000001327da0_0 .net "reg4", 31 0, v0000000001320e50_0;  alias, 1 drivers
v0000000001328fc0_0 .net "reg5", 31 0, v000000000131f7d0_0;  alias, 1 drivers
v0000000001327e40_0 .net "reg6", 31 0, v0000000001320ef0_0;  alias, 1 drivers
v00000000013285c0_0 .net "reg7", 31 0, v0000000001320a90_0;  alias, 1 drivers
v0000000001329100_0 .net "reg8", 31 0, v000000000131f690_0;  alias, 1 drivers
v0000000001328480_0 .net "reg9", 31 0, v000000000131faf0_0;  alias, 1 drivers
v00000000013279e0_0 .net "regiwrite", 0 0, v0000000001320f90_0;  1 drivers
v0000000001327c60_0 .net "rs1", 4 0, v00000000013126f0_0;  1 drivers
v0000000001328a20_0 .net "rs2", 4 0, v0000000001313eb0_0;  1 drivers
v0000000001327260_0 .net "rst", 0 0, v000000000132bdc0_0;  1 drivers
v0000000001328520_0 .net "tipo", 2 0, v0000000001312330_0;  1 drivers
v00000000013278a0_0 .net "writedataR", 31 0, v000000000131e300_0;  1 drivers
L_000000000132c9a0 .part v00000000013210d0_0, 0, 4;
L_000000000132ce00 .part v00000000013210d0_0, 4, 4;
L_000000000132b460 .part v000000000131f7d0_0, 0, 4;
L_000000000132cea0 .part v000000000131f7d0_0, 4, 4;
S_0000000001214a10 .scope module, "alu" "alu" 3 118, 4 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_0000000001232510 .functor AND 1, v000000000127d500_0, v0000000001320450_0, C4<1>, C4<1>;
v000000000127daa0_0 .net "alucontrol", 3 0, v0000000001320bd0_0;  alias, 1 drivers
v000000000127d500_0 .var "aluresult1", 0 0;
v000000000127ddc0_0 .var "aluresult2", 31 0;
v000000000127dfa0_0 .net "alusrc", 0 0, v0000000001320310_0;  alias, 1 drivers
v000000000127db40_0 .net "branch", 0 0, v0000000001320450_0;  alias, 1 drivers
v000000000127e040_0 .net "clk", 0 0, v0000000001328ac0_0;  alias, 1 drivers
v000000000127d6e0_0 .net "estado", 3 0, v0000000001326bf0_0;  1 drivers
v000000000127da00_0 .net "immediate", 11 0, v0000000001313730_0;  alias, 1 drivers
v000000000127df00_0 .net "negativo", 0 0, v0000000001313690_0;  alias, 1 drivers
v000000000127dc80_0 .net "pcsrc", 0 0, L_0000000001232510;  alias, 1 drivers
v000000000127e0e0_0 .net "readdata1R", 31 0, L_0000000001231f60;  alias, 1 drivers
v000000000127d280_0 .net "readdata2R", 31 0, L_00000000012326d0;  alias, 1 drivers
E_00000000012a9d80 .event posedge, v000000000127e040_0;
S_00000000011ef900 .scope module, "decodificacao" "decodificacao" 3 102, 5 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v000000000127d320_0 .net "clk", 0 0, v0000000001328ac0_0;  alias, 1 drivers
v000000000127d640_0 .net "estado", 3 0, v0000000001326bf0_0;  alias, 1 drivers
v0000000001312290_0 .var "funct3", 2 0;
v0000000001312650_0 .var "funct7", 6 0;
v0000000001313730_0 .var "immediate", 11 0;
v0000000001312fb0_0 .net "instrucao", 31 0, v0000000001312510_0;  alias, 1 drivers
v0000000001313690_0 .var "negativo", 0 0;
v00000000013137d0_0 .var "opcode", 6 0;
v0000000001313050_0 .var "rd", 4 0;
v00000000013126f0_0 .var "rs1", 4 0;
v0000000001313eb0_0 .var "rs2", 4 0;
v0000000001312330_0 .var "tipo", 2 0;
S_00000000011efb60 .scope module, "display" "display" 3 130, 6 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "pc1";
    .port_info 1 /INPUT 4 "pc2";
    .port_info 2 /INPUT 4 "x5part1";
    .port_info 3 /INPUT 4 "x5part2";
    .port_info 4 /INPUT 4 "final";
    .port_info 5 /OUTPUT 7 "display1";
    .port_info 6 /OUTPUT 7 "display2";
    .port_info 7 /OUTPUT 7 "display3";
    .port_info 8 /OUTPUT 7 "display4";
    .port_info 9 /OUTPUT 7 "display5";
v00000000013121f0_0 .var "display1", 6 0;
v0000000001312dd0_0 .var "display2", 6 0;
v0000000001313a50_0 .var "display3", 6 0;
v0000000001312ab0_0 .var "display4", 6 0;
v0000000001312e70_0 .var "display5", 6 0;
v0000000001312a10_0 .net "final", 3 0, v0000000001325a70_0;  alias, 1 drivers
v0000000001312790_0 .net "pc1", 3 0, L_000000000132c9a0;  1 drivers
v0000000001312830_0 .net "pc2", 3 0, L_000000000132ce00;  1 drivers
v0000000001312b50_0 .net "x5part1", 3 0, L_000000000132b460;  1 drivers
v0000000001313410_0 .net "x5part2", 3 0, L_000000000132cea0;  1 drivers
E_00000000012a9f80/0 .event edge, v0000000001312790_0, v0000000001312830_0, v0000000001312b50_0, v0000000001313410_0;
E_00000000012a9f80/1 .event edge, v0000000001312a10_0;
E_00000000012a9f80 .event/or E_00000000012a9f80/0, E_00000000012a9f80/1;
S_0000000001214140 .scope module, "lerinstrucao" "lerinstrucao" 3 100, 7 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
    .port_info 4 /INPUT 1 "rst";
v0000000001313870_0 .net "clk", 0 0, v0000000001328ac0_0;  alias, 1 drivers
v0000000001313d70_0 .net "estado", 3 0, v0000000001326bf0_0;  alias, 1 drivers
v0000000001312510_0 .var "instrucao", 31 0;
v0000000001312f10 .array "instrucoes", 8 0, 31 0;
v0000000001313190_0 .net "pc", 31 0, v00000000013210d0_0;  alias, 1 drivers
v0000000001314090_0 .net "rst", 0 0, v000000000132bdc0_0;  alias, 1 drivers
S_00000000012142d0 .scope module, "memoria" "memoria" 3 122, 8 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
    .port_info 41 /INPUT 1 "rst";
v0000000001312bf0_0 .net "aluresult2", 31 0, v000000000127ddc0_0;  alias, 1 drivers
v0000000001312c90_0 .net "clk", 0 0, v0000000001328ac0_0;  alias, 1 drivers
v00000000013130f0_0 .net "estado", 3 0, v0000000001326bf0_0;  alias, 1 drivers
v0000000001313af0_0 .net "immediate", 11 0, v0000000001313730_0;  alias, 1 drivers
v0000000001313c30_0 .var "mem0", 31 0;
v0000000001312d30_0 .var "mem1", 31 0;
v0000000001313230_0 .var "mem10", 31 0;
v00000000013128d0_0 .var "mem11", 31 0;
v00000000013125b0_0 .var "mem12", 31 0;
v0000000001312470_0 .var "mem13", 31 0;
v0000000001312970_0 .var "mem14", 31 0;
v00000000013134b0_0 .var "mem15", 31 0;
v00000000013132d0_0 .var "mem16", 31 0;
v0000000001313cd0_0 .var "mem17", 31 0;
v0000000001313e10_0 .var "mem18", 31 0;
v0000000001313550_0 .var "mem19", 31 0;
v0000000001313370_0 .var "mem2", 31 0;
v00000000013135f0_0 .var "mem20", 31 0;
v0000000001313910_0 .var "mem21", 31 0;
v0000000001313ff0_0 .var "mem22", 31 0;
v00000000013139b0_0 .var "mem23", 31 0;
v00000000013123d0_0 .var "mem24", 31 0;
v0000000001313b90_0 .var "mem25", 31 0;
v0000000001313f50_0 .var "mem26", 31 0;
v000000000131d220_0 .var "mem27", 31 0;
v000000000131db80_0 .var "mem28", 31 0;
v000000000131ed00_0 .var "mem29", 31 0;
v000000000131ee40_0 .var "mem3", 31 0;
v000000000131d900_0 .var "mem30", 31 0;
v000000000131d7c0_0 .var "mem31", 31 0;
v000000000131dc20_0 .var "mem4", 31 0;
v000000000131d4a0_0 .var "mem5", 31 0;
v000000000131d540_0 .var "mem6", 31 0;
v000000000131d9a0_0 .var "mem7", 31 0;
v000000000131d360_0 .var "mem8", 31 0;
v000000000131e4e0_0 .var "mem9", 31 0;
v000000000131d400 .array "memoria", 31 0, 31 0;
v000000000131d860_0 .net "memread", 0 0, v00000000013201d0_0;  alias, 1 drivers
v000000000131d5e0_0 .net "memwrite", 0 0, v0000000001320b30_0;  alias, 1 drivers
v000000000131de00_0 .net "readdata2R", 31 0, L_00000000012326d0;  alias, 1 drivers
v000000000131df40_0 .var "reddataM", 31 0;
v000000000131ec60_0 .net "rst", 0 0, v000000000132bdc0_0;  alias, 1 drivers
v000000000131e300_0 .var "writedataR", 31 0;
S_0000000001214460 .scope module, "registradores" "registradores" 3 110, 9 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
    .port_info 43 /INPUT 1 "rst";
L_0000000001231f60 .functor BUFZ 32, L_000000000132bc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000012326d0 .functor BUFZ 32, L_000000000132bbe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000131dcc0_0 .net *"_ivl_0", 31 0, L_000000000132bc80;  1 drivers
v000000000131da40_0 .net *"_ivl_10", 6 0, L_000000000132bd20;  1 drivers
L_000000000132d6a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000131eda0_0 .net *"_ivl_13", 1 0, L_000000000132d6a0;  1 drivers
v000000000131d680_0 .net *"_ivl_2", 6 0, L_000000000132cae0;  1 drivers
L_000000000132d658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000131d2c0_0 .net *"_ivl_5", 1 0, L_000000000132d658;  1 drivers
v000000000131eee0_0 .net *"_ivl_8", 31 0, L_000000000132bbe0;  1 drivers
v000000000131e800 .array "bancoregistradores", 31 0, 31 0;
v000000000131dae0_0 .net "clk", 0 0, v0000000001328ac0_0;  alias, 1 drivers
v000000000131e260_0 .net "estado", 3 0, v0000000001326bf0_0;  alias, 1 drivers
v000000000131e3a0_0 .net "memtoreg", 0 0, v000000000131fcd0_0;  alias, 1 drivers
v000000000131eb20_0 .net "rd", 4 0, v0000000001313050_0;  alias, 1 drivers
v000000000131ea80_0 .net "readdata1R", 31 0, L_0000000001231f60;  alias, 1 drivers
v000000000131f0c0_0 .net "readdata2R", 31 0, L_00000000012326d0;  alias, 1 drivers
v000000000131e6c0_0 .net "reddataM", 31 0, v000000000131df40_0;  alias, 1 drivers
v000000000131dea0_0 .var "reg0", 31 0;
v000000000131dd60_0 .var "reg1", 31 0;
v000000000131ef80_0 .var "reg10", 31 0;
v000000000131e760_0 .var "reg11", 31 0;
v000000000131e440_0 .var "reg12", 31 0;
v000000000131e1c0_0 .var "reg13", 31 0;
v000000000131e120_0 .var "reg14", 31 0;
v000000000131d720_0 .var "reg15", 31 0;
v000000000131e620_0 .var "reg16", 31 0;
v000000000131ebc0_0 .var "reg17", 31 0;
v000000000131f020_0 .var "reg18", 31 0;
v000000000131dfe0_0 .var "reg19", 31 0;
v000000000131e580_0 .var "reg2", 31 0;
v000000000131e080_0 .var "reg20", 31 0;
v000000000131e8a0_0 .var "reg21", 31 0;
v000000000131e940_0 .var "reg22", 31 0;
v000000000131e9e0_0 .var "reg23", 31 0;
v000000000131f730_0 .var "reg24", 31 0;
v00000000013209f0_0 .var "reg25", 31 0;
v000000000131fa50_0 .var "reg26", 31 0;
v000000000131f4b0_0 .var "reg27", 31 0;
v0000000001320950_0 .var "reg28", 31 0;
v0000000001320270_0 .var "reg29", 31 0;
v000000000131f910_0 .var "reg3", 31 0;
v000000000131fc30_0 .var "reg30", 31 0;
v000000000131feb0_0 .var "reg31", 31 0;
v0000000001320e50_0 .var "reg4", 31 0;
v000000000131f7d0_0 .var "reg5", 31 0;
v0000000001320ef0_0 .var "reg6", 31 0;
v0000000001320a90_0 .var "reg7", 31 0;
v000000000131f690_0 .var "reg8", 31 0;
v000000000131faf0_0 .var "reg9", 31 0;
v00000000013208b0_0 .net "regiwrite", 0 0, v0000000001320f90_0;  alias, 1 drivers
v0000000001320c70_0 .net "rs1", 4 0, v00000000013126f0_0;  alias, 1 drivers
v000000000131fe10_0 .net "rs2", 4 0, v0000000001313eb0_0;  alias, 1 drivers
v000000000131fb90_0 .net "rst", 0 0, v000000000132bdc0_0;  alias, 1 drivers
v0000000001320d10_0 .net "writedataR", 31 0, v000000000131e300_0;  alias, 1 drivers
L_000000000132bc80 .array/port v000000000131e800, L_000000000132cae0;
L_000000000132cae0 .concat [ 5 2 0 0], v00000000013126f0_0, L_000000000132d658;
L_000000000132bbe0 .array/port v000000000131e800, L_000000000132bd20;
L_000000000132bd20 .concat [ 5 2 0 0], v0000000001313eb0_0, L_000000000132d6a0;
S_00000000011e4b80 .scope module, "sinaisdecontrole" "sinaisdecontrole" 3 106, 10 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v0000000001320bd0_0 .var "alucontrol", 3 0;
v0000000001320310_0 .var "alusrc", 0 0;
v0000000001320450_0 .var "branch", 0 0;
v0000000001320810_0 .net "clk", 0 0, v0000000001328ac0_0;  alias, 1 drivers
v000000000131f370_0 .net "estado", 3 0, v0000000001326bf0_0;  alias, 1 drivers
v0000000001320db0_0 .net "funct3", 2 0, v0000000001312290_0;  alias, 1 drivers
v0000000001321030_0 .net "funct7", 6 0, v0000000001312650_0;  alias, 1 drivers
v00000000013201d0_0 .var "memread", 0 0;
v000000000131fcd0_0 .var "memtoreg", 0 0;
v0000000001320b30_0 .var "memwrite", 0 0;
v0000000001320f90_0 .var "regiwrite", 0 0;
v00000000013203b0_0 .net "tipo", 2 0, v0000000001312330_0;  alias, 1 drivers
S_00000000011e4d10 .scope module, "somapc" "somapc" 3 97, 11 1 0, S_00000000012a2650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
    .port_info 6 /INPUT 1 "rst";
v0000000001320630_0 .net "clk", 0 0, v0000000001328ac0_0;  alias, 1 drivers
v0000000001320090_0 .net "estado", 3 0, v0000000001326bf0_0;  alias, 1 drivers
v000000000131f870_0 .net "immediate", 11 0, v0000000001313730_0;  alias, 1 drivers
v000000000131f550_0 .net "negativo", 0 0, v0000000001313690_0;  alias, 1 drivers
v00000000013210d0_0 .var "pc", 31 0;
v000000000131f9b0_0 .net "pcsrc", 0 0, L_0000000001232510;  alias, 1 drivers
v000000000131f230_0 .net "rst", 0 0, v000000000132bdc0_0;  alias, 1 drivers
    .scope S_00000000011e4d10;
T_0 ;
    %wait E_00000000012a9d80;
    %load/vec4 v000000000131f230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000013210d0_0, 0;
T_0.0 ;
    %load/vec4 v0000000001320090_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000000000131f9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000000013210d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000013210d0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000000000131f550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v00000000013210d0_0;
    %load/vec4 v000000000131f870_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000013210d0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000000013210d0_0;
    %load/vec4 v000000000131f870_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000013210d0_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001214140;
T_1 ;
    %wait E_00000000012a9d80;
    %load/vec4 v0000000001314090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 40963, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 2204195, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 1079149235, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 6505267, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 10650259, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 5526579, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 1123, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 5407411, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001312f10, 0, 4;
T_1.0 ;
    %load/vec4 v0000000001313d70_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %ix/getv 4, v0000000001313190_0;
    %load/vec4a v0000000001312f10, 4;
    %assign/vec4 v0000000001312510_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011ef900;
T_2 ;
    %wait E_00000000012a9d80;
    %load/vec4 v000000000127d640_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001313050_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000013126f0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001312290_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0000000001313730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001313690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001312330_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001313050_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000013126f0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001312290_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v0000000001313730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001313690_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0000000001313730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001313690_0, 0;
T_2.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001312330_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001313730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001313690_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000013126f0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001313eb0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001312290_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001312330_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0000000001312650_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001313eb0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000013126f0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001313050_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001312290_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001312330_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001312fb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001312fb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000000001313730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001313690_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001312fb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001312fb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000000001313730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001313690_0, 0;
T_2.11 ;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000013126f0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001313eb0_0, 0;
    %load/vec4 v0000000001312fb0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001312290_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001312330_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000011e4b80;
T_3 ;
    %wait E_00000000012a9d80;
    %load/vec4 v000000000131f370_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000013203b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0000000001320db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0000000001321030_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.0 ;
    %load/vec4 v000000000131f370_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v00000000013203b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.24;
T_3.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0000000001320db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.25 ;
    %load/vec4 v0000000001321030_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0000000001320db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001320b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013201d0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001320bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131fcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001320310_0, 0;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.17 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001214460;
T_4 ;
    %wait E_00000000012a9d80;
    %load/vec4 v000000000131fb90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
T_4.0 ;
    %load/vec4 v000000000131e260_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v000000000131e260_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000013208b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000000000131e3a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v000000000131eb20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v000000000131e6c0_0;
    %load/vec4 v000000000131eb20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
T_4.9 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000000000131eb20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v0000000001320d10_0;
    %load/vec4 v000000000131eb20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131e800, 0, 4;
T_4.11 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131dea0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131dd60_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e580_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131f910_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v0000000001320e50_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131f7d0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v0000000001320ef0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v0000000001320a90_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131f690_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131faf0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131ef80_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e760_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e440_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e1c0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e120_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131d720_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e620_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131ebc0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131f020_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131dfe0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e080_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e8a0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e940_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131e9e0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131f730_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v00000000013209f0_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131fa50_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131f4b0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v0000000001320950_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v0000000001320270_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131fc30_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131e800, 4;
    %assign/vec4 v000000000131feb0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001214a10;
T_5 ;
    %wait E_00000000012a9d80;
    %load/vec4 v000000000127d6e0_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v000000000127d6e0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000127dfa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000000000127daa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127d280_0;
    %and;
    %assign/vec4 v000000000127ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127d280_0;
    %or;
    %assign/vec4 v000000000127ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127d280_0;
    %add;
    %assign/vec4 v000000000127ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127d280_0;
    %sub;
    %assign/vec4 v000000000127ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127d280_0;
    %xor;
    %assign/vec4 v000000000127ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v000000000127e0e0_0;
    %ix/getv 4, v000000000127d280_0;
    %shiftr 4;
    %assign/vec4 v000000000127ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000000000127daa0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v000000000127df00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127da00_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v000000000127ddc0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127da00_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v000000000127ddc0_0, 0;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v000000000127df00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127da00_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v000000000127ddc0_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127da00_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000000000127ddc0_0, 0;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127d280_0;
    %sub;
    %assign/vec4 v000000000127ddc0_0, 0;
    %load/vec4 v000000000127ddc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
T_5.21 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000000000127e0e0_0;
    %load/vec4 v000000000127d280_0;
    %cmp/ne;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127d500_0, 0;
T_5.24 ;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000012142d0;
T_6 ;
    %wait E_00000000012a9d80;
    %load/vec4 v000000000131ec60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
T_6.0 ;
    %load/vec4 v00000000013130f0_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000013130f0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000013130f0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000000000131d5e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000000000131de00_0;
    %ix/getv 3, v0000000001312bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131d400, 0, 4;
T_6.4 ;
    %load/vec4 v000000000131d860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 4;
    %ix/getv 4, v0000000001312bf0_0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131df40_0, 0;
T_6.6 ;
    %load/vec4 v0000000001312bf0_0;
    %assign/vec4 v000000000131e300_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313c30_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001312d30_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313370_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131ee40_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131dc20_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131d4a0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131d540_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131d9a0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131d360_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131e4e0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313230_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v00000000013128d0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v00000000013125b0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001312470_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001312970_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v00000000013134b0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v00000000013132d0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313cd0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313e10_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313550_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v00000000013135f0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313910_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313ff0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v00000000013139b0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v00000000013123d0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313b90_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v0000000001313f50_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131d220_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131db80_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131ed00_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131d900_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131d400, 4;
    %assign/vec4 v000000000131d7c0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000011efb60;
T_7 ;
    %wait E_00000000012a9f80;
    %load/vec4 v0000000001312790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000000013121f0_0, 0, 7;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %load/vec4 v0000000001312830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.12 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.13 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.14 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.15 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.16 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.17 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.18 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.19 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.20 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.21 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000000001312dd0_0, 0, 7;
    %jmp T_7.23;
T_7.23 ;
    %pop/vec4 1;
    %load/vec4 v0000000001312b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.24 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.25 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.26 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.27 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.28 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.29 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.30 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.31 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.32 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.33 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000000001313a50_0, 0, 7;
    %jmp T_7.35;
T_7.35 ;
    %pop/vec4 1;
    %load/vec4 v0000000001313410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.45, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.36 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.37 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.38 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.39 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.40 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.41 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.42 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.43 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.44 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.45 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000000001312ab0_0, 0, 7;
    %jmp T_7.47;
T_7.47 ;
    %pop/vec4 1;
    %load/vec4 v0000000001312a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.57, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.48 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.49 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.50 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.51 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.52 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.53 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.54 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.55 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.56 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.57 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000000001312e70_0, 0, 7;
    %jmp T_7.59;
T_7.59 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000012a2650;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %end;
    .thread T_8;
    .scope S_00000000012a2650;
T_9 ;
    %wait E_00000000012a9d80;
    %load/vec4 v0000000001327260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001325a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001326bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %jmp T_9.13;
T_9.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.3 ;
    %load/vec4 v0000000001325430_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
T_9.15 ;
    %jmp T_9.13;
T_9.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001326bf0_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001325a70_0, 0;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000011cfae0;
T_10 ;
    %vpi_call 2 30 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011cfae0 {0 0 0};
    %vpi_call 2 32 "$display", "\012Resultados Finais" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000132bdc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000132bdc0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "--------------Memoria--------------" {0 0 0};
    %vpi_call 2 38 "$display", "memoria [0] =  %d", v00000000013274e0_0 {0 0 0};
    %vpi_call 2 39 "$display", "memoria [1] =  %d", v0000000001328700_0 {0 0 0};
    %vpi_call 2 40 "$display", "memoria [2] =  %d", v0000000001329630_0 {0 0 0};
    %vpi_call 2 41 "$display", "memoria [3] =  %d", v0000000001329770_0 {0 0 0};
    %vpi_call 2 42 "$display", "memoria [4] =  %d", v0000000001329590_0 {0 0 0};
    %vpi_call 2 43 "$display", "memoria [5] =  %d", v0000000001329450_0 {0 0 0};
    %vpi_call 2 44 "$display", "memoria [6] =  %d", v0000000001329310_0 {0 0 0};
    %vpi_call 2 45 "$display", "memoria [7] =  %d", v000000000132afd0_0 {0 0 0};
    %vpi_call 2 46 "$display", "memoria [8] =  %d", v00000000013298b0_0 {0 0 0};
    %vpi_call 2 47 "$display", "memoria [9] =  %d", v000000000132a030_0 {0 0 0};
    %vpi_call 2 48 "$display", "memoria [10] = %d", v0000000001327b20_0 {0 0 0};
    %vpi_call 2 49 "$display", "memoria [11] = %d", v0000000001328020_0 {0 0 0};
    %vpi_call 2 50 "$display", "memoria [12] = %d", v00000000013280c0_0 {0 0 0};
    %vpi_call 2 51 "$display", "memoria [13] = %d", v0000000001328b60_0 {0 0 0};
    %vpi_call 2 52 "$display", "memoria [14] = %d", v000000000132a530_0 {0 0 0};
    %vpi_call 2 53 "$display", "memoria [15] = %d", v000000000132af30_0 {0 0 0};
    %vpi_call 2 54 "$display", "memoria [16] = %d", v000000000132a990_0 {0 0 0};
    %vpi_call 2 55 "$display", "memoria [17] = %d", v00000000013296d0_0 {0 0 0};
    %vpi_call 2 56 "$display", "memoria [18] = %d", v0000000001329b30_0 {0 0 0};
    %vpi_call 2 57 "$display", "memoria [19] = %d", v000000000132a8f0_0 {0 0 0};
    %vpi_call 2 58 "$display", "memoria [20] = %d", v000000000132adf0_0 {0 0 0};
    %vpi_call 2 59 "$display", "memoria [21] = %d", v000000000132b070_0 {0 0 0};
    %vpi_call 2 60 "$display", "memoria [22] = %d", v000000000132a3f0_0 {0 0 0};
    %vpi_call 2 61 "$display", "memoria [23] = %d", v000000000132a5d0_0 {0 0 0};
    %vpi_call 2 62 "$display", "memoria [24] = %d", v000000000132a670_0 {0 0 0};
    %vpi_call 2 63 "$display", "memoria [25] = %d", v000000000132aad0_0 {0 0 0};
    %vpi_call 2 64 "$display", "memoria [26] = %d", v000000000132b110_0 {0 0 0};
    %vpi_call 2 65 "$display", "memoria [27] = %d", v000000000132acb0_0 {0 0 0};
    %vpi_call 2 66 "$display", "memoria [28] = %d", v000000000132a0d0_0 {0 0 0};
    %vpi_call 2 67 "$display", "memoria [29] = %d", v0000000001329810_0 {0 0 0};
    %vpi_call 2 68 "$display", "memoria [30] = %d", v0000000001329a90_0 {0 0 0};
    %vpi_call 2 69 "$display", "memoria [31] = %d", v00000000013299f0_0 {0 0 0};
    %vpi_call 2 70 "$display", "--------------Registradores--------------" {0 0 0};
    %vpi_call 2 71 "$display", "Registrador [0] =  %d", v000000000132ad50_0 {0 0 0};
    %vpi_call 2 72 "$display", "Registrador [1] =  %d", v000000000132a7b0_0 {0 0 0};
    %vpi_call 2 73 "$display", "Registrador [2] =  %d", v0000000001329f90_0 {0 0 0};
    %vpi_call 2 74 "$display", "Registrador [3] =  %d", v000000000132ac10_0 {0 0 0};
    %vpi_call 2 75 "$display", "Registrador [4] =  %d", v000000000132ba00_0 {0 0 0};
    %vpi_call 2 76 "$display", "Registrador [5] =  %d", v000000000132ca40_0 {0 0 0};
    %vpi_call 2 77 "$display", "Registrador [6] =  %d", v000000000132c040_0 {0 0 0};
    %vpi_call 2 78 "$display", "Registrador [7] =  %d", v000000000132baa0_0 {0 0 0};
    %vpi_call 2 79 "$display", "Registrador [8] =  %d", v000000000132bb40_0 {0 0 0};
    %vpi_call 2 80 "$display", "Registrador [9] =  %d", v000000000132b3c0_0 {0 0 0};
    %vpi_call 2 81 "$display", "Registrador [10] = %d", v0000000001329d10_0 {0 0 0};
    %vpi_call 2 82 "$display", "Registrador [11] = %d", v0000000001329950_0 {0 0 0};
    %vpi_call 2 83 "$display", "Registrador [12] = %d", v0000000001329270_0 {0 0 0};
    %vpi_call 2 84 "$display", "Registrador [13] = %d", v00000000013294f0_0 {0 0 0};
    %vpi_call 2 85 "$display", "Registrador [14] = %d", v000000000132ae90_0 {0 0 0};
    %vpi_call 2 86 "$display", "Registrador [15] = %d", v00000000013293b0_0 {0 0 0};
    %vpi_call 2 87 "$display", "Registrador [16] = %d", v000000000132ab70_0 {0 0 0};
    %vpi_call 2 88 "$display", "Registrador [17] = %d", v0000000001329ef0_0 {0 0 0};
    %vpi_call 2 89 "$display", "Registrador [18] = %d", v0000000001329db0_0 {0 0 0};
    %vpi_call 2 90 "$display", "Registrador [19] = %d", v0000000001329bd0_0 {0 0 0};
    %vpi_call 2 91 "$display", "Registrador [20] = %d", v0000000001329c70_0 {0 0 0};
    %vpi_call 2 92 "$display", "Registrador [21] = %d", v0000000001329e50_0 {0 0 0};
    %vpi_call 2 93 "$display", "Registrador [22] = %d", v000000000132a170_0 {0 0 0};
    %vpi_call 2 94 "$display", "Registrador [23] = %d", v000000000132a210_0 {0 0 0};
    %vpi_call 2 95 "$display", "Registrador [24] = %d", v000000000132a2b0_0 {0 0 0};
    %vpi_call 2 96 "$display", "Registrador [25] = %d", v000000000132a350_0 {0 0 0};
    %vpi_call 2 97 "$display", "Registrador [26] = %d", v000000000132a490_0 {0 0 0};
    %vpi_call 2 98 "$display", "Registrador [27] = %d", v000000000132a710_0 {0 0 0};
    %vpi_call 2 99 "$display", "Registrador [28] = %d", v000000000132a850_0 {0 0 0};
    %vpi_call 2 100 "$display", "Registrador [29] = %d", v000000000132aa30_0 {0 0 0};
    %vpi_call 2 101 "$display", "Registrador [30] = %d", v000000000132c0e0_0 {0 0 0};
    %vpi_call 2 102 "$display", "Registrador [31] = %d", v000000000132bf00_0 {0 0 0};
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000000011cfae0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001328ac0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000000011cfae0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000000001328ac0_0;
    %inv;
    %store/vec4 v0000000001328ac0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./main.v";
    "./alu.v";
    "./decodificacao.v";
    "./display.v";
    "./lerinstrucao.v";
    "./memoria.v";
    "./registradores.v";
    "./sinaisdecontrole.v";
    "./somapc.v";
