
GPS_Debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b88  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08004d80  08004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dc8  08004dc8  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004dc8  08004dc8  00014dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004dd0  08004dd0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dd0  08004dd0  00014dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dd4  08004dd4  00014dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004dd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000078  08004e50  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08004e50  00020244  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c1a0  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002059  00000000  00000000  0002c246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  0002e2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e8  00000000  00000000  0002eb40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029487  00000000  00000000  0002f328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a97a  00000000  00000000  000587af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efa7c  00000000  00000000  00063129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00152ba5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002678  00000000  00000000  00152bf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000078 	.word	0x20000078
 8000214:	00000000 	.word	0x00000000
 8000218:	08004d68 	.word	0x08004d68

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	2000007c 	.word	0x2000007c
 8000234:	08004d68 	.word	0x08004d68

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000248:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800024c:	f000 b96e 	b.w	800052c <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	4604      	mov	r4, r0
 8000270:	468c      	mov	ip, r1
 8000272:	2b00      	cmp	r3, #0
 8000274:	f040 8083 	bne.w	800037e <__udivmoddi4+0x116>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d947      	bls.n	800030e <__udivmoddi4+0xa6>
 800027e:	fab2 f282 	clz	r2, r2
 8000282:	b142      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000284:	f1c2 0020 	rsb	r0, r2, #32
 8000288:	fa24 f000 	lsr.w	r0, r4, r0
 800028c:	4091      	lsls	r1, r2
 800028e:	4097      	lsls	r7, r2
 8000290:	ea40 0c01 	orr.w	ip, r0, r1
 8000294:	4094      	lsls	r4, r2
 8000296:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800029a:	0c23      	lsrs	r3, r4, #16
 800029c:	fbbc f6f8 	udiv	r6, ip, r8
 80002a0:	fa1f fe87 	uxth.w	lr, r7
 80002a4:	fb08 c116 	mls	r1, r8, r6, ip
 80002a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ac:	fb06 f10e 	mul.w	r1, r6, lr
 80002b0:	4299      	cmp	r1, r3
 80002b2:	d909      	bls.n	80002c8 <__udivmoddi4+0x60>
 80002b4:	18fb      	adds	r3, r7, r3
 80002b6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ba:	f080 8119 	bcs.w	80004f0 <__udivmoddi4+0x288>
 80002be:	4299      	cmp	r1, r3
 80002c0:	f240 8116 	bls.w	80004f0 <__udivmoddi4+0x288>
 80002c4:	3e02      	subs	r6, #2
 80002c6:	443b      	add	r3, r7
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d0:	fb08 3310 	mls	r3, r8, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002dc:	45a6      	cmp	lr, r4
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x8c>
 80002e0:	193c      	adds	r4, r7, r4
 80002e2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002e6:	f080 8105 	bcs.w	80004f4 <__udivmoddi4+0x28c>
 80002ea:	45a6      	cmp	lr, r4
 80002ec:	f240 8102 	bls.w	80004f4 <__udivmoddi4+0x28c>
 80002f0:	3802      	subs	r0, #2
 80002f2:	443c      	add	r4, r7
 80002f4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002f8:	eba4 040e 	sub.w	r4, r4, lr
 80002fc:	2600      	movs	r6, #0
 80002fe:	b11d      	cbz	r5, 8000308 <__udivmoddi4+0xa0>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c5 4300 	strd	r4, r3, [r5]
 8000308:	4631      	mov	r1, r6
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xaa>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	2a00      	cmp	r2, #0
 8000318:	d150      	bne.n	80003bc <__udivmoddi4+0x154>
 800031a:	1bcb      	subs	r3, r1, r7
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	fa1f f887 	uxth.w	r8, r7
 8000324:	2601      	movs	r6, #1
 8000326:	fbb3 fcfe 	udiv	ip, r3, lr
 800032a:	0c21      	lsrs	r1, r4, #16
 800032c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000330:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000334:	fb08 f30c 	mul.w	r3, r8, ip
 8000338:	428b      	cmp	r3, r1
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0xe4>
 800033c:	1879      	adds	r1, r7, r1
 800033e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0xe2>
 8000344:	428b      	cmp	r3, r1
 8000346:	f200 80e9 	bhi.w	800051c <__udivmoddi4+0x2b4>
 800034a:	4684      	mov	ip, r0
 800034c:	1ac9      	subs	r1, r1, r3
 800034e:	b2a3      	uxth	r3, r4
 8000350:	fbb1 f0fe 	udiv	r0, r1, lr
 8000354:	fb0e 1110 	mls	r1, lr, r0, r1
 8000358:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800035c:	fb08 f800 	mul.w	r8, r8, r0
 8000360:	45a0      	cmp	r8, r4
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x10c>
 8000364:	193c      	adds	r4, r7, r4
 8000366:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x10a>
 800036c:	45a0      	cmp	r8, r4
 800036e:	f200 80d9 	bhi.w	8000524 <__udivmoddi4+0x2bc>
 8000372:	4618      	mov	r0, r3
 8000374:	eba4 0408 	sub.w	r4, r4, r8
 8000378:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800037c:	e7bf      	b.n	80002fe <__udivmoddi4+0x96>
 800037e:	428b      	cmp	r3, r1
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x12e>
 8000382:	2d00      	cmp	r5, #0
 8000384:	f000 80b1 	beq.w	80004ea <__udivmoddi4+0x282>
 8000388:	2600      	movs	r6, #0
 800038a:	e9c5 0100 	strd	r0, r1, [r5]
 800038e:	4630      	mov	r0, r6
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	fab3 f683 	clz	r6, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d14a      	bne.n	8000434 <__udivmoddi4+0x1cc>
 800039e:	428b      	cmp	r3, r1
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0x140>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 80b8 	bhi.w	8000518 <__udivmoddi4+0x2b0>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb61 0103 	sbc.w	r1, r1, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	468c      	mov	ip, r1
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0a8      	beq.n	8000308 <__udivmoddi4+0xa0>
 80003b6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ba:	e7a5      	b.n	8000308 <__udivmoddi4+0xa0>
 80003bc:	f1c2 0320 	rsb	r3, r2, #32
 80003c0:	fa20 f603 	lsr.w	r6, r0, r3
 80003c4:	4097      	lsls	r7, r2
 80003c6:	fa01 f002 	lsl.w	r0, r1, r2
 80003ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ce:	40d9      	lsrs	r1, r3
 80003d0:	4330      	orrs	r0, r6
 80003d2:	0c03      	lsrs	r3, r0, #16
 80003d4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003e4:	fb06 f108 	mul.w	r1, r6, r8
 80003e8:	4299      	cmp	r1, r3
 80003ea:	fa04 f402 	lsl.w	r4, r4, r2
 80003ee:	d909      	bls.n	8000404 <__udivmoddi4+0x19c>
 80003f0:	18fb      	adds	r3, r7, r3
 80003f2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003f6:	f080 808d 	bcs.w	8000514 <__udivmoddi4+0x2ac>
 80003fa:	4299      	cmp	r1, r3
 80003fc:	f240 808a 	bls.w	8000514 <__udivmoddi4+0x2ac>
 8000400:	3e02      	subs	r6, #2
 8000402:	443b      	add	r3, r7
 8000404:	1a5b      	subs	r3, r3, r1
 8000406:	b281      	uxth	r1, r0
 8000408:	fbb3 f0fe 	udiv	r0, r3, lr
 800040c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000410:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000414:	fb00 f308 	mul.w	r3, r0, r8
 8000418:	428b      	cmp	r3, r1
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x1c4>
 800041c:	1879      	adds	r1, r7, r1
 800041e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000422:	d273      	bcs.n	800050c <__udivmoddi4+0x2a4>
 8000424:	428b      	cmp	r3, r1
 8000426:	d971      	bls.n	800050c <__udivmoddi4+0x2a4>
 8000428:	3802      	subs	r0, #2
 800042a:	4439      	add	r1, r7
 800042c:	1acb      	subs	r3, r1, r3
 800042e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000432:	e778      	b.n	8000326 <__udivmoddi4+0xbe>
 8000434:	f1c6 0c20 	rsb	ip, r6, #32
 8000438:	fa03 f406 	lsl.w	r4, r3, r6
 800043c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000440:	431c      	orrs	r4, r3
 8000442:	fa20 f70c 	lsr.w	r7, r0, ip
 8000446:	fa01 f306 	lsl.w	r3, r1, r6
 800044a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800044e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000452:	431f      	orrs	r7, r3
 8000454:	0c3b      	lsrs	r3, r7, #16
 8000456:	fbb1 f9fe 	udiv	r9, r1, lr
 800045a:	fa1f f884 	uxth.w	r8, r4
 800045e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000462:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000466:	fb09 fa08 	mul.w	sl, r9, r8
 800046a:	458a      	cmp	sl, r1
 800046c:	fa02 f206 	lsl.w	r2, r2, r6
 8000470:	fa00 f306 	lsl.w	r3, r0, r6
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x220>
 8000476:	1861      	adds	r1, r4, r1
 8000478:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800047c:	d248      	bcs.n	8000510 <__udivmoddi4+0x2a8>
 800047e:	458a      	cmp	sl, r1
 8000480:	d946      	bls.n	8000510 <__udivmoddi4+0x2a8>
 8000482:	f1a9 0902 	sub.w	r9, r9, #2
 8000486:	4421      	add	r1, r4
 8000488:	eba1 010a 	sub.w	r1, r1, sl
 800048c:	b2bf      	uxth	r7, r7
 800048e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000492:	fb0e 1110 	mls	r1, lr, r0, r1
 8000496:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800049a:	fb00 f808 	mul.w	r8, r0, r8
 800049e:	45b8      	cmp	r8, r7
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x24a>
 80004a2:	19e7      	adds	r7, r4, r7
 80004a4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004a8:	d22e      	bcs.n	8000508 <__udivmoddi4+0x2a0>
 80004aa:	45b8      	cmp	r8, r7
 80004ac:	d92c      	bls.n	8000508 <__udivmoddi4+0x2a0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4427      	add	r7, r4
 80004b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004b6:	eba7 0708 	sub.w	r7, r7, r8
 80004ba:	fba0 8902 	umull	r8, r9, r0, r2
 80004be:	454f      	cmp	r7, r9
 80004c0:	46c6      	mov	lr, r8
 80004c2:	4649      	mov	r1, r9
 80004c4:	d31a      	bcc.n	80004fc <__udivmoddi4+0x294>
 80004c6:	d017      	beq.n	80004f8 <__udivmoddi4+0x290>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x27a>
 80004ca:	ebb3 020e 	subs.w	r2, r3, lr
 80004ce:	eb67 0701 	sbc.w	r7, r7, r1
 80004d2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004d6:	40f2      	lsrs	r2, r6
 80004d8:	ea4c 0202 	orr.w	r2, ip, r2
 80004dc:	40f7      	lsrs	r7, r6
 80004de:	e9c5 2700 	strd	r2, r7, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	462e      	mov	r6, r5
 80004ec:	4628      	mov	r0, r5
 80004ee:	e70b      	b.n	8000308 <__udivmoddi4+0xa0>
 80004f0:	4606      	mov	r6, r0
 80004f2:	e6e9      	b.n	80002c8 <__udivmoddi4+0x60>
 80004f4:	4618      	mov	r0, r3
 80004f6:	e6fd      	b.n	80002f4 <__udivmoddi4+0x8c>
 80004f8:	4543      	cmp	r3, r8
 80004fa:	d2e5      	bcs.n	80004c8 <__udivmoddi4+0x260>
 80004fc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000500:	eb69 0104 	sbc.w	r1, r9, r4
 8000504:	3801      	subs	r0, #1
 8000506:	e7df      	b.n	80004c8 <__udivmoddi4+0x260>
 8000508:	4608      	mov	r0, r1
 800050a:	e7d2      	b.n	80004b2 <__udivmoddi4+0x24a>
 800050c:	4660      	mov	r0, ip
 800050e:	e78d      	b.n	800042c <__udivmoddi4+0x1c4>
 8000510:	4681      	mov	r9, r0
 8000512:	e7b9      	b.n	8000488 <__udivmoddi4+0x220>
 8000514:	4666      	mov	r6, ip
 8000516:	e775      	b.n	8000404 <__udivmoddi4+0x19c>
 8000518:	4630      	mov	r0, r6
 800051a:	e74a      	b.n	80003b2 <__udivmoddi4+0x14a>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	4439      	add	r1, r7
 8000522:	e713      	b.n	800034c <__udivmoddi4+0xe4>
 8000524:	3802      	subs	r0, #2
 8000526:	443c      	add	r4, r7
 8000528:	e724      	b.n	8000374 <__udivmoddi4+0x10c>
 800052a:	bf00      	nop

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <_ZN5NEOM811GetInstanceEv>:

extern UART_HandleTypeDef huart4;

NEOM8* NEOM8::gpsInstance = nullptr;

NEOM8* NEOM8::GetInstance() {
 8000530:	b598      	push	{r3, r4, r7, lr}
 8000532:	af00      	add	r7, sp, #0
	if (!gpsInstance) {
 8000534:	4b09      	ldr	r3, [pc, #36]	; (800055c <_ZN5NEOM811GetInstanceEv+0x2c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d10a      	bne.n	8000552 <_ZN5NEOM811GetInstanceEv+0x22>
		gpsInstance = new NEOM8 {};
 800053c:	f44f 604b 	mov.w	r0, #3248	; 0xcb0
 8000540:	f004 fac5 	bl	8004ace <_Znwj>
 8000544:	4603      	mov	r3, r0
 8000546:	461c      	mov	r4, r3
 8000548:	4620      	mov	r0, r4
 800054a:	f000 f819 	bl	8000580 <_ZN5NEOM8C1Ev>
 800054e:	4b03      	ldr	r3, [pc, #12]	; (800055c <_ZN5NEOM811GetInstanceEv+0x2c>)
 8000550:	601c      	str	r4, [r3, #0]
	}

	return gpsInstance;
 8000552:	4b02      	ldr	r3, [pc, #8]	; (800055c <_ZN5NEOM811GetInstanceEv+0x2c>)
 8000554:	681b      	ldr	r3, [r3, #0]
}
 8000556:	4618      	mov	r0, r3
 8000558:	bd98      	pop	{r3, r4, r7, pc}
 800055a:	bf00      	nop
 800055c:	20000094 	.word	0x20000094

08000560 <_ZN3GpsC1Ev>:
	bool ggaDataIsNew; //Position, altitude, time, and number of satellites
	bool vtgDataIsNew; //Groundspeed and Heading

};

class Gps
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	4a04      	ldr	r2, [pc, #16]	; (800057c <_ZN3GpsC1Ev+0x1c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	08004da4 	.word	0x08004da4

08000580 <_ZN5NEOM8C1Ev>:

NEOM8::NEOM8() : gpsData {},
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
				 configured {false},
				 dataAvailable {false},
				 uartDataIsNew {false} {
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff ffe8 	bl	8000560 <_ZN3GpsC1Ev>
 8000590:	4a14      	ldr	r2, [pc, #80]	; (80005e4 <_ZN5NEOM8C1Ev+0x64>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	2200      	movs	r2, #0
 800059a:	f883 2c84 	strb.w	r2, [r3, #3204]	; 0xc84
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2200      	movs	r2, #0
 80005a2:	f883 2c85 	strb.w	r2, [r3, #3205]	; 0xc85
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2200      	movs	r2, #0
 80005aa:	f883 2c86 	strb.w	r2, [r3, #3206]	; 0xc86
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 80005b4:	2228      	movs	r2, #40	; 0x28
 80005b6:	2100      	movs	r1, #0
 80005b8:	4618      	mov	r0, r3
 80005ba:	f004 faff 	bl	8004bbc <memset>
//
//	HAL_UART_Transmit_DMA(&huart4, (uint8_t*) PMTK_API_SET_FIX_CTL_5HZ, sizeof(PMTK_API_SET_FIX_CTL_5HZ));
//
//	HAL_UART_Transmit_DMA(&huart4, (uint8_t*) PMTK_ENABLE_WAAS, sizeof(PMTK_ENABLE_WAAS));

	configured = true;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	2201      	movs	r2, #1
 80005c2:	f883 2c86 	strb.w	r2, [r3, #3206]	; 0xc86

	HAL_UART_Receive_DMA(&huart4, byte_collection_buffer, GPS_UART_BUFFER_SIZE);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	f603 1364 	addw	r3, r3, #2404	; 0x964
 80005cc:	f44f 7248 	mov.w	r2, #800	; 0x320
 80005d0:	4619      	mov	r1, r3
 80005d2:	4805      	ldr	r0, [pc, #20]	; (80005e8 <_ZN5NEOM8C1Ev+0x68>)
 80005d4:	f003 fabc 	bl	8003b50 <HAL_UART_Receive_DMA>
}
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	4618      	mov	r0, r3
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	08004d98 	.word	0x08004d98
 80005e8:	200000dc 	.word	0x200000dc

080005ec <HAL_UART_RxCpltCallback>:

/**
 * Method is called when our uart buffer (byte_collection_buffer) is full
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	NEOM8 * neoM8N = NEOM8::GetInstance();
 80005f4:	f7ff ff9c 	bl	8000530 <_ZN5NEOM811GetInstanceEv>
 80005f8:	60f8      	str	r0, [r7, #12]

	neoM8N->set_uart_data_is_new(true);
 80005fa:	2101      	movs	r1, #1
 80005fc:	68f8      	ldr	r0, [r7, #12]
 80005fe:	f000 f81e 	bl	800063e <_ZN5NEOM820set_uart_data_is_newEb>

	HAL_UART_Receive_DMA(&huart4, neoM8N->get_byte_collection_buffer(), GPS_UART_BUFFER_SIZE);
 8000602:	68f8      	ldr	r0, [r7, #12]
 8000604:	f000 f80e 	bl	8000624 <_ZN5NEOM826get_byte_collection_bufferEv>
 8000608:	4603      	mov	r3, r0
 800060a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800060e:	4619      	mov	r1, r3
 8000610:	4803      	ldr	r0, [pc, #12]	; (8000620 <HAL_UART_RxCpltCallback+0x34>)
 8000612:	f003 fa9d 	bl	8003b50 <HAL_UART_Receive_DMA>
}
 8000616:	bf00      	nop
 8000618:	3710      	adds	r7, #16
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	200000dc 	.word	0x200000dc

08000624 <_ZN5NEOM826get_byte_collection_bufferEv>:

uint8_t* NEOM8::get_byte_collection_buffer() {
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	return byte_collection_buffer;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	f603 1364 	addw	r3, r3, #2404	; 0x964
}
 8000632:	4618      	mov	r0, r3
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <_ZN5NEOM820set_uart_data_is_newEb>:

void NEOM8::set_uart_data_is_new(bool val) {
 800063e:	b480      	push	{r7}
 8000640:	b083      	sub	sp, #12
 8000642:	af00      	add	r7, sp, #0
 8000644:	6078      	str	r0, [r7, #4]
 8000646:	460b      	mov	r3, r1
 8000648:	70fb      	strb	r3, [r7, #3]
	uartDataIsNew = val;
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	78fa      	ldrb	r2, [r7, #3]
 800064e:	f883 2c84 	strb.w	r2, [r3, #3204]	; 0xc84
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr

0800065e <_ZN5NEOM818is_check_sum_validEPh>:

bool NEOM8::is_check_sum_valid(uint8_t* string){
 800065e:	b580      	push	{r7, lr}
 8000660:	b084      	sub	sp, #16
 8000662:	af00      	add	r7, sp, #0
 8000664:	6078      	str	r0, [r7, #4]
 8000666:	6039      	str	r1, [r7, #0]
    uint16_t i = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	81fb      	strh	r3, [r7, #14]
    uint8_t checksum = 0;
 800066c:	2300      	movs	r3, #0
 800066e:	737b      	strb	r3, [r7, #13]

    while(string[i] != '*'){
 8000670:	89fb      	ldrh	r3, [r7, #14]
 8000672:	683a      	ldr	r2, [r7, #0]
 8000674:	4413      	add	r3, r2
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b2a      	cmp	r3, #42	; 0x2a
 800067a:	d00a      	beq.n	8000692 <_ZN5NEOM818is_check_sum_validEPh+0x34>
        checksum ^= string[i];
 800067c:	89fb      	ldrh	r3, [r7, #14]
 800067e:	683a      	ldr	r2, [r7, #0]
 8000680:	4413      	add	r3, r2
 8000682:	781a      	ldrb	r2, [r3, #0]
 8000684:	7b7b      	ldrb	r3, [r7, #13]
 8000686:	4053      	eors	r3, r2
 8000688:	737b      	strb	r3, [r7, #13]
        i++;
 800068a:	89fb      	ldrh	r3, [r7, #14]
 800068c:	3301      	adds	r3, #1
 800068e:	81fb      	strh	r3, [r7, #14]
    while(string[i] != '*'){
 8000690:	e7ee      	b.n	8000670 <_ZN5NEOM818is_check_sum_validEPh+0x12>
    }
    i++;
 8000692:	89fb      	ldrh	r3, [r7, #14]
 8000694:	3301      	adds	r3, #1
 8000696:	81fb      	strh	r3, [r7, #14]

    return uint8_to_hex((checksum & 0xF0) >> 4) == string[i] &&  uint8_to_hex(checksum & 0x0F) == string[i+1];
 8000698:	7b7b      	ldrb	r3, [r7, #13]
 800069a:	091b      	lsrs	r3, r3, #4
 800069c:	b2db      	uxtb	r3, r3
 800069e:	4619      	mov	r1, r3
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f000 f81f 	bl	80006e4 <_ZN5NEOM812uint8_to_hexEj>
 80006a6:	4603      	mov	r3, r0
 80006a8:	4619      	mov	r1, r3
 80006aa:	89fb      	ldrh	r3, [r7, #14]
 80006ac:	683a      	ldr	r2, [r7, #0]
 80006ae:	4413      	add	r3, r2
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	4299      	cmp	r1, r3
 80006b4:	d111      	bne.n	80006da <_ZN5NEOM818is_check_sum_validEPh+0x7c>
 80006b6:	7b7b      	ldrb	r3, [r7, #13]
 80006b8:	f003 030f 	and.w	r3, r3, #15
 80006bc:	4619      	mov	r1, r3
 80006be:	6878      	ldr	r0, [r7, #4]
 80006c0:	f000 f810 	bl	80006e4 <_ZN5NEOM812uint8_to_hexEj>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4619      	mov	r1, r3
 80006c8:	89fb      	ldrh	r3, [r7, #14]
 80006ca:	3301      	adds	r3, #1
 80006cc:	683a      	ldr	r2, [r7, #0]
 80006ce:	4413      	add	r3, r2
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	4299      	cmp	r1, r3
 80006d4:	d101      	bne.n	80006da <_ZN5NEOM818is_check_sum_validEPh+0x7c>
 80006d6:	2301      	movs	r3, #1
 80006d8:	e000      	b.n	80006dc <_ZN5NEOM818is_check_sum_validEPh+0x7e>
 80006da:	2300      	movs	r3, #0
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <_ZN5NEOM812uint8_to_hexEj>:

uint8_t NEOM8::uint8_to_hex(unsigned int checkSumHalf) {
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
    uint8_t uint8_tOut = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]

    if (checkSumHalf >= 0 && checkSumHalf <= 9){
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	2b09      	cmp	r3, #9
 80006f6:	d804      	bhi.n	8000702 <_ZN5NEOM812uint8_to_hexEj+0x1e>
        uint8_tOut = checkSumHalf + 0x30;
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	3330      	adds	r3, #48	; 0x30
 80006fe:	73fb      	strb	r3, [r7, #15]
 8000700:	e009      	b.n	8000716 <_ZN5NEOM812uint8_to_hexEj+0x32>
    }
    else if (checkSumHalf >= 0xA && checkSumHalf <= 0xF){
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	2b09      	cmp	r3, #9
 8000706:	d906      	bls.n	8000716 <_ZN5NEOM812uint8_to_hexEj+0x32>
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	2b0f      	cmp	r3, #15
 800070c:	d803      	bhi.n	8000716 <_ZN5NEOM812uint8_to_hexEj+0x32>
        uint8_tOut = checkSumHalf + 0x37;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	b2db      	uxtb	r3, r3
 8000712:	3337      	adds	r3, #55	; 0x37
 8000714:	73fb      	strb	r3, [r7, #15]
    }
    return uint8_tOut;
 8000716:	7bfb      	ldrb	r3, [r7, #15]
}
 8000718:	4618      	mov	r0, r3
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <_ZN5NEOM812ascii_to_hexEh>:

uint8_t NEOM8::ascii_to_hex(uint8_t asciiSymbol) {
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	70fb      	strb	r3, [r7, #3]
    uint8_t hexOut = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	73fb      	strb	r3, [r7, #15]
    if (asciiSymbol == 0x2E)
 8000734:	78fb      	ldrb	r3, [r7, #3]
 8000736:	2b2e      	cmp	r3, #46	; 0x2e
 8000738:	d102      	bne.n	8000740 <_ZN5NEOM812ascii_to_hexEh+0x1c>
        hexOut = 0x10;
 800073a:	2310      	movs	r3, #16
 800073c:	73fb      	strb	r3, [r7, #15]
 800073e:	e012      	b.n	8000766 <_ZN5NEOM812ascii_to_hexEh+0x42>
    else if (asciiSymbol >= 0x30 && asciiSymbol <= 0x39){
 8000740:	78fb      	ldrb	r3, [r7, #3]
 8000742:	2b2f      	cmp	r3, #47	; 0x2f
 8000744:	d906      	bls.n	8000754 <_ZN5NEOM812ascii_to_hexEh+0x30>
 8000746:	78fb      	ldrb	r3, [r7, #3]
 8000748:	2b39      	cmp	r3, #57	; 0x39
 800074a:	d803      	bhi.n	8000754 <_ZN5NEOM812ascii_to_hexEh+0x30>
        hexOut = asciiSymbol - 0x30;
 800074c:	78fb      	ldrb	r3, [r7, #3]
 800074e:	3b30      	subs	r3, #48	; 0x30
 8000750:	73fb      	strb	r3, [r7, #15]
 8000752:	e008      	b.n	8000766 <_ZN5NEOM812ascii_to_hexEh+0x42>
    }
    else if (asciiSymbol >= 0x41 && asciiSymbol <= 0x46){
 8000754:	78fb      	ldrb	r3, [r7, #3]
 8000756:	2b40      	cmp	r3, #64	; 0x40
 8000758:	d905      	bls.n	8000766 <_ZN5NEOM812ascii_to_hexEh+0x42>
 800075a:	78fb      	ldrb	r3, [r7, #3]
 800075c:	2b46      	cmp	r3, #70	; 0x46
 800075e:	d802      	bhi.n	8000766 <_ZN5NEOM812ascii_to_hexEh+0x42>
        hexOut = asciiSymbol - 0x37; //Letter "F"(ASCII 0x46) becomes 0xF
 8000760:	78fb      	ldrb	r3, [r7, #3]
 8000762:	3b37      	subs	r3, #55	; 0x37
 8000764:	73fb      	strb	r3, [r7, #15]
    }
    return hexOut;
 8000766:	7bfb      	ldrb	r3, [r7, #15]
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <_ZN5NEOM813parse_gpsDataEv>:

void NEOM8::parse_gpsData() {
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	static bool currently_parsing = false;
	static uint16_t buffer_index = 0;

	for (int i = 0; i < GPS_UART_BUFFER_SIZE; i++) {
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000786:	da7e      	bge.n	8000886 <_ZN5NEOM813parse_gpsDataEv+0x112>
		if (byte_collection_buffer[i] == '$') { //Beginning of Packet
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	4413      	add	r3, r2
 800078e:	f603 1364 	addw	r3, r3, #2404	; 0x964
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b24      	cmp	r3, #36	; 0x24
 8000796:	d106      	bne.n	80007a6 <_ZN5NEOM813parse_gpsDataEv+0x32>
			currently_parsing = true;
 8000798:	4b79      	ldr	r3, [pc, #484]	; (8000980 <_ZN5NEOM813parse_gpsDataEv+0x20c>)
 800079a:	2201      	movs	r2, #1
 800079c:	701a      	strb	r2, [r3, #0]
			buffer_index = 0;
 800079e:	4b79      	ldr	r3, [pc, #484]	; (8000984 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	801a      	strh	r2, [r3, #0]
 80007a4:	e06b      	b.n	800087e <_ZN5NEOM813parse_gpsDataEv+0x10a>
		} else if (byte_collection_buffer[i] == '\r') { //End of Packet
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	4413      	add	r3, r2
 80007ac:	f603 1364 	addw	r3, r3, #2404	; 0x964
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b0d      	cmp	r3, #13
 80007b4:	d141      	bne.n	800083a <_ZN5NEOM813parse_gpsDataEv+0xc6>
			 if (strncmp((char*) GPS_GGA_MESSAGE, (char*) uart_buffer, 5) == 0){
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	f203 6344 	addw	r3, r3, #1604	; 0x644
 80007bc:	2205      	movs	r2, #5
 80007be:	4619      	mov	r1, r3
 80007c0:	4871      	ldr	r0, [pc, #452]	; (8000988 <_ZN5NEOM813parse_gpsDataEv+0x214>)
 80007c2:	f004 fab1 	bl	8004d28 <strncmp>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d10e      	bne.n	80007ea <_ZN5NEOM813parse_gpsDataEv+0x76>
				memcpy(gga_buffer, uart_buffer, GPS_UART_BUFFER_SIZE);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	1d18      	adds	r0, r3, #4
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f203 6344 	addw	r3, r3, #1604	; 0x644
 80007d6:	f44f 7248 	mov.w	r2, #800	; 0x320
 80007da:	4619      	mov	r1, r3
 80007dc:	f004 f9e0 	bl	8004ba0 <memcpy>
				gpsData.ggaDataIsNew = true;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2201      	movs	r2, #1
 80007e4:	f883 2cab 	strb.w	r2, [r3, #3243]	; 0xcab
 80007e8:	e019      	b.n	800081e <_ZN5NEOM813parse_gpsDataEv+0xaa>
			 } else if (strncmp((char*) GPS_VTG_MESSAGE, (char*) uart_buffer, 5) == 0){
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	f203 6344 	addw	r3, r3, #1604	; 0x644
 80007f0:	2205      	movs	r2, #5
 80007f2:	4619      	mov	r1, r3
 80007f4:	4865      	ldr	r0, [pc, #404]	; (800098c <_ZN5NEOM813parse_gpsDataEv+0x218>)
 80007f6:	f004 fa97 	bl	8004d28 <strncmp>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d10e      	bne.n	800081e <_ZN5NEOM813parse_gpsDataEv+0xaa>
				memcpy(vtg_buffer, uart_buffer, GPS_UART_BUFFER_SIZE);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	f503 7049 	add.w	r0, r3, #804	; 0x324
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	f203 6344 	addw	r3, r3, #1604	; 0x644
 800080c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000810:	4619      	mov	r1, r3
 8000812:	f004 f9c5 	bl	8004ba0 <memcpy>
				gpsData.vtgDataIsNew = true;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2201      	movs	r2, #1
 800081a:	f883 2cac 	strb.w	r2, [r3, #3244]	; 0xcac
			 }
			 currently_parsing = false;
 800081e:	4b58      	ldr	r3, [pc, #352]	; (8000980 <_ZN5NEOM813parse_gpsDataEv+0x20c>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]

			 // Exit if we find both of the messages to not waste time on computation
			 if (gpsData.ggaDataIsNew && gpsData.vtgDataIsNew) {
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	f893 3cab 	ldrb.w	r3, [r3, #3243]	; 0xcab
 800082a:	2b00      	cmp	r3, #0
 800082c:	d027      	beq.n	800087e <_ZN5NEOM813parse_gpsDataEv+0x10a>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f893 3cac 	ldrb.w	r3, [r3, #3244]	; 0xcac
 8000834:	2b00      	cmp	r3, #0
 8000836:	d022      	beq.n	800087e <_ZN5NEOM813parse_gpsDataEv+0x10a>
				 break;
 8000838:	e025      	b.n	8000886 <_ZN5NEOM813parse_gpsDataEv+0x112>
			 }
		} else if (currently_parsing){
 800083a:	4b51      	ldr	r3, [pc, #324]	; (8000980 <_ZN5NEOM813parse_gpsDataEv+0x20c>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d01d      	beq.n	800087e <_ZN5NEOM813parse_gpsDataEv+0x10a>
			uart_buffer[buffer_index] = byte_collection_buffer[i];
 8000842:	4b50      	ldr	r3, [pc, #320]	; (8000984 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	4619      	mov	r1, r3
 8000848:	687a      	ldr	r2, [r7, #4]
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	4413      	add	r3, r2
 800084e:	f603 1364 	addw	r3, r3, #2404	; 0x964
 8000852:	781a      	ldrb	r2, [r3, #0]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	440b      	add	r3, r1
 8000858:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
			buffer_index = (buffer_index + 1) % GPS_UART_BUFFER_SIZE; //make sure we dont cause a segmentation fault here
 800085c:	4b49      	ldr	r3, [pc, #292]	; (8000984 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	3301      	adds	r3, #1
 8000862:	4a4b      	ldr	r2, [pc, #300]	; (8000990 <_ZN5NEOM813parse_gpsDataEv+0x21c>)
 8000864:	fb82 1203 	smull	r1, r2, r2, r3
 8000868:	1211      	asrs	r1, r2, #8
 800086a:	17da      	asrs	r2, r3, #31
 800086c:	1a8a      	subs	r2, r1, r2
 800086e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000872:	fb01 f202 	mul.w	r2, r1, r2
 8000876:	1a9a      	subs	r2, r3, r2
 8000878:	b292      	uxth	r2, r2
 800087a:	4b42      	ldr	r3, [pc, #264]	; (8000984 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 800087c:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < GPS_UART_BUFFER_SIZE; i++) {
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	3301      	adds	r3, #1
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	e77c      	b.n	8000780 <_ZN5NEOM813parse_gpsDataEv+0xc>
		}
	}

	if (!gpsData.ggaDataIsNew && !gpsData.vtgDataIsNew){ //if no data has been copied over
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	f893 3cab 	ldrb.w	r3, [r3, #3243]	; 0xcab
 800088c:	f083 0301 	eor.w	r3, r3, #1
 8000890:	b2db      	uxtb	r3, r3
 8000892:	2b00      	cmp	r3, #0
 8000894:	d007      	beq.n	80008a6 <_ZN5NEOM813parse_gpsDataEv+0x132>
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	f893 3cac 	ldrb.w	r3, [r3, #3244]	; 0xcac
 800089c:	f083 0301 	eor.w	r3, r3, #1
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d168      	bne.n	8000978 <_ZN5NEOM813parse_gpsDataEv+0x204>
		return;
	}

	if (gpsData.ggaDataIsNew){
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	f893 3cab 	ldrb.w	r3, [r3, #3243]	; 0xcab
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d02f      	beq.n	8000910 <_ZN5NEOM813parse_gpsDataEv+0x19c>
		gpsData.ggaDataIsNew = false;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2200      	movs	r2, #0
 80008b4:	f883 2cab 	strb.w	r2, [r3, #3243]	; 0xcab
		if (is_check_sum_valid(gga_buffer)){
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	3304      	adds	r3, #4
 80008bc:	4619      	mov	r1, r3
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f7ff fecd 	bl	800065e <_ZN5NEOM818is_check_sum_validEPh>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d01e      	beq.n	8000908 <_ZN5NEOM813parse_gpsDataEv+0x194>
			dataAvailable = false;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2200      	movs	r2, #0
 80008ce:	f883 2c85 	strb.w	r2, [r3, #3205]	; 0xc85
			parse_gga(gga_buffer);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	3304      	adds	r3, #4
 80008d6:	4619      	mov	r1, r3
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f000 f971 	bl	8000bc0 <_ZN5NEOM89parse_ggaEPh>
			dataAvailable = true;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2201      	movs	r2, #1
 80008e2:	f883 2c85 	strb.w	r2, [r3, #3205]	; 0xc85
			gpsData.dataIsNew = true;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2201      	movs	r2, #1
 80008ea:	f883 2ca9 	strb.w	r2, [r3, #3241]	; 0xca9
			gpsData.timeIsNew = true;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2201      	movs	r2, #1
 80008f2:	f883 2caa 	strb.w	r2, [r3, #3242]	; 0xcaa
			gpsData.ggaDataIsNew = true;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2201      	movs	r2, #1
 80008fa:	f883 2cab 	strb.w	r2, [r3, #3243]	; 0xcab
			gpsData.sensorStatus = 0;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2200      	movs	r2, #0
 8000902:	f883 2ca8 	strb.w	r2, [r3, #3240]	; 0xca8
 8000906:	e003      	b.n	8000910 <_ZN5NEOM813parse_gpsDataEv+0x19c>
		} else {
			gpsData.sensorStatus = 1;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2201      	movs	r2, #1
 800090c:	f883 2ca8 	strb.w	r2, [r3, #3240]	; 0xca8
		}
	}

	if (gpsData.vtgDataIsNew){
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f893 3cac 	ldrb.w	r3, [r3, #3244]	; 0xcac
 8000916:	2b00      	cmp	r3, #0
 8000918:	d02f      	beq.n	800097a <_ZN5NEOM813parse_gpsDataEv+0x206>
		gpsData.vtgDataIsNew = false;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2200      	movs	r2, #0
 800091e:	f883 2cac 	strb.w	r2, [r3, #3244]	; 0xcac
		if (is_check_sum_valid(vtg_buffer)){
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8000928:	4619      	mov	r1, r3
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f7ff fe97 	bl	800065e <_ZN5NEOM818is_check_sum_validEPh>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d01b      	beq.n	800096e <_ZN5NEOM813parse_gpsDataEv+0x1fa>
			dataAvailable = false;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	2200      	movs	r2, #0
 800093a:	f883 2c85 	strb.w	r2, [r3, #3205]	; 0xc85
			parse_vtg(vtg_buffer);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8000944:	4619      	mov	r1, r3
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f000 f824 	bl	8000994 <_ZN5NEOM89parse_vtgEPh>
			dataAvailable = true;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2201      	movs	r2, #1
 8000950:	f883 2c85 	strb.w	r2, [r3, #3205]	; 0xc85
			gpsData.dataIsNew = true;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2201      	movs	r2, #1
 8000958:	f883 2ca9 	strb.w	r2, [r3, #3241]	; 0xca9
			gpsData.vtgDataIsNew = true;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2201      	movs	r2, #1
 8000960:	f883 2cac 	strb.w	r2, [r3, #3244]	; 0xcac
			gpsData.sensorStatus = 0;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	f883 2ca8 	strb.w	r2, [r3, #3240]	; 0xca8
 800096c:	e005      	b.n	800097a <_ZN5NEOM813parse_gpsDataEv+0x206>
		} else {
			gpsData.sensorStatus = 1;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2201      	movs	r2, #1
 8000972:	f883 2ca8 	strb.w	r2, [r3, #3240]	; 0xca8
 8000976:	e000      	b.n	800097a <_ZN5NEOM813parse_gpsDataEv+0x206>
		return;
 8000978:	bf00      	nop
		}
	}
}
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000098 	.word	0x20000098
 8000984:	2000009a 	.word	0x2000009a
 8000988:	08004d80 	.word	0x08004d80
 800098c:	08004d88 	.word	0x08004d88
 8000990:	51eb851f 	.word	0x51eb851f

08000994 <_ZN5NEOM89parse_vtgEPh>:

void NEOM8::parse_vtg(uint8_t* data) {
 8000994:	b580      	push	{r7, lr}
 8000996:	b08a      	sub	sp, #40	; 0x28
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	6039      	str	r1, [r7, #0]
	//static so that we dont allocate these variables every time
	static uint8_t rawHeading[6] = {0, 0, 0, 0, 0, 0};
	static uint8_t rawGroundSpeed[8] = {0, 0, 0, 0, 0, 0, 0, 0};

	int comma = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0;
 80009a2:	2300      	movs	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
	int j = 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	61fb      	str	r3, [r7, #28]

	while (data[j] != '*') {
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	683a      	ldr	r2, [r7, #0]
 80009ae:	4413      	add	r3, r2
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	2b2a      	cmp	r3, #42	; 0x2a
 80009b4:	d032      	beq.n	8000a1c <_ZN5NEOM89parse_vtgEPh+0x88>
		uint8_t numData = ascii_to_hex(data[j]);
 80009b6:	69fb      	ldr	r3, [r7, #28]
 80009b8:	683a      	ldr	r2, [r7, #0]
 80009ba:	4413      	add	r3, r2
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	4619      	mov	r1, r3
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f7ff feaf 	bl	8000724 <_ZN5NEOM812ascii_to_hexEh>
 80009c6:	4603      	mov	r3, r0
 80009c8:	73fb      	strb	r3, [r7, #15]
		if (data[j] == ',') {
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	683a      	ldr	r2, [r7, #0]
 80009ce:	4413      	add	r3, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2b2c      	cmp	r3, #44	; 0x2c
 80009d4:	d104      	bne.n	80009e0 <_ZN5NEOM89parse_vtgEPh+0x4c>
			comma++;
 80009d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d8:	3301      	adds	r3, #1
 80009da:	627b      	str	r3, [r7, #36]	; 0x24
			i = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	623b      	str	r3, [r7, #32]
		}

		if (comma == 1 && (i != 0)) {
 80009e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d108      	bne.n	80009f8 <_ZN5NEOM89parse_vtgEPh+0x64>
 80009e6:	6a3b      	ldr	r3, [r7, #32]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d005      	beq.n	80009f8 <_ZN5NEOM89parse_vtgEPh+0x64>
			rawHeading[i] = numData;
 80009ec:	4a6f      	ldr	r2, [pc, #444]	; (8000bac <_ZN5NEOM89parse_vtgEPh+0x218>)
 80009ee:	6a3b      	ldr	r3, [r7, #32]
 80009f0:	4413      	add	r3, r2
 80009f2:	7bfa      	ldrb	r2, [r7, #15]
 80009f4:	701a      	strb	r2, [r3, #0]
 80009f6:	e00a      	b.n	8000a0e <_ZN5NEOM89parse_vtgEPh+0x7a>
		} else if (comma == 7 && (i != 0)) {
 80009f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fa:	2b07      	cmp	r3, #7
 80009fc:	d107      	bne.n	8000a0e <_ZN5NEOM89parse_vtgEPh+0x7a>
 80009fe:	6a3b      	ldr	r3, [r7, #32]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d004      	beq.n	8000a0e <_ZN5NEOM89parse_vtgEPh+0x7a>
			rawGroundSpeed[i] = numData;
 8000a04:	4a6a      	ldr	r2, [pc, #424]	; (8000bb0 <_ZN5NEOM89parse_vtgEPh+0x21c>)
 8000a06:	6a3b      	ldr	r3, [r7, #32]
 8000a08:	4413      	add	r3, r2
 8000a0a:	7bfa      	ldrb	r2, [r7, #15]
 8000a0c:	701a      	strb	r2, [r3, #0]
		}

		i++;
 8000a0e:	6a3b      	ldr	r3, [r7, #32]
 8000a10:	3301      	adds	r3, #1
 8000a12:	623b      	str	r3, [r7, #32]
		j++;
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	3301      	adds	r3, #1
 8000a18:	61fb      	str	r3, [r7, #28]
	while (data[j] != '*') {
 8000a1a:	e7c6      	b.n	80009aa <_ZN5NEOM89parse_vtgEPh+0x16>
	}

	i = 1;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	623b      	str	r3, [r7, #32]
	long int multiplier = 10;
 8000a20:	230a      	movs	r3, #10
 8000a22:	61bb      	str	r3, [r7, #24]
	int decimalPoint = 0;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]

	gpsData.heading = 0;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f8a3 2ca4 	strh.w	r2, [r3, #3236]	; 0xca4
	float tHeading = 0;
 8000a30:	f04f 0300 	mov.w	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
	for (i = 1; i < 6; i++) //this code first generates an 5 digit decimal number
 8000a36:	2301      	movs	r3, #1
 8000a38:	623b      	str	r3, [r7, #32]
 8000a3a:	6a3b      	ldr	r3, [r7, #32]
 8000a3c:	2b05      	cmp	r3, #5
 8000a3e:	dc27      	bgt.n	8000a90 <_ZN5NEOM89parse_vtgEPh+0xfc>
	{
		if (rawHeading[i] == 0x10)//check for decimal point
 8000a40:	4a5a      	ldr	r2, [pc, #360]	; (8000bac <_ZN5NEOM89parse_vtgEPh+0x218>)
 8000a42:	6a3b      	ldr	r3, [r7, #32]
 8000a44:	4413      	add	r3, r2
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b10      	cmp	r3, #16
 8000a4a:	d102      	bne.n	8000a52 <_ZN5NEOM89parse_vtgEPh+0xbe>
		{
			decimalPoint = i;
 8000a4c:	6a3b      	ldr	r3, [r7, #32]
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	e01a      	b.n	8000a88 <_ZN5NEOM89parse_vtgEPh+0xf4>
		} else {
			tHeading += (float) (rawHeading[i]*100000 / multiplier);
 8000a52:	4a56      	ldr	r2, [pc, #344]	; (8000bac <_ZN5NEOM89parse_vtgEPh+0x218>)
 8000a54:	6a3b      	ldr	r3, [r7, #32]
 8000a56:	4413      	add	r3, r2
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	4b55      	ldr	r3, [pc, #340]	; (8000bb4 <_ZN5NEOM89parse_vtgEPh+0x220>)
 8000a5e:	fb03 f202 	mul.w	r2, r3, r2
 8000a62:	69bb      	ldr	r3, [r7, #24]
 8000a64:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a68:	ee07 3a90 	vmov	s15, r3
 8000a6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a70:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a78:	edc7 7a04 	vstr	s15, [r7, #16]
			multiplier *= 10;
 8000a7c:	69ba      	ldr	r2, [r7, #24]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	4413      	add	r3, r2
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	61bb      	str	r3, [r7, #24]
	for (i = 1; i < 6; i++) //this code first generates an 5 digit decimal number
 8000a88:	6a3b      	ldr	r3, [r7, #32]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	623b      	str	r3, [r7, #32]
 8000a8e:	e7d4      	b.n	8000a3a <_ZN5NEOM89parse_vtgEPh+0xa6>
		}
	}
	decimalPoint = decimalPoint - 2;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	3b02      	subs	r3, #2
 8000a94:	617b      	str	r3, [r7, #20]
	multiplier = 10000;
 8000a96:	f242 7310 	movw	r3, #10000	; 0x2710
 8000a9a:	61bb      	str	r3, [r7, #24]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	dd0b      	ble.n	8000aba <_ZN5NEOM89parse_vtgEPh+0x126>
	{
		multiplier = multiplier / 10;
 8000aa2:	69bb      	ldr	r3, [r7, #24]
 8000aa4:	4a44      	ldr	r2, [pc, #272]	; (8000bb8 <_ZN5NEOM89parse_vtgEPh+0x224>)
 8000aa6:	fb82 1203 	smull	r1, r2, r2, r3
 8000aaa:	1092      	asrs	r2, r2, #2
 8000aac:	17db      	asrs	r3, r3, #31
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	61bb      	str	r3, [r7, #24]
		decimalPoint--;
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	3b01      	subs	r3, #1
 8000ab6:	617b      	str	r3, [r7, #20]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000ab8:	e7f0      	b.n	8000a9c <_ZN5NEOM89parse_vtgEPh+0x108>
	}
	gpsData.heading = (int)(tHeading / multiplier);
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	ee07 3a90 	vmov	s15, r3
 8000ac0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ac4:	edd7 6a04 	vldr	s13, [r7, #16]
 8000ac8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000acc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ad0:	ee17 3a90 	vmov	r3, s15
 8000ad4:	b21a      	sxth	r2, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	f8a3 2ca4 	strh.w	r2, [r3, #3236]	; 0xca4

	//	//calculate speed - tricky because of unknown 1-3 digits preceeding the decimal
	i = 1;
 8000adc:	2301      	movs	r3, #1
 8000ade:	623b      	str	r3, [r7, #32]
	multiplier = 10;
 8000ae0:	230a      	movs	r3, #10
 8000ae2:	61bb      	str	r3, [r7, #24]
	decimalPoint = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	617b      	str	r3, [r7, #20]
	gpsData.groundSpeed = 0;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	f603 439c 	addw	r3, r3, #3228	; 0xc9c
 8000aee:	f04f 0200 	mov.w	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
	for (i = 1; i < 7; i++) //this code first generates an 6 digit decimal number
 8000af4:	2301      	movs	r3, #1
 8000af6:	623b      	str	r3, [r7, #32]
 8000af8:	6a3b      	ldr	r3, [r7, #32]
 8000afa:	2b06      	cmp	r3, #6
 8000afc:	dc2d      	bgt.n	8000b5a <_ZN5NEOM89parse_vtgEPh+0x1c6>
	{
		if (rawGroundSpeed[i] == 0x10)//check for decimal point
 8000afe:	4a2c      	ldr	r2, [pc, #176]	; (8000bb0 <_ZN5NEOM89parse_vtgEPh+0x21c>)
 8000b00:	6a3b      	ldr	r3, [r7, #32]
 8000b02:	4413      	add	r3, r2
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b10      	cmp	r3, #16
 8000b08:	d102      	bne.n	8000b10 <_ZN5NEOM89parse_vtgEPh+0x17c>
		{
			decimalPoint = i;
 8000b0a:	6a3b      	ldr	r3, [r7, #32]
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	e020      	b.n	8000b52 <_ZN5NEOM89parse_vtgEPh+0x1be>
		} else {
			gpsData.groundSpeed += (float) (rawGroundSpeed[i]*1000000 / multiplier);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f603 439c 	addw	r3, r3, #3228	; 0xc9c
 8000b16:	ed93 7a00 	vldr	s14, [r3]
 8000b1a:	4a25      	ldr	r2, [pc, #148]	; (8000bb0 <_ZN5NEOM89parse_vtgEPh+0x21c>)
 8000b1c:	6a3b      	ldr	r3, [r7, #32]
 8000b1e:	4413      	add	r3, r2
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	461a      	mov	r2, r3
 8000b24:	4b25      	ldr	r3, [pc, #148]	; (8000bbc <_ZN5NEOM89parse_vtgEPh+0x228>)
 8000b26:	fb03 f202 	mul.w	r2, r3, r2
 8000b2a:	69bb      	ldr	r3, [r7, #24]
 8000b2c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b30:	ee07 3a90 	vmov	s15, r3
 8000b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f603 439c 	addw	r3, r3, #3228	; 0xc9c
 8000b42:	edc3 7a00 	vstr	s15, [r3]
			multiplier = multiplier * 10;
 8000b46:	69ba      	ldr	r2, [r7, #24]
 8000b48:	4613      	mov	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	4413      	add	r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	61bb      	str	r3, [r7, #24]
	for (i = 1; i < 7; i++) //this code first generates an 6 digit decimal number
 8000b52:	6a3b      	ldr	r3, [r7, #32]
 8000b54:	3301      	adds	r3, #1
 8000b56:	623b      	str	r3, [r7, #32]
 8000b58:	e7ce      	b.n	8000af8 <_ZN5NEOM89parse_vtgEPh+0x164>
		}
	}
	decimalPoint = decimalPoint - 2;
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	3b02      	subs	r3, #2
 8000b5e:	617b      	str	r3, [r7, #20]
	multiplier = 100000;
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <_ZN5NEOM89parse_vtgEPh+0x220>)
 8000b62:	61bb      	str	r3, [r7, #24]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	dd0b      	ble.n	8000b82 <_ZN5NEOM89parse_vtgEPh+0x1ee>
	{
		multiplier = multiplier / 10;
 8000b6a:	69bb      	ldr	r3, [r7, #24]
 8000b6c:	4a12      	ldr	r2, [pc, #72]	; (8000bb8 <_ZN5NEOM89parse_vtgEPh+0x224>)
 8000b6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b72:	1092      	asrs	r2, r2, #2
 8000b74:	17db      	asrs	r3, r3, #31
 8000b76:	1ad3      	subs	r3, r2, r3
 8000b78:	61bb      	str	r3, [r7, #24]
		decimalPoint--;
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000b80:	e7f0      	b.n	8000b64 <_ZN5NEOM89parse_vtgEPh+0x1d0>
	}
	gpsData.groundSpeed = gpsData.groundSpeed / multiplier;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	f603 439c 	addw	r3, r3, #3228	; 0xc9c
 8000b88:	edd3 6a00 	vldr	s13, [r3]
 8000b8c:	69bb      	ldr	r3, [r7, #24]
 8000b8e:	ee07 3a90 	vmov	s15, r3
 8000b92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f603 439c 	addw	r3, r3, #3228	; 0xc9c
 8000ba0:	edc3 7a00 	vstr	s15, [r3]
}
 8000ba4:	bf00      	nop
 8000ba6:	3728      	adds	r7, #40	; 0x28
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	2000009c 	.word	0x2000009c
 8000bb0:	200000a4 	.word	0x200000a4
 8000bb4:	000186a0 	.word	0x000186a0
 8000bb8:	66666667 	.word	0x66666667
 8000bbc:	000f4240 	.word	0x000f4240

08000bc0 <_ZN5NEOM89parse_ggaEPh>:

void NEOM8::parse_gga(uint8_t* data) {
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08a      	sub	sp, #40	; 0x28
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
	int comma = 0; //comma counting so that we know what header we're parsing for
 8000bca:	2300      	movs	r3, #0
 8000bcc:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0; //index for the current position of the field value
 8000bce:	2300      	movs	r3, #0
 8000bd0:	623b      	str	r3, [r7, #32]
	int j = 0; //7th uint8_tacter is where data will start. index for the byte index in the counter
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61fb      	str	r3, [r7, #28]
	static uint8_t rawAltitude[8] = {0, 0, 0, 0, 0, 0, 0, 0};
	static uint8_t latitudeNS = 0;
	static uint8_t longitudeEW = 0;
	static uint8_t positionFix = 0;

	while (data[j] != '*') {
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	683a      	ldr	r2, [r7, #0]
 8000bda:	4413      	add	r3, r2
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	2b2a      	cmp	r3, #42	; 0x2a
 8000be0:	f000 808c 	beq.w	8000cfc <_ZN5NEOM89parse_ggaEPh+0x13c>
		uint8_t numData = ascii_to_hex(data[j]);
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	683a      	ldr	r2, [r7, #0]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	4619      	mov	r1, r3
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f7ff fd98 	bl	8000724 <_ZN5NEOM812ascii_to_hexEh>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	73fb      	strb	r3, [r7, #15]

		if (data[j] == ',') {
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	683a      	ldr	r2, [r7, #0]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b2c      	cmp	r3, #44	; 0x2c
 8000c02:	d104      	bne.n	8000c0e <_ZN5NEOM89parse_ggaEPh+0x4e>
			comma++;
 8000c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c06:	3301      	adds	r3, #1
 8000c08:	627b      	str	r3, [r7, #36]	; 0x24
			i = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	623b      	str	r3, [r7, #32]
		}

		if ((comma == 1) && (i != 0)) {
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d108      	bne.n	8000c26 <_ZN5NEOM89parse_ggaEPh+0x66>
 8000c14:	6a3b      	ldr	r3, [r7, #32]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d005      	beq.n	8000c26 <_ZN5NEOM89parse_ggaEPh+0x66>
			rawTime[i] = numData;
 8000c1a:	4a30      	ldr	r2, [pc, #192]	; (8000cdc <_ZN5NEOM89parse_ggaEPh+0x11c>)
 8000c1c:	6a3b      	ldr	r3, [r7, #32]
 8000c1e:	4413      	add	r3, r2
 8000c20:	7bfa      	ldrb	r2, [r7, #15]
 8000c22:	701a      	strb	r2, [r3, #0]
 8000c24:	e052      	b.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>
		} else if ((comma == 2) && (i != 0)) {
 8000c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c28:	2b02      	cmp	r3, #2
 8000c2a:	d108      	bne.n	8000c3e <_ZN5NEOM89parse_ggaEPh+0x7e>
 8000c2c:	6a3b      	ldr	r3, [r7, #32]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d005      	beq.n	8000c3e <_ZN5NEOM89parse_ggaEPh+0x7e>
			rawLatitude[i] = numData;
 8000c32:	4a2b      	ldr	r2, [pc, #172]	; (8000ce0 <_ZN5NEOM89parse_ggaEPh+0x120>)
 8000c34:	6a3b      	ldr	r3, [r7, #32]
 8000c36:	4413      	add	r3, r2
 8000c38:	7bfa      	ldrb	r2, [r7, #15]
 8000c3a:	701a      	strb	r2, [r3, #0]
 8000c3c:	e046      	b.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 3) && (i != 0)) {
 8000c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c40:	2b03      	cmp	r3, #3
 8000c42:	d109      	bne.n	8000c58 <_ZN5NEOM89parse_ggaEPh+0x98>
 8000c44:	6a3b      	ldr	r3, [r7, #32]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d006      	beq.n	8000c58 <_ZN5NEOM89parse_ggaEPh+0x98>
			latitudeNS = data[j];
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	683a      	ldr	r2, [r7, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	781a      	ldrb	r2, [r3, #0]
 8000c52:	4b24      	ldr	r3, [pc, #144]	; (8000ce4 <_ZN5NEOM89parse_ggaEPh+0x124>)
 8000c54:	701a      	strb	r2, [r3, #0]
 8000c56:	e039      	b.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 4) && (i != 0)) {
 8000c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	d108      	bne.n	8000c70 <_ZN5NEOM89parse_ggaEPh+0xb0>
 8000c5e:	6a3b      	ldr	r3, [r7, #32]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d005      	beq.n	8000c70 <_ZN5NEOM89parse_ggaEPh+0xb0>
			rawLongitude[i] = numData;
 8000c64:	4a20      	ldr	r2, [pc, #128]	; (8000ce8 <_ZN5NEOM89parse_ggaEPh+0x128>)
 8000c66:	6a3b      	ldr	r3, [r7, #32]
 8000c68:	4413      	add	r3, r2
 8000c6a:	7bfa      	ldrb	r2, [r7, #15]
 8000c6c:	701a      	strb	r2, [r3, #0]
 8000c6e:	e02d      	b.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 5) && (i != 0)) {
 8000c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c72:	2b05      	cmp	r3, #5
 8000c74:	d109      	bne.n	8000c8a <_ZN5NEOM89parse_ggaEPh+0xca>
 8000c76:	6a3b      	ldr	r3, [r7, #32]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d006      	beq.n	8000c8a <_ZN5NEOM89parse_ggaEPh+0xca>
			longitudeEW = data[j];
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	4413      	add	r3, r2
 8000c82:	781a      	ldrb	r2, [r3, #0]
 8000c84:	4b19      	ldr	r3, [pc, #100]	; (8000cec <_ZN5NEOM89parse_ggaEPh+0x12c>)
 8000c86:	701a      	strb	r2, [r3, #0]
 8000c88:	e020      	b.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 6) && (i != 0)) {
 8000c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8c:	2b06      	cmp	r3, #6
 8000c8e:	d106      	bne.n	8000c9e <_ZN5NEOM89parse_ggaEPh+0xde>
 8000c90:	6a3b      	ldr	r3, [r7, #32]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d003      	beq.n	8000c9e <_ZN5NEOM89parse_ggaEPh+0xde>
			positionFix = numData;
 8000c96:	4a16      	ldr	r2, [pc, #88]	; (8000cf0 <_ZN5NEOM89parse_ggaEPh+0x130>)
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	7013      	strb	r3, [r2, #0]
 8000c9c:	e016      	b.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 7) && (i != 0)) {
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca0:	2b07      	cmp	r3, #7
 8000ca2:	d108      	bne.n	8000cb6 <_ZN5NEOM89parse_ggaEPh+0xf6>
 8000ca4:	6a3b      	ldr	r3, [r7, #32]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d005      	beq.n	8000cb6 <_ZN5NEOM89parse_ggaEPh+0xf6>
			rawSatellites[i] = numData;
 8000caa:	4a12      	ldr	r2, [pc, #72]	; (8000cf4 <_ZN5NEOM89parse_ggaEPh+0x134>)
 8000cac:	6a3b      	ldr	r3, [r7, #32]
 8000cae:	4413      	add	r3, r2
 8000cb0:	7bfa      	ldrb	r2, [r7, #15]
 8000cb2:	701a      	strb	r2, [r3, #0]
 8000cb4:	e00a      	b.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>
		} else  if ((comma == 9) && (i != 0)) {
 8000cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb8:	2b09      	cmp	r3, #9
 8000cba:	d107      	bne.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>
 8000cbc:	6a3b      	ldr	r3, [r7, #32]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d004      	beq.n	8000ccc <_ZN5NEOM89parse_ggaEPh+0x10c>
			rawAltitude[i] = numData;
 8000cc2:	4a0d      	ldr	r2, [pc, #52]	; (8000cf8 <_ZN5NEOM89parse_ggaEPh+0x138>)
 8000cc4:	6a3b      	ldr	r3, [r7, #32]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	7bfa      	ldrb	r2, [r7, #15]
 8000cca:	701a      	strb	r2, [r3, #0]
		}

		i++;
 8000ccc:	6a3b      	ldr	r3, [r7, #32]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	623b      	str	r3, [r7, #32]
		j++;
 8000cd2:	69fb      	ldr	r3, [r7, #28]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	61fb      	str	r3, [r7, #28]
	while (data[j] != '*') {
 8000cd8:	e77d      	b.n	8000bd6 <_ZN5NEOM89parse_ggaEPh+0x16>
 8000cda:	bf00      	nop
 8000cdc:	200000ac 	.word	0x200000ac
 8000ce0:	200000b8 	.word	0x200000b8
 8000ce4:	200000d8 	.word	0x200000d8
 8000ce8:	200000c4 	.word	0x200000c4
 8000cec:	200000d9 	.word	0x200000d9
 8000cf0:	200000da 	.word	0x200000da
 8000cf4:	20000000 	.word	0x20000000
 8000cf8:	200000d0 	.word	0x200000d0
	}

	//now we've got all the valid data placed in our buffers. Modify gps data struct to match

	//calculate time
	gpsData.utcTime = (float) rawTime[1] * 100000;
 8000cfc:	4bd6      	ldr	r3, [pc, #856]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000cfe:	785b      	ldrb	r3, [r3, #1]
 8000d00:	ee07 3a90 	vmov	s15, r3
 8000d04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d08:	ed9f 7ad4 	vldr	s14, [pc, #848]	; 800105c <_ZN5NEOM89parse_ggaEPh+0x49c>
 8000d0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000d16:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[2] * 10000;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000d20:	ed93 7a00 	vldr	s14, [r3]
 8000d24:	4bcc      	ldr	r3, [pc, #816]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000d26:	789b      	ldrb	r3, [r3, #2]
 8000d28:	ee07 3a90 	vmov	s15, r3
 8000d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d30:	eddf 6acb 	vldr	s13, [pc, #812]	; 8001060 <_ZN5NEOM89parse_ggaEPh+0x4a0>
 8000d34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000d42:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[3] * 1000;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000d4c:	ed93 7a00 	vldr	s14, [r3]
 8000d50:	4bc1      	ldr	r3, [pc, #772]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000d52:	78db      	ldrb	r3, [r3, #3]
 8000d54:	ee07 3a90 	vmov	s15, r3
 8000d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d5c:	eddf 6ac1 	vldr	s13, [pc, #772]	; 8001064 <_ZN5NEOM89parse_ggaEPh+0x4a4>
 8000d60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000d6e:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[4] * 100;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000d78:	ed93 7a00 	vldr	s14, [r3]
 8000d7c:	4bb6      	ldr	r3, [pc, #728]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000d7e:	791b      	ldrb	r3, [r3, #4]
 8000d80:	ee07 3a90 	vmov	s15, r3
 8000d84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d88:	eddf 6ab7 	vldr	s13, [pc, #732]	; 8001068 <_ZN5NEOM89parse_ggaEPh+0x4a8>
 8000d8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000d9a:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[5] * 10;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000da4:	ed93 7a00 	vldr	s14, [r3]
 8000da8:	4bab      	ldr	r3, [pc, #684]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000daa:	795b      	ldrb	r3, [r3, #5]
 8000dac:	ee07 3a90 	vmov	s15, r3
 8000db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000db4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000db8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000dc6:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[6] * 1;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000dd0:	ed93 7a00 	vldr	s14, [r3]
 8000dd4:	4ba0      	ldr	r3, [pc, #640]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000dd6:	799b      	ldrb	r3, [r3, #6]
 8000dd8:	ee07 3a90 	vmov	s15, r3
 8000ddc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000dea:	edc3 7a00 	vstr	s15, [r3]
	//Decimal Point
	gpsData.utcTime += (float) rawTime[8] * 0.1;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000df4:	edd3 7a00 	vldr	s15, [r3]
 8000df8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000dfc:	4b96      	ldr	r3, [pc, #600]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000dfe:	7a1b      	ldrb	r3, [r3, #8]
 8000e00:	ee07 3a90 	vmov	s15, r3
 8000e04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e08:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e0c:	ed9f 5b88 	vldr	d5, [pc, #544]	; 8001030 <_ZN5NEOM89parse_ggaEPh+0x470>
 8000e10:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e14:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000e22:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[9] * 0.01;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000e2c:	edd3 7a00 	vldr	s15, [r3]
 8000e30:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e34:	4b88      	ldr	r3, [pc, #544]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000e36:	7a5b      	ldrb	r3, [r3, #9]
 8000e38:	ee07 3a90 	vmov	s15, r3
 8000e3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e40:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e44:	ed9f 5b7c 	vldr	d5, [pc, #496]	; 8001038 <_ZN5NEOM89parse_ggaEPh+0x478>
 8000e48:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e4c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e50:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000e5a:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[10] * 0.001;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000e64:	edd3 7a00 	vldr	s15, [r3]
 8000e68:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e6c:	4b7a      	ldr	r3, [pc, #488]	; (8001058 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000e6e:	7a9b      	ldrb	r3, [r3, #10]
 8000e70:	ee07 3a90 	vmov	s15, r3
 8000e74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e78:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e7c:	ed9f 5b70 	vldr	d5, [pc, #448]	; 8001040 <_ZN5NEOM89parse_ggaEPh+0x480>
 8000e80:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e84:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e88:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 8000e92:	edc3 7a00 	vstr	s15, [r3]

	//calculate latitude
	gpsData.latitude = rawLatitude[3]*10.0;
 8000e96:	4b75      	ldr	r3, [pc, #468]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000e98:	78db      	ldrb	r3, [r3, #3]
 8000e9a:	ee07 3a90 	vmov	s15, r3
 8000e9e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ea2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8000ea6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000eb0:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[4]*1.0;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000eba:	ed93 6b00 	vldr	d6, [r3]
 8000ebe:	4b6b      	ldr	r3, [pc, #428]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000ec0:	791b      	ldrb	r3, [r3, #4]
 8000ec2:	ee07 3a90 	vmov	s15, r3
 8000ec6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000eca:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000ed4:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[6]*0.1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000ede:	ed93 6b00 	vldr	d6, [r3]
 8000ee2:	4b62      	ldr	r3, [pc, #392]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000ee4:	799b      	ldrb	r3, [r3, #6]
 8000ee6:	ee07 3a90 	vmov	s15, r3
 8000eea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000eee:	ed9f 5b50 	vldr	d5, [pc, #320]	; 8001030 <_ZN5NEOM89parse_ggaEPh+0x470>
 8000ef2:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000ef6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f00:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[7]*0.01;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f0a:	ed93 6b00 	vldr	d6, [r3]
 8000f0e:	4b57      	ldr	r3, [pc, #348]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000f10:	79db      	ldrb	r3, [r3, #7]
 8000f12:	ee07 3a90 	vmov	s15, r3
 8000f16:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f1a:	ed9f 5b47 	vldr	d5, [pc, #284]	; 8001038 <_ZN5NEOM89parse_ggaEPh+0x478>
 8000f1e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f22:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f2c:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[8]*0.001;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f36:	ed93 6b00 	vldr	d6, [r3]
 8000f3a:	4b4c      	ldr	r3, [pc, #304]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000f3c:	7a1b      	ldrb	r3, [r3, #8]
 8000f3e:	ee07 3a90 	vmov	s15, r3
 8000f42:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f46:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8001040 <_ZN5NEOM89parse_ggaEPh+0x480>
 8000f4a:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f4e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f58:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[9]*0.0001;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f62:	ed93 6b00 	vldr	d6, [r3]
 8000f66:	4b41      	ldr	r3, [pc, #260]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000f68:	7a5b      	ldrb	r3, [r3, #9]
 8000f6a:	ee07 3a90 	vmov	s15, r3
 8000f6e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f72:	ed9f 5b35 	vldr	d5, [pc, #212]	; 8001048 <_ZN5NEOM89parse_ggaEPh+0x488>
 8000f76:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f7a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f84:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude /= 60;  //Converts from dd.mmmmmm to decimal degrees. (60 minutes in a degree)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000f8e:	ed93 6b00 	vldr	d6, [r3]
 8000f92:	ed9f 5b2f 	vldr	d5, [pc, #188]	; 8001050 <_ZN5NEOM89parse_ggaEPh+0x490>
 8000f96:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000fa0:	ed83 7b00 	vstr	d7, [r3]
	//Then add the degrees (ranges from -90 to +90)
	gpsData.latitude += rawLatitude[1]*10.0;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000faa:	ed93 6b00 	vldr	d6, [r3]
 8000fae:	4b2f      	ldr	r3, [pc, #188]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000fb0:	785b      	ldrb	r3, [r3, #1]
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000fba:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8000fbe:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000fc2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000fcc:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[2]*1.0;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000fd6:	ed93 6b00 	vldr	d6, [r3]
 8000fda:	4b24      	ldr	r3, [pc, #144]	; (800106c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000fdc:	789b      	ldrb	r3, [r3, #2]
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000fe6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8000ff0:	ed83 7b00 	vstr	d7, [r3]

	if (latitudeNS == 'S'){
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	; (8001070 <_ZN5NEOM89parse_ggaEPh+0x4b0>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b53      	cmp	r3, #83	; 0x53
 8000ffa:	d10b      	bne.n	8001014 <_ZN5NEOM89parse_ggaEPh+0x454>
		gpsData.latitude *= -1;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8001002:	ed93 7b00 	vldr	d7, [r3]
 8001006:	eeb1 7b47 	vneg.f64	d7, d7
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 8001010:	ed83 7b00 	vstr	d7, [r3]
	}

	//calculate longitude
	gpsData.longitude = rawLongitude[4]*10.0;
 8001014:	4b17      	ldr	r3, [pc, #92]	; (8001074 <_ZN5NEOM89parse_ggaEPh+0x4b4>)
 8001016:	791b      	ldrb	r3, [r3, #4]
 8001018:	ee07 3a90 	vmov	s15, r3
 800101c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001020:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8001024:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 800102e:	e023      	b.n	8001078 <_ZN5NEOM89parse_ggaEPh+0x4b8>
 8001030:	9999999a 	.word	0x9999999a
 8001034:	3fb99999 	.word	0x3fb99999
 8001038:	47ae147b 	.word	0x47ae147b
 800103c:	3f847ae1 	.word	0x3f847ae1
 8001040:	d2f1a9fc 	.word	0xd2f1a9fc
 8001044:	3f50624d 	.word	0x3f50624d
 8001048:	eb1c432d 	.word	0xeb1c432d
 800104c:	3f1a36e2 	.word	0x3f1a36e2
 8001050:	00000000 	.word	0x00000000
 8001054:	404e0000 	.word	0x404e0000
 8001058:	200000ac 	.word	0x200000ac
 800105c:	47c35000 	.word	0x47c35000
 8001060:	461c4000 	.word	0x461c4000
 8001064:	447a0000 	.word	0x447a0000
 8001068:	42c80000 	.word	0x42c80000
 800106c:	200000b8 	.word	0x200000b8
 8001070:	200000d8 	.word	0x200000d8
 8001074:	200000c4 	.word	0x200000c4
 8001078:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[5]*1.0;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 8001082:	ed93 6b00 	vldr	d6, [r3]
 8001086:	4baa      	ldr	r3, [pc, #680]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001088:	795b      	ldrb	r3, [r3, #5]
 800108a:	ee07 3a90 	vmov	s15, r3
 800108e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001092:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 800109c:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[7]*0.1;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80010a6:	ed93 6b00 	vldr	d6, [r3]
 80010aa:	4ba1      	ldr	r3, [pc, #644]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 80010ac:	79db      	ldrb	r3, [r3, #7]
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80010b6:	ed9f 5b92 	vldr	d5, [pc, #584]	; 8001300 <_ZN5NEOM89parse_ggaEPh+0x740>
 80010ba:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010be:	ee36 7b07 	vadd.f64	d7, d6, d7
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80010c8:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[8]*0.01;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80010d2:	ed93 6b00 	vldr	d6, [r3]
 80010d6:	4b96      	ldr	r3, [pc, #600]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 80010d8:	7a1b      	ldrb	r3, [r3, #8]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80010e2:	ed9f 5b89 	vldr	d5, [pc, #548]	; 8001308 <_ZN5NEOM89parse_ggaEPh+0x748>
 80010e6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010ea:	ee36 7b07 	vadd.f64	d7, d6, d7
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80010f4:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[9]*0.001;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80010fe:	ed93 6b00 	vldr	d6, [r3]
 8001102:	4b8b      	ldr	r3, [pc, #556]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001104:	7a5b      	ldrb	r3, [r3, #9]
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800110e:	ed9f 5b80 	vldr	d5, [pc, #512]	; 8001310 <_ZN5NEOM89parse_ggaEPh+0x750>
 8001112:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001116:	ee36 7b07 	vadd.f64	d7, d6, d7
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 8001120:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[10]*0.0001;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 800112a:	ed93 6b00 	vldr	d6, [r3]
 800112e:	4b80      	ldr	r3, [pc, #512]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001130:	7a9b      	ldrb	r3, [r3, #10]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800113a:	ed9f 5b77 	vldr	d5, [pc, #476]	; 8001318 <_ZN5NEOM89parse_ggaEPh+0x758>
 800113e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001142:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 800114c:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude /= 60;  //Converts from ddd.mmmmmm to decimal degrees. (60 minutes in a degree)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 8001156:	ed93 6b00 	vldr	d6, [r3]
 800115a:	ed9f 5b71 	vldr	d5, [pc, #452]	; 8001320 <_ZN5NEOM89parse_ggaEPh+0x760>
 800115e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 8001168:	ed83 7b00 	vstr	d7, [r3]
	//Then add the degrees (ranges from -180 to +180)
	gpsData.longitude += rawLongitude[1]*100.0;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 8001172:	ed93 6b00 	vldr	d6, [r3]
 8001176:	4b6e      	ldr	r3, [pc, #440]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001178:	785b      	ldrb	r3, [r3, #1]
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001182:	ed9f 5b69 	vldr	d5, [pc, #420]	; 8001328 <_ZN5NEOM89parse_ggaEPh+0x768>
 8001186:	ee27 7b05 	vmul.f64	d7, d7, d5
 800118a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 8001194:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[2]*10.0;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 800119e:	ed93 6b00 	vldr	d6, [r3]
 80011a2:	4b63      	ldr	r3, [pc, #396]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 80011a4:	789b      	ldrb	r3, [r3, #2]
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80011ae:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 80011b2:	ee27 7b05 	vmul.f64	d7, d7, d5
 80011b6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80011c0:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[3]*1.0;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80011ca:	ed93 6b00 	vldr	d6, [r3]
 80011ce:	4b58      	ldr	r3, [pc, #352]	; (8001330 <_ZN5NEOM89parse_ggaEPh+0x770>)
 80011d0:	78db      	ldrb	r3, [r3, #3]
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80011da:	ee36 7b07 	vadd.f64	d7, d6, d7
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80011e4:	ed83 7b00 	vstr	d7, [r3]

	if (longitudeEW == 'W'){
 80011e8:	4b52      	ldr	r3, [pc, #328]	; (8001334 <_ZN5NEOM89parse_ggaEPh+0x774>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b57      	cmp	r3, #87	; 0x57
 80011ee:	d10b      	bne.n	8001208 <_ZN5NEOM89parse_ggaEPh+0x648>
		gpsData.longitude *= -1;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80011f6:	ed93 7b00 	vldr	d7, [r3]
 80011fa:	eeb1 7b47 	vneg.f64	d7, d7
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 8001204:	ed83 7b00 	vstr	d7, [r3]
	}

	//calculate satellites
	if (rawSatellites[2] == 10) gpsData.numSatellites = rawSatellites[1];
 8001208:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <_ZN5NEOM89parse_ggaEPh+0x778>)
 800120a:	789b      	ldrb	r3, [r3, #2]
 800120c:	2b0a      	cmp	r3, #10
 800120e:	d105      	bne.n	800121c <_ZN5NEOM89parse_ggaEPh+0x65c>
 8001210:	4b49      	ldr	r3, [pc, #292]	; (8001338 <_ZN5NEOM89parse_ggaEPh+0x778>)
 8001212:	785a      	ldrb	r2, [r3, #1]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f883 2ca6 	strb.w	r2, [r3, #3238]	; 0xca6
 800121a:	e00d      	b.n	8001238 <_ZN5NEOM89parse_ggaEPh+0x678>
	else gpsData.numSatellites = rawSatellites[1]*10 + rawSatellites[2];
 800121c:	4b46      	ldr	r3, [pc, #280]	; (8001338 <_ZN5NEOM89parse_ggaEPh+0x778>)
 800121e:	785b      	ldrb	r3, [r3, #1]
 8001220:	461a      	mov	r2, r3
 8001222:	0092      	lsls	r2, r2, #2
 8001224:	4413      	add	r3, r2
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4b43      	ldr	r3, [pc, #268]	; (8001338 <_ZN5NEOM89parse_ggaEPh+0x778>)
 800122c:	789b      	ldrb	r3, [r3, #2]
 800122e:	4413      	add	r3, r2
 8001230:	b2da      	uxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f883 2ca6 	strb.w	r2, [r3, #3238]	; 0xca6

	//calculate altitude - tricky because of unknown 1-3 digits preceeding the decimal
	i = 1;
 8001238:	2301      	movs	r3, #1
 800123a:	623b      	str	r3, [r7, #32]
	long int multiplier = 10;
 800123c:	230a      	movs	r3, #10
 800123e:	61bb      	str	r3, [r7, #24]
	int decimalPoint = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
	gpsData.altitude = 0;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	f8c3 2ca0 	str.w	r2, [r3, #3232]	; 0xca0
	float tAltitude = 0;
 800124c:	f04f 0300 	mov.w	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
	for (i = 1; i < 8; i++) //this code first generates an 6 digit decimal number
 8001252:	2301      	movs	r3, #1
 8001254:	623b      	str	r3, [r7, #32]
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	2b07      	cmp	r3, #7
 800125a:	dc27      	bgt.n	80012ac <_ZN5NEOM89parse_ggaEPh+0x6ec>
	{
		if (rawAltitude[i] == 0x10) //check for decimal point
 800125c:	4a37      	ldr	r2, [pc, #220]	; (800133c <_ZN5NEOM89parse_ggaEPh+0x77c>)
 800125e:	6a3b      	ldr	r3, [r7, #32]
 8001260:	4413      	add	r3, r2
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b10      	cmp	r3, #16
 8001266:	d102      	bne.n	800126e <_ZN5NEOM89parse_ggaEPh+0x6ae>
		{
			decimalPoint = i;
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	e01a      	b.n	80012a4 <_ZN5NEOM89parse_ggaEPh+0x6e4>
		} else {
			tAltitude += (float) (rawAltitude[i]*1000000 / multiplier);
 800126e:	4a33      	ldr	r2, [pc, #204]	; (800133c <_ZN5NEOM89parse_ggaEPh+0x77c>)
 8001270:	6a3b      	ldr	r3, [r7, #32]
 8001272:	4413      	add	r3, r2
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	461a      	mov	r2, r3
 8001278:	4b31      	ldr	r3, [pc, #196]	; (8001340 <_ZN5NEOM89parse_ggaEPh+0x780>)
 800127a:	fb03 f202 	mul.w	r2, r3, r2
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	fb92 f3f3 	sdiv	r3, r2, r3
 8001284:	ee07 3a90 	vmov	s15, r3
 8001288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800128c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001294:	edc7 7a04 	vstr	s15, [r7, #16]
			multiplier *= 10;
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	4613      	mov	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	61bb      	str	r3, [r7, #24]
	for (i = 1; i < 8; i++) //this code first generates an 6 digit decimal number
 80012a4:	6a3b      	ldr	r3, [r7, #32]
 80012a6:	3301      	adds	r3, #1
 80012a8:	623b      	str	r3, [r7, #32]
 80012aa:	e7d4      	b.n	8001256 <_ZN5NEOM89parse_ggaEPh+0x696>
		}
	}
	decimalPoint = decimalPoint - 2;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	3b02      	subs	r3, #2
 80012b0:	617b      	str	r3, [r7, #20]
	multiplier = 100000;
 80012b2:	4b24      	ldr	r3, [pc, #144]	; (8001344 <_ZN5NEOM89parse_ggaEPh+0x784>)
 80012b4:	61bb      	str	r3, [r7, #24]
	while (decimalPoint > 0) //then divides it according to the placement of the decimal
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	dd0b      	ble.n	80012d4 <_ZN5NEOM89parse_ggaEPh+0x714>
	{
		multiplier = multiplier / 10;
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	4a22      	ldr	r2, [pc, #136]	; (8001348 <_ZN5NEOM89parse_ggaEPh+0x788>)
 80012c0:	fb82 1203 	smull	r1, r2, r2, r3
 80012c4:	1092      	asrs	r2, r2, #2
 80012c6:	17db      	asrs	r3, r3, #31
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	61bb      	str	r3, [r7, #24]
		decimalPoint--;
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	3b01      	subs	r3, #1
 80012d0:	617b      	str	r3, [r7, #20]
	while (decimalPoint > 0) //then divides it according to the placement of the decimal
 80012d2:	e7f0      	b.n	80012b6 <_ZN5NEOM89parse_ggaEPh+0x6f6>
	}
	gpsData.altitude = (int)(tAltitude / multiplier);
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	ee07 3a90 	vmov	s15, r3
 80012da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012de:	edd7 6a04 	vldr	s13, [r7, #16]
 80012e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ea:	ee17 2a90 	vmov	r2, s15
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f8c3 2ca0 	str.w	r2, [r3, #3232]	; 0xca0
}
 80012f4:	bf00      	nop
 80012f6:	3728      	adds	r7, #40	; 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	f3af 8000 	nop.w
 8001300:	9999999a 	.word	0x9999999a
 8001304:	3fb99999 	.word	0x3fb99999
 8001308:	47ae147b 	.word	0x47ae147b
 800130c:	3f847ae1 	.word	0x3f847ae1
 8001310:	d2f1a9fc 	.word	0xd2f1a9fc
 8001314:	3f50624d 	.word	0x3f50624d
 8001318:	eb1c432d 	.word	0xeb1c432d
 800131c:	3f1a36e2 	.word	0x3f1a36e2
 8001320:	00000000 	.word	0x00000000
 8001324:	404e0000 	.word	0x404e0000
 8001328:	00000000 	.word	0x00000000
 800132c:	40590000 	.word	0x40590000
 8001330:	200000c4 	.word	0x200000c4
 8001334:	200000d9 	.word	0x200000d9
 8001338:	20000000 	.word	0x20000000
 800133c:	200000d0 	.word	0x200000d0
 8001340:	000f4240 	.word	0x000f4240
 8001344:	000186a0 	.word	0x000186a0
 8001348:	66666667 	.word	0x66666667

0800134c <_ZN5NEOM89GetResultEP9GpsData_t>:

void NEOM8::GetResult(GpsData_t * Data) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]

	if (uartDataIsNew) {
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 3c84 	ldrb.w	r3, [r3, #3204]	; 0xc84
 800135c:	2b00      	cmp	r3, #0
 800135e:	d006      	beq.n	800136e <_ZN5NEOM89GetResultEP9GpsData_t+0x22>
		parse_gpsData();
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff fa07 	bl	8000774 <_ZN5NEOM813parse_gpsDataEv>
		uartDataIsNew = false;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2c84 	strb.w	r2, [r3, #3204]	; 0xc84
	}

	if (dataAvailable) {
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f893 3c85 	ldrb.w	r3, [r3, #3205]	; 0xc85
 8001374:	2b00      	cmp	r3, #0
 8001376:	d061      	beq.n	800143c <_ZN5NEOM89GetResultEP9GpsData_t+0xf0>
		Data->dataIsNew = gpsData.dataIsNew;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f893 2ca9 	ldrb.w	r2, [r3, #3241]	; 0xca9
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		Data->ggaDataIsNew = gpsData.ggaDataIsNew;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 2cab 	ldrb.w	r2, [r3, #3243]	; 0xcab
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		Data->vtgDataIsNew = gpsData.vtgDataIsNew;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 2cac 	ldrb.w	r2, [r3, #3244]	; 0xcac
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		Data->latitude = gpsData.latitude;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f603 4388 	addw	r3, r3, #3208	; 0xc88
 80013a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a6:	6839      	ldr	r1, [r7, #0]
 80013a8:	e9c1 2300 	strd	r2, r3, [r1]
		Data->longitude = gpsData.longitude;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f503 6349 	add.w	r3, r3, #3216	; 0xc90
 80013b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b6:	6839      	ldr	r1, [r7, #0]
 80013b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
		Data->utcTime = gpsData.utcTime;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f603 4398 	addw	r3, r3, #3224	; 0xc98
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	611a      	str	r2, [r3, #16]
		Data->groundSpeed = gpsData.groundSpeed;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f603 439c 	addw	r3, r3, #3228	; 0xc9c
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	615a      	str	r2, [r3, #20]
		Data->altitude = gpsData.altitude;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f8d3 2ca0 	ldr.w	r2, [r3, #3232]	; 0xca0
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	619a      	str	r2, [r3, #24]
		Data->heading = gpsData.heading;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f9b3 2ca4 	ldrsh.w	r2, [r3, #3236]	; 0xca4
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	839a      	strh	r2, [r3, #28]
		Data->numSatellites = gpsData.numSatellites;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 2ca6 	ldrb.w	r2, [r3, #3238]	; 0xca6
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	779a      	strb	r2, [r3, #30]
		Data->fixStatus = gpsData.fixStatus;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f893 2ca7 	ldrb.w	r2, [r3, #3239]	; 0xca7
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	77da      	strb	r2, [r3, #31]
		Data->sensorStatus = gpsData.sensorStatus;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f893 2ca8 	ldrb.w	r2, [r3, #3240]	; 0xca8
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	f883 2020 	strb.w	r2, [r3, #32]
		Data->timeIsNew = gpsData.timeIsNew;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f893 2caa 	ldrb.w	r2, [r3, #3242]	; 0xcaa
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

		gpsData.vtgDataIsNew = false;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2200      	movs	r2, #0
 8001418:	f883 2cac 	strb.w	r2, [r3, #3244]	; 0xcac
		gpsData.ggaDataIsNew = false;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	f883 2cab 	strb.w	r2, [r3, #3243]	; 0xcab
		gpsData.dataIsNew = false;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2ca9 	strb.w	r2, [r3, #3241]	; 0xca9
		gpsData.timeIsNew = false;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	f883 2caa 	strb.w	r2, [r3, #3242]	; 0xcaa
		dataAvailable = false;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	f883 2c85 	strb.w	r2, [r3, #3205]	; 0xc85
	}
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08c      	sub	sp, #48	; 0x30
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800144a:	f000 fb66 	bl	8001b1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800144e:	f000 f835 	bl	80014bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001452:	f000 f921 	bl	8001698 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001456:	f000 f8f9 	bl	800164c <_ZL11MX_DMA_Initv>
  MX_UART4_Init();
 800145a:	f000 f8b9 	bl	80015d0 <_ZL13MX_UART4_Initv>
  /* USER CODE BEGIN 2 */


  NEOM8 * gps = NEOM8::GetInstance();
 800145e:	f7ff f867 	bl	8000530 <_ZN5NEOM811GetInstanceEv>
 8001462:	62f8      	str	r0, [r7, #44]	; 0x2c

  GpsData_t gpsdata;
  gpsdata.dataIsNew = false;
 8001464:	2300      	movs	r3, #0
 8001466:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  gpsdata.ggaDataIsNew = false;
 800146a:	2300      	movs	r3, #0
 800146c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  gpsdata.vtgDataIsNew = false;
 8001470:	2300      	movs	r3, #0
 8001472:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_7);
 8001476:	2180      	movs	r1, #128	; 0x80
 8001478:	480f      	ldr	r0, [pc, #60]	; (80014b8 <main+0x74>)
 800147a:	f001 fa8c 	bl	8002996 <HAL_GPIO_TogglePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	gps->GetResult(&gpsdata);
 800147e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	463a      	mov	r2, r7
 8001486:	4611      	mov	r1, r2
 8001488:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800148a:	4798      	blx	r3

	if (gpsdata.ggaDataIsNew && gpsdata.vtgDataIsNew) {
 800148c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f4      	beq.n	800147e <main+0x3a>
 8001494:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001498:	2b00      	cmp	r3, #0
 800149a:	d0f0      	beq.n	800147e <main+0x3a>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_7);
 800149c:	2180      	movs	r1, #128	; 0x80
 800149e:	4806      	ldr	r0, [pc, #24]	; (80014b8 <main+0x74>)
 80014a0:	f001 fa79 	bl	8002996 <HAL_GPIO_TogglePin>
		gpsdata.dataIsNew = false;
 80014a4:	2300      	movs	r3, #0
 80014a6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		gpsdata.ggaDataIsNew = false;
 80014aa:	2300      	movs	r3, #0
 80014ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		gpsdata.vtgDataIsNew = false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	gps->GetResult(&gpsdata);
 80014b6:	e7e2      	b.n	800147e <main+0x3a>
 80014b8:	40021000 	.word	0x40021000

080014bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b0b8      	sub	sp, #224	; 0xe0
 80014c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014c6:	2234      	movs	r2, #52	; 0x34
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f003 fb76 	bl	8004bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014e0:	f107 0308 	add.w	r3, r7, #8
 80014e4:	2290      	movs	r2, #144	; 0x90
 80014e6:	2100      	movs	r1, #0
 80014e8:	4618      	mov	r0, r3
 80014ea:	f003 fb67 	bl	8004bbc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ee:	4b36      	ldr	r3, [pc, #216]	; (80015c8 <_Z18SystemClock_Configv+0x10c>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f2:	4a35      	ldr	r2, [pc, #212]	; (80015c8 <_Z18SystemClock_Configv+0x10c>)
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f8:	6413      	str	r3, [r2, #64]	; 0x40
 80014fa:	4b33      	ldr	r3, [pc, #204]	; (80015c8 <_Z18SystemClock_Configv+0x10c>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001506:	4b31      	ldr	r3, [pc, #196]	; (80015cc <_Z18SystemClock_Configv+0x110>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800150e:	4a2f      	ldr	r2, [pc, #188]	; (80015cc <_Z18SystemClock_Configv+0x110>)
 8001510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	4b2d      	ldr	r3, [pc, #180]	; (80015cc <_Z18SystemClock_Configv+0x110>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001522:	2302      	movs	r3, #2
 8001524:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001528:	2301      	movs	r3, #1
 800152a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800152e:	2310      	movs	r3, #16
 8001530:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001534:	2300      	movs	r3, #0
 8001536:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800153a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800153e:	4618      	mov	r0, r3
 8001540:	f001 fa44 	bl	80029cc <HAL_RCC_OscConfig>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	bf14      	ite	ne
 800154a:	2301      	movne	r3, #1
 800154c:	2300      	moveq	r3, #0
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <_Z18SystemClock_Configv+0x9c>
  {
    Error_Handler();
 8001554:	f000 f90c 	bl	8001770 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001558:	230f      	movs	r3, #15
 800155a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800156a:	2300      	movs	r3, #0
 800156c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001576:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800157a:	2100      	movs	r1, #0
 800157c:	4618      	mov	r0, r3
 800157e:	f001 fcd3 	bl	8002f28 <HAL_RCC_ClockConfig>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	bf14      	ite	ne
 8001588:	2301      	movne	r3, #1
 800158a:	2300      	moveq	r3, #0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8001592:	f000 f8ed 	bl	8001770 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001596:	f44f 7300 	mov.w	r3, #512	; 0x200
 800159a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800159c:	2300      	movs	r3, #0
 800159e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015a0:	f107 0308 	add.w	r3, r7, #8
 80015a4:	4618      	mov	r0, r3
 80015a6:	f001 fe95 	bl	80032d4 <HAL_RCCEx_PeriphCLKConfig>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	bf14      	ite	ne
 80015b0:	2301      	movne	r3, #1
 80015b2:	2300      	moveq	r3, #0
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <_Z18SystemClock_Configv+0x102>
  {
    Error_Handler();
 80015ba:	f000 f8d9 	bl	8001770 <Error_Handler>
  }
}
 80015be:	bf00      	nop
 80015c0:	37e0      	adds	r7, #224	; 0xe0
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40007000 	.word	0x40007000

080015d0 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015d4:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 80015d6:	4a1c      	ldr	r2, [pc, #112]	; (8001648 <_ZL13MX_UART4_Initv+0x78>)
 80015d8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80015da:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 80015dc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015e0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015e2:	4b18      	ldr	r3, [pc, #96]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015e8:	4b16      	ldr	r3, [pc, #88]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80015ee:	4b15      	ldr	r3, [pc, #84]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015f4:	4b13      	ldr	r3, [pc, #76]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 80015f6:	220c      	movs	r2, #12
 80015f8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fa:	4b12      	ldr	r3, [pc, #72]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_8;
 8001600:	4b10      	ldr	r3, [pc, #64]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 8001602:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001606:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001608:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 800160e:	4b0d      	ldr	r3, [pc, #52]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 8001610:	2230      	movs	r2, #48	; 0x30
 8001612:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001614:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 8001616:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800161a:	639a      	str	r2, [r3, #56]	; 0x38
  huart4.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800161c:	4b09      	ldr	r3, [pc, #36]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 800161e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001622:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001624:	4807      	ldr	r0, [pc, #28]	; (8001644 <_ZL13MX_UART4_Initv+0x74>)
 8001626:	f002 fa45 	bl	8003ab4 <HAL_UART_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	bf14      	ite	ne
 8001630:	2301      	movne	r3, #1
 8001632:	2300      	moveq	r3, #0
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <_ZL13MX_UART4_Initv+0x6e>
  {
    Error_Handler();
 800163a:	f000 f899 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200000dc 	.word	0x200000dc
 8001648:	40004c00 	.word	0x40004c00

0800164c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <_ZL11MX_DMA_Initv+0x48>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <_ZL11MX_DMA_Initv+0x48>)
 8001658:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <_ZL11MX_DMA_Initv+0x48>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	200d      	movs	r0, #13
 8001670:	f000 fb8b 	bl	8001d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001674:	200d      	movs	r0, #13
 8001676:	f000 fba4 	bl	8001dc2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	200f      	movs	r0, #15
 8001680:	f000 fb83 	bl	8001d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001684:	200f      	movs	r0, #15
 8001686:	f000 fb9c 	bl	8001dc2 <HAL_NVIC_EnableIRQ>

}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800

08001698 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	; 0x28
 800169c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]
 80016ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016ae:	4b2d      	ldr	r3, [pc, #180]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a2c      	ldr	r2, [pc, #176]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016c2:	613b      	str	r3, [r7, #16]
 80016c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016c6:	4b27      	ldr	r3, [pc, #156]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a26      	ldr	r2, [pc, #152]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016cc:	f043 0310 	orr.w	r3, r3, #16
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b24      	ldr	r3, [pc, #144]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0310 	and.w	r3, r3, #16
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	4b21      	ldr	r3, [pc, #132]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	4a20      	ldr	r2, [pc, #128]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016e4:	f043 0302 	orr.w	r3, r3, #2
 80016e8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ea:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f6:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	4a1a      	ldr	r2, [pc, #104]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	6313      	str	r3, [r2, #48]	; 0x30
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <_ZL12MX_GPIO_Initv+0xcc>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_RESET);
 800170e:	2200      	movs	r2, #0
 8001710:	2102      	movs	r1, #2
 8001712:	4815      	ldr	r0, [pc, #84]	; (8001768 <_ZL12MX_GPIO_Initv+0xd0>)
 8001714:	f001 f926 	bl	8002964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 8001718:	2200      	movs	r2, #0
 800171a:	2180      	movs	r1, #128	; 0x80
 800171c:	4813      	ldr	r0, [pc, #76]	; (800176c <_ZL12MX_GPIO_Initv+0xd4>)
 800171e:	f001 f921 	bl	8002964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001722:	2302      	movs	r3, #2
 8001724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001726:	2301      	movs	r3, #1
 8001728:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172e:	2300      	movs	r3, #0
 8001730:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001732:	f107 0314 	add.w	r3, r7, #20
 8001736:	4619      	mov	r1, r3
 8001738:	480b      	ldr	r0, [pc, #44]	; (8001768 <_ZL12MX_GPIO_Initv+0xd0>)
 800173a:	f000 ff67 	bl	800260c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800173e:	2380      	movs	r3, #128	; 0x80
 8001740:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001742:	2301      	movs	r3, #1
 8001744:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174a:	2300      	movs	r3, #0
 800174c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <_ZL12MX_GPIO_Initv+0xd4>)
 8001756:	f000 ff59 	bl	800260c <HAL_GPIO_Init>

}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800
 8001768:	40021800 	.word	0x40021800
 800176c:	40021000 	.word	0x40021000

08001770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001778:	e7fe      	b.n	8001778 <Error_Handler+0x8>
	...

0800177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <HAL_MspInit+0x44>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	4a0e      	ldr	r2, [pc, #56]	; (80017c0 <HAL_MspInit+0x44>)
 8001788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800178c:	6413      	str	r3, [r2, #64]	; 0x40
 800178e:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <HAL_MspInit+0x44>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179a:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <HAL_MspInit+0x44>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179e:	4a08      	ldr	r2, [pc, #32]	; (80017c0 <HAL_MspInit+0x44>)
 80017a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a4:	6453      	str	r3, [r2, #68]	; 0x44
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_MspInit+0x44>)
 80017a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ae:	603b      	str	r3, [r7, #0]
 80017b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	; 0x28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a58      	ldr	r2, [pc, #352]	; (8001944 <HAL_UART_MspInit+0x180>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	f040 80a9 	bne.w	800193a <HAL_UART_MspInit+0x176>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80017e8:	4b57      	ldr	r3, [pc, #348]	; (8001948 <HAL_UART_MspInit+0x184>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ec:	4a56      	ldr	r2, [pc, #344]	; (8001948 <HAL_UART_MspInit+0x184>)
 80017ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017f2:	6413      	str	r3, [r2, #64]	; 0x40
 80017f4:	4b54      	ldr	r3, [pc, #336]	; (8001948 <HAL_UART_MspInit+0x184>)
 80017f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001800:	4b51      	ldr	r3, [pc, #324]	; (8001948 <HAL_UART_MspInit+0x184>)
 8001802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001804:	4a50      	ldr	r2, [pc, #320]	; (8001948 <HAL_UART_MspInit+0x184>)
 8001806:	f043 0302 	orr.w	r3, r3, #2
 800180a:	6313      	str	r3, [r2, #48]	; 0x30
 800180c:	4b4e      	ldr	r3, [pc, #312]	; (8001948 <HAL_UART_MspInit+0x184>)
 800180e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001818:	4b4b      	ldr	r3, [pc, #300]	; (8001948 <HAL_UART_MspInit+0x184>)
 800181a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181c:	4a4a      	ldr	r2, [pc, #296]	; (8001948 <HAL_UART_MspInit+0x184>)
 800181e:	f043 0308 	orr.w	r3, r3, #8
 8001822:	6313      	str	r3, [r2, #48]	; 0x30
 8001824:	4b48      	ldr	r3, [pc, #288]	; (8001948 <HAL_UART_MspInit+0x184>)
 8001826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> UART4_RTS
    PB15     ------> UART4_CTS
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001830:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001836:	2302      	movs	r3, #2
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183e:	2303      	movs	r3, #3
 8001840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001842:	2308      	movs	r3, #8
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	4619      	mov	r1, r3
 800184c:	483f      	ldr	r0, [pc, #252]	; (800194c <HAL_UART_MspInit+0x188>)
 800184e:	f000 fedd 	bl	800260c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001852:	2303      	movs	r3, #3
 8001854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001856:	2302      	movs	r3, #2
 8001858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185e:	2303      	movs	r3, #3
 8001860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001862:	2308      	movs	r3, #8
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4619      	mov	r1, r3
 800186c:	4838      	ldr	r0, [pc, #224]	; (8001950 <HAL_UART_MspInit+0x18c>)
 800186e:	f000 fecd 	bl	800260c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001872:	4b38      	ldr	r3, [pc, #224]	; (8001954 <HAL_UART_MspInit+0x190>)
 8001874:	4a38      	ldr	r2, [pc, #224]	; (8001958 <HAL_UART_MspInit+0x194>)
 8001876:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001878:	4b36      	ldr	r3, [pc, #216]	; (8001954 <HAL_UART_MspInit+0x190>)
 800187a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800187e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001880:	4b34      	ldr	r3, [pc, #208]	; (8001954 <HAL_UART_MspInit+0x190>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001886:	4b33      	ldr	r3, [pc, #204]	; (8001954 <HAL_UART_MspInit+0x190>)
 8001888:	2200      	movs	r2, #0
 800188a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800188c:	4b31      	ldr	r3, [pc, #196]	; (8001954 <HAL_UART_MspInit+0x190>)
 800188e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001892:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001894:	4b2f      	ldr	r3, [pc, #188]	; (8001954 <HAL_UART_MspInit+0x190>)
 8001896:	2200      	movs	r2, #0
 8001898:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800189a:	4b2e      	ldr	r3, [pc, #184]	; (8001954 <HAL_UART_MspInit+0x190>)
 800189c:	2200      	movs	r2, #0
 800189e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80018a0:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <HAL_UART_MspInit+0x190>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018a6:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <HAL_UART_MspInit+0x190>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018ac:	4b29      	ldr	r3, [pc, #164]	; (8001954 <HAL_UART_MspInit+0x190>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80018b2:	4828      	ldr	r0, [pc, #160]	; (8001954 <HAL_UART_MspInit+0x190>)
 80018b4:	f000 faa0 	bl	8001df8 <HAL_DMA_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 80018be:	f7ff ff57 	bl	8001770 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a23      	ldr	r2, [pc, #140]	; (8001954 <HAL_UART_MspInit+0x190>)
 80018c6:	671a      	str	r2, [r3, #112]	; 0x70
 80018c8:	4a22      	ldr	r2, [pc, #136]	; (8001954 <HAL_UART_MspInit+0x190>)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 80018ce:	4b23      	ldr	r3, [pc, #140]	; (800195c <HAL_UART_MspInit+0x198>)
 80018d0:	4a23      	ldr	r2, [pc, #140]	; (8001960 <HAL_UART_MspInit+0x19c>)
 80018d2:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 80018d4:	4b21      	ldr	r3, [pc, #132]	; (800195c <HAL_UART_MspInit+0x198>)
 80018d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018da:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018dc:	4b1f      	ldr	r3, [pc, #124]	; (800195c <HAL_UART_MspInit+0x198>)
 80018de:	2240      	movs	r2, #64	; 0x40
 80018e0:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018e2:	4b1e      	ldr	r3, [pc, #120]	; (800195c <HAL_UART_MspInit+0x198>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018e8:	4b1c      	ldr	r3, [pc, #112]	; (800195c <HAL_UART_MspInit+0x198>)
 80018ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018ee:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018f0:	4b1a      	ldr	r3, [pc, #104]	; (800195c <HAL_UART_MspInit+0x198>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018f6:	4b19      	ldr	r3, [pc, #100]	; (800195c <HAL_UART_MspInit+0x198>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80018fc:	4b17      	ldr	r3, [pc, #92]	; (800195c <HAL_UART_MspInit+0x198>)
 80018fe:	2200      	movs	r2, #0
 8001900:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001902:	4b16      	ldr	r3, [pc, #88]	; (800195c <HAL_UART_MspInit+0x198>)
 8001904:	2200      	movs	r2, #0
 8001906:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001908:	4b14      	ldr	r3, [pc, #80]	; (800195c <HAL_UART_MspInit+0x198>)
 800190a:	2200      	movs	r2, #0
 800190c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800190e:	4813      	ldr	r0, [pc, #76]	; (800195c <HAL_UART_MspInit+0x198>)
 8001910:	f000 fa72 	bl	8001df8 <HAL_DMA_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <HAL_UART_MspInit+0x15a>
    {
      Error_Handler();
 800191a:	f7ff ff29 	bl	8001770 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a0e      	ldr	r2, [pc, #56]	; (800195c <HAL_UART_MspInit+0x198>)
 8001922:	66da      	str	r2, [r3, #108]	; 0x6c
 8001924:	4a0d      	ldr	r2, [pc, #52]	; (800195c <HAL_UART_MspInit+0x198>)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800192a:	2200      	movs	r2, #0
 800192c:	2100      	movs	r1, #0
 800192e:	2034      	movs	r0, #52	; 0x34
 8001930:	f000 fa2b 	bl	8001d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001934:	2034      	movs	r0, #52	; 0x34
 8001936:	f000 fa44 	bl	8001dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 800193a:	bf00      	nop
 800193c:	3728      	adds	r7, #40	; 0x28
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40004c00 	.word	0x40004c00
 8001948:	40023800 	.word	0x40023800
 800194c:	40020400 	.word	0x40020400
 8001950:	40020c00 	.word	0x40020c00
 8001954:	20000160 	.word	0x20000160
 8001958:	40026040 	.word	0x40026040
 800195c:	200001c0 	.word	0x200001c0
 8001960:	40026070 	.word	0x40026070

08001964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001968:	e7fe      	b.n	8001968 <NMI_Handler+0x4>

0800196a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800196e:	e7fe      	b.n	800196e <HardFault_Handler+0x4>

08001970 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001974:	e7fe      	b.n	8001974 <MemManage_Handler+0x4>

08001976 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800197a:	e7fe      	b.n	800197a <BusFault_Handler+0x4>

0800197c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001980:	e7fe      	b.n	8001980 <UsageFault_Handler+0x4>

08001982 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800199e:	b480      	push	{r7}
 80019a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b0:	f000 f8f0 	bl	8001b94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80019bc:	4802      	ldr	r0, [pc, #8]	; (80019c8 <DMA1_Stream2_IRQHandler+0x10>)
 80019be:	f000 fbbb 	bl	8002138 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000160 	.word	0x20000160

080019cc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80019d0:	4802      	ldr	r0, [pc, #8]	; (80019dc <DMA1_Stream4_IRQHandler+0x10>)
 80019d2:	f000 fbb1 	bl	8002138 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	200001c0 	.word	0x200001c0

080019e0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80019e4:	4802      	ldr	r0, [pc, #8]	; (80019f0 <UART4_IRQHandler+0x10>)
 80019e6:	f002 f8f1 	bl	8003bcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	200000dc 	.word	0x200000dc

080019f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
	return 1;
 80019f8:	2301      	movs	r3, #1
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <_kill>:

int _kill(int pid, int sig)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a0e:	f003 f895 	bl	8004b3c <__errno>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2216      	movs	r2, #22
 8001a16:	601a      	str	r2, [r3, #0]
	return -1;
 8001a18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <_exit>:

void _exit (int status)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ffe7 	bl	8001a04 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a36:	e7fe      	b.n	8001a36 <_exit+0x12>

08001a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a40:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <_sbrk+0x5c>)
 8001a42:	4b15      	ldr	r3, [pc, #84]	; (8001a98 <_sbrk+0x60>)
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a4c:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <_sbrk+0x64>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d102      	bne.n	8001a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a54:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <_sbrk+0x64>)
 8001a56:	4a12      	ldr	r2, [pc, #72]	; (8001aa0 <_sbrk+0x68>)
 8001a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d207      	bcs.n	8001a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a68:	f003 f868 	bl	8004b3c <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	220c      	movs	r2, #12
 8001a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a76:	e009      	b.n	8001a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a78:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a7e:	4b07      	ldr	r3, [pc, #28]	; (8001a9c <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	4a05      	ldr	r2, [pc, #20]	; (8001a9c <_sbrk+0x64>)
 8001a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20080000 	.word	0x20080000
 8001a98:	00000400 	.word	0x00000400
 8001a9c:	20000220 	.word	0x20000220
 8001aa0:	20000248 	.word	0x20000248

08001aa4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <SystemInit+0x20>)
 8001aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <SystemInit+0x20>)
 8001ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ab4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ac8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001acc:	480d      	ldr	r0, [pc, #52]	; (8001b04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ace:	490e      	ldr	r1, [pc, #56]	; (8001b08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ad0:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad4:	e002      	b.n	8001adc <LoopCopyDataInit>

08001ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ada:	3304      	adds	r3, #4

08001adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae0:	d3f9      	bcc.n	8001ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	; (8001b10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ae4:	4c0b      	ldr	r4, [pc, #44]	; (8001b14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ae8:	e001      	b.n	8001aee <LoopFillZerobss>

08001aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aec:	3204      	adds	r2, #4

08001aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af0:	d3fb      	bcc.n	8001aea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001af2:	f7ff ffd7 	bl	8001aa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001af6:	f003 f827 	bl	8004b48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001afa:	f7ff fca3 	bl	8001444 <main>
  bx  lr    
 8001afe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b00:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b08:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001b0c:	08004dd8 	.word	0x08004dd8
  ldr r2, =_sbss
 8001b10:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001b14:	20000244 	.word	0x20000244

08001b18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b18:	e7fe      	b.n	8001b18 <ADC_IRQHandler>

08001b1a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b1e:	2003      	movs	r0, #3
 8001b20:	f000 f928 	bl	8001d74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b24:	2000      	movs	r0, #0
 8001b26:	f000 f805 	bl	8001b34 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001b2a:	f7ff fe27 	bl	800177c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b3c:	4b12      	ldr	r3, [pc, #72]	; (8001b88 <HAL_InitTick+0x54>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <HAL_InitTick+0x58>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	4619      	mov	r1, r3
 8001b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 f943 	bl	8001dde <HAL_SYSTICK_Config>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e00e      	b.n	8001b80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b0f      	cmp	r3, #15
 8001b66:	d80a      	bhi.n	8001b7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b70:	f000 f90b 	bl	8001d8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b74:	4a06      	ldr	r2, [pc, #24]	; (8001b90 <HAL_InitTick+0x5c>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e000      	b.n	8001b80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000004 	.word	0x20000004
 8001b8c:	2000000c 	.word	0x2000000c
 8001b90:	20000008 	.word	0x20000008

08001b94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b98:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <HAL_IncTick+0x20>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_IncTick+0x24>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a04      	ldr	r2, [pc, #16]	; (8001bb8 <HAL_IncTick+0x24>)
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	2000000c 	.word	0x2000000c
 8001bb8:	20000230 	.word	0x20000230

08001bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc0:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <HAL_GetTick+0x14>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000230 	.word	0x20000230

08001bd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be4:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <__NVIC_SetPriorityGrouping+0x40>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <__NVIC_SetPriorityGrouping+0x44>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c02:	4a04      	ldr	r2, [pc, #16]	; (8001c14 <__NVIC_SetPriorityGrouping+0x40>)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	60d3      	str	r3, [r2, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000ed00 	.word	0xe000ed00
 8001c18:	05fa0000 	.word	0x05fa0000

08001c1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <__NVIC_GetPriorityGrouping+0x18>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	0a1b      	lsrs	r3, r3, #8
 8001c26:	f003 0307 	and.w	r3, r3, #7
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	db0b      	blt.n	8001c62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	f003 021f 	and.w	r2, r3, #31
 8001c50:	4907      	ldr	r1, [pc, #28]	; (8001c70 <__NVIC_EnableIRQ+0x38>)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	095b      	lsrs	r3, r3, #5
 8001c58:	2001      	movs	r0, #1
 8001c5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	e000e100 	.word	0xe000e100

08001c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6039      	str	r1, [r7, #0]
 8001c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	db0a      	blt.n	8001c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	490c      	ldr	r1, [pc, #48]	; (8001cc0 <__NVIC_SetPriority+0x4c>)
 8001c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c92:	0112      	lsls	r2, r2, #4
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	440b      	add	r3, r1
 8001c98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c9c:	e00a      	b.n	8001cb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	4908      	ldr	r1, [pc, #32]	; (8001cc4 <__NVIC_SetPriority+0x50>)
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	f003 030f 	and.w	r3, r3, #15
 8001caa:	3b04      	subs	r3, #4
 8001cac:	0112      	lsls	r2, r2, #4
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	761a      	strb	r2, [r3, #24]
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	e000e100 	.word	0xe000e100
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	; 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	f1c3 0307 	rsb	r3, r3, #7
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	bf28      	it	cs
 8001ce6:	2304      	movcs	r3, #4
 8001ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	3304      	adds	r3, #4
 8001cee:	2b06      	cmp	r3, #6
 8001cf0:	d902      	bls.n	8001cf8 <NVIC_EncodePriority+0x30>
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	3b03      	subs	r3, #3
 8001cf6:	e000      	b.n	8001cfa <NVIC_EncodePriority+0x32>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43da      	mvns	r2, r3
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	401a      	ands	r2, r3
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d10:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1a:	43d9      	mvns	r1, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d20:	4313      	orrs	r3, r2
         );
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3724      	adds	r7, #36	; 0x24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
	...

08001d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d40:	d301      	bcc.n	8001d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d42:	2301      	movs	r3, #1
 8001d44:	e00f      	b.n	8001d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d46:	4a0a      	ldr	r2, [pc, #40]	; (8001d70 <SysTick_Config+0x40>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d4e:	210f      	movs	r1, #15
 8001d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d54:	f7ff ff8e 	bl	8001c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d58:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <SysTick_Config+0x40>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d5e:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <SysTick_Config+0x40>)
 8001d60:	2207      	movs	r2, #7
 8001d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	e000e010 	.word	0xe000e010

08001d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f7ff ff29 	bl	8001bd4 <__NVIC_SetPriorityGrouping>
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b086      	sub	sp, #24
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	4603      	mov	r3, r0
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	607a      	str	r2, [r7, #4]
 8001d96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d9c:	f7ff ff3e 	bl	8001c1c <__NVIC_GetPriorityGrouping>
 8001da0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	68b9      	ldr	r1, [r7, #8]
 8001da6:	6978      	ldr	r0, [r7, #20]
 8001da8:	f7ff ff8e 	bl	8001cc8 <NVIC_EncodePriority>
 8001dac:	4602      	mov	r2, r0
 8001dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001db2:	4611      	mov	r1, r2
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff ff5d 	bl	8001c74 <__NVIC_SetPriority>
}
 8001dba:	bf00      	nop
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b082      	sub	sp, #8
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	4603      	mov	r3, r0
 8001dca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff31 	bl	8001c38 <__NVIC_EnableIRQ>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff ffa2 	bl	8001d30 <SysTick_Config>
 8001dec:	4603      	mov	r3, r0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e04:	f7ff feda 	bl	8001bbc <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e099      	b.n	8001f48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2202      	movs	r2, #2
 8001e20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0201 	bic.w	r2, r2, #1
 8001e32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e34:	e00f      	b.n	8001e56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e36:	f7ff fec1 	bl	8001bbc <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b05      	cmp	r3, #5
 8001e42:	d908      	bls.n	8001e56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2220      	movs	r2, #32
 8001e48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e078      	b.n	8001f48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1e8      	bne.n	8001e36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	4b38      	ldr	r3, [pc, #224]	; (8001f50 <HAL_DMA_Init+0x158>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685a      	ldr	r2, [r3, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ea2:	697a      	ldr	r2, [r7, #20]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eac:	2b04      	cmp	r3, #4
 8001eae:	d107      	bne.n	8001ec0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f023 0307 	bic.w	r3, r3, #7
 8001ed6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	2b04      	cmp	r3, #4
 8001ee8:	d117      	bne.n	8001f1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00e      	beq.n	8001f1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 fb09 	bl	8002514 <DMA_CheckFifoParam>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d008      	beq.n	8001f1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2240      	movs	r2, #64	; 0x40
 8001f0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2201      	movs	r2, #1
 8001f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f16:	2301      	movs	r3, #1
 8001f18:	e016      	b.n	8001f48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 fac0 	bl	80024a8 <DMA_CalcBaseAndBitshift>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f30:	223f      	movs	r2, #63	; 0x3f
 8001f32:	409a      	lsls	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	e010803f 	.word	0xe010803f

08001f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
 8001f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_DMA_Start_IT+0x26>
 8001f76:	2302      	movs	r3, #2
 8001f78:	e048      	b.n	800200c <HAL_DMA_Start_IT+0xb8>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d137      	bne.n	8001ffe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2202      	movs	r2, #2
 8001f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f000 fa52 	bl	800244c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fac:	223f      	movs	r2, #63	; 0x3f
 8001fae:	409a      	lsls	r2, r3
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 0216 	orr.w	r2, r2, #22
 8001fc2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	695a      	ldr	r2, [r3, #20]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fd2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f042 0208 	orr.w	r2, r2, #8
 8001fea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f042 0201 	orr.w	r2, r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	e005      	b.n	800200a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002006:	2302      	movs	r3, #2
 8002008:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800200a:	7dfb      	ldrb	r3, [r7, #23]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002020:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002022:	f7ff fdcb 	bl	8001bbc <HAL_GetTick>
 8002026:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d008      	beq.n	8002046 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2280      	movs	r2, #128	; 0x80
 8002038:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e052      	b.n	80020ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f022 0216 	bic.w	r2, r2, #22
 8002054:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	695a      	ldr	r2, [r3, #20]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002064:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	2b00      	cmp	r3, #0
 800206c:	d103      	bne.n	8002076 <HAL_DMA_Abort+0x62>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002072:	2b00      	cmp	r3, #0
 8002074:	d007      	beq.n	8002086 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 0208 	bic.w	r2, r2, #8
 8002084:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0201 	bic.w	r2, r2, #1
 8002094:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002096:	e013      	b.n	80020c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002098:	f7ff fd90 	bl	8001bbc <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b05      	cmp	r3, #5
 80020a4:	d90c      	bls.n	80020c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2220      	movs	r2, #32
 80020aa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2203      	movs	r2, #3
 80020b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e015      	b.n	80020ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1e4      	bne.n	8002098 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d2:	223f      	movs	r2, #63	; 0x3f
 80020d4:	409a      	lsls	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d004      	beq.n	8002112 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2280      	movs	r2, #128	; 0x80
 800210c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e00c      	b.n	800212c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2205      	movs	r2, #5
 8002116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0201 	bic.w	r2, r2, #1
 8002128:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002144:	4b92      	ldr	r3, [pc, #584]	; (8002390 <HAL_DMA_IRQHandler+0x258>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a92      	ldr	r2, [pc, #584]	; (8002394 <HAL_DMA_IRQHandler+0x25c>)
 800214a:	fba2 2303 	umull	r2, r3, r2, r3
 800214e:	0a9b      	lsrs	r3, r3, #10
 8002150:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002156:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002162:	2208      	movs	r2, #8
 8002164:	409a      	lsls	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4013      	ands	r3, r2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d01a      	beq.n	80021a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	2b00      	cmp	r3, #0
 800217a:	d013      	beq.n	80021a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0204 	bic.w	r2, r2, #4
 800218a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002190:	2208      	movs	r2, #8
 8002192:	409a      	lsls	r2, r3
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a8:	2201      	movs	r2, #1
 80021aa:	409a      	lsls	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	4013      	ands	r3, r2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d012      	beq.n	80021da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00b      	beq.n	80021da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c6:	2201      	movs	r2, #1
 80021c8:	409a      	lsls	r2, r3
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d2:	f043 0202 	orr.w	r2, r3, #2
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021de:	2204      	movs	r2, #4
 80021e0:	409a      	lsls	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d012      	beq.n	8002210 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00b      	beq.n	8002210 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021fc:	2204      	movs	r2, #4
 80021fe:	409a      	lsls	r2, r3
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002208:	f043 0204 	orr.w	r2, r3, #4
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002214:	2210      	movs	r2, #16
 8002216:	409a      	lsls	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	4013      	ands	r3, r2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d043      	beq.n	80022a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	2b00      	cmp	r3, #0
 800222c:	d03c      	beq.n	80022a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002232:	2210      	movs	r2, #16
 8002234:	409a      	lsls	r2, r3
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d018      	beq.n	800227a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d108      	bne.n	8002268 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225a:	2b00      	cmp	r3, #0
 800225c:	d024      	beq.n	80022a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	4798      	blx	r3
 8002266:	e01f      	b.n	80022a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800226c:	2b00      	cmp	r3, #0
 800226e:	d01b      	beq.n	80022a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	4798      	blx	r3
 8002278:	e016      	b.n	80022a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002284:	2b00      	cmp	r3, #0
 8002286:	d107      	bne.n	8002298 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0208 	bic.w	r2, r2, #8
 8002296:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ac:	2220      	movs	r2, #32
 80022ae:	409a      	lsls	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4013      	ands	r3, r2
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f000 808e 	beq.w	80023d6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0310 	and.w	r3, r3, #16
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 8086 	beq.w	80023d6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ce:	2220      	movs	r2, #32
 80022d0:	409a      	lsls	r2, r3
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b05      	cmp	r3, #5
 80022e0:	d136      	bne.n	8002350 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f022 0216 	bic.w	r2, r2, #22
 80022f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	695a      	ldr	r2, [r3, #20]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002300:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	2b00      	cmp	r3, #0
 8002308:	d103      	bne.n	8002312 <HAL_DMA_IRQHandler+0x1da>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800230e:	2b00      	cmp	r3, #0
 8002310:	d007      	beq.n	8002322 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0208 	bic.w	r2, r2, #8
 8002320:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002326:	223f      	movs	r2, #63	; 0x3f
 8002328:	409a      	lsls	r2, r3
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002342:	2b00      	cmp	r3, #0
 8002344:	d07d      	beq.n	8002442 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	4798      	blx	r3
        }
        return;
 800234e:	e078      	b.n	8002442 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d01c      	beq.n	8002398 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d108      	bne.n	800237e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002370:	2b00      	cmp	r3, #0
 8002372:	d030      	beq.n	80023d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	4798      	blx	r3
 800237c:	e02b      	b.n	80023d6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002382:	2b00      	cmp	r3, #0
 8002384:	d027      	beq.n	80023d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	4798      	blx	r3
 800238e:	e022      	b.n	80023d6 <HAL_DMA_IRQHandler+0x29e>
 8002390:	20000004 	.word	0x20000004
 8002394:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10f      	bne.n	80023c6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0210 	bic.w	r2, r2, #16
 80023b4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d032      	beq.n	8002444 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d022      	beq.n	8002430 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2205      	movs	r2, #5
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f022 0201 	bic.w	r2, r2, #1
 8002400:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	3301      	adds	r3, #1
 8002406:	60bb      	str	r3, [r7, #8]
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	429a      	cmp	r2, r3
 800240c:	d307      	bcc.n	800241e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1f2      	bne.n	8002402 <HAL_DMA_IRQHandler+0x2ca>
 800241c:	e000      	b.n	8002420 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800241e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	4798      	blx	r3
 8002440:	e000      	b.n	8002444 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002442:	bf00      	nop
    }
  }
}
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop

0800244c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
 8002458:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002468:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	2b40      	cmp	r3, #64	; 0x40
 8002478:	d108      	bne.n	800248c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800248a:	e007      	b.n	800249c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	60da      	str	r2, [r3, #12]
}
 800249c:	bf00      	nop
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	3b10      	subs	r3, #16
 80024b8:	4a13      	ldr	r2, [pc, #76]	; (8002508 <DMA_CalcBaseAndBitshift+0x60>)
 80024ba:	fba2 2303 	umull	r2, r3, r2, r3
 80024be:	091b      	lsrs	r3, r3, #4
 80024c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024c2:	4a12      	ldr	r2, [pc, #72]	; (800250c <DMA_CalcBaseAndBitshift+0x64>)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	4413      	add	r3, r2
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	d908      	bls.n	80024e8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <DMA_CalcBaseAndBitshift+0x68>)
 80024de:	4013      	ands	r3, r2
 80024e0:	1d1a      	adds	r2, r3, #4
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	659a      	str	r2, [r3, #88]	; 0x58
 80024e6:	e006      	b.n	80024f6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	461a      	mov	r2, r3
 80024ee:	4b08      	ldr	r3, [pc, #32]	; (8002510 <DMA_CalcBaseAndBitshift+0x68>)
 80024f0:	4013      	ands	r3, r2
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3714      	adds	r7, #20
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	aaaaaaab 	.word	0xaaaaaaab
 800250c:	08004dc0 	.word	0x08004dc0
 8002510:	fffffc00 	.word	0xfffffc00

08002514 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800251c:	2300      	movs	r3, #0
 800251e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002524:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d11f      	bne.n	800256e <DMA_CheckFifoParam+0x5a>
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2b03      	cmp	r3, #3
 8002532:	d856      	bhi.n	80025e2 <DMA_CheckFifoParam+0xce>
 8002534:	a201      	add	r2, pc, #4	; (adr r2, 800253c <DMA_CheckFifoParam+0x28>)
 8002536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253a:	bf00      	nop
 800253c:	0800254d 	.word	0x0800254d
 8002540:	0800255f 	.word	0x0800255f
 8002544:	0800254d 	.word	0x0800254d
 8002548:	080025e3 	.word	0x080025e3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d046      	beq.n	80025e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800255c:	e043      	b.n	80025e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002562:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002566:	d140      	bne.n	80025ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800256c:	e03d      	b.n	80025ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002576:	d121      	bne.n	80025bc <DMA_CheckFifoParam+0xa8>
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2b03      	cmp	r3, #3
 800257c:	d837      	bhi.n	80025ee <DMA_CheckFifoParam+0xda>
 800257e:	a201      	add	r2, pc, #4	; (adr r2, 8002584 <DMA_CheckFifoParam+0x70>)
 8002580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002584:	08002595 	.word	0x08002595
 8002588:	0800259b 	.word	0x0800259b
 800258c:	08002595 	.word	0x08002595
 8002590:	080025ad 	.word	0x080025ad
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
      break;
 8002598:	e030      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d025      	beq.n	80025f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025aa:	e022      	b.n	80025f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025b4:	d11f      	bne.n	80025f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025ba:	e01c      	b.n	80025f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d903      	bls.n	80025ca <DMA_CheckFifoParam+0xb6>
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	2b03      	cmp	r3, #3
 80025c6:	d003      	beq.n	80025d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025c8:	e018      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	73fb      	strb	r3, [r7, #15]
      break;
 80025ce:	e015      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00e      	beq.n	80025fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	73fb      	strb	r3, [r7, #15]
      break;
 80025e0:	e00b      	b.n	80025fa <DMA_CheckFifoParam+0xe6>
      break;
 80025e2:	bf00      	nop
 80025e4:	e00a      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      break;
 80025e6:	bf00      	nop
 80025e8:	e008      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      break;
 80025ea:	bf00      	nop
 80025ec:	e006      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      break;
 80025ee:	bf00      	nop
 80025f0:	e004      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      break;
 80025f2:	bf00      	nop
 80025f4:	e002      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      break;   
 80025f6:	bf00      	nop
 80025f8:	e000      	b.n	80025fc <DMA_CheckFifoParam+0xe8>
      break;
 80025fa:	bf00      	nop
    }
  } 
  
  return status; 
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop

0800260c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800260c:	b480      	push	{r7}
 800260e:	b089      	sub	sp, #36	; 0x24
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800261e:	2300      	movs	r3, #0
 8002620:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002622:	2300      	movs	r3, #0
 8002624:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
 800262a:	e175      	b.n	8002918 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800262c:	2201      	movs	r2, #1
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	4013      	ands	r3, r2
 800263e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	429a      	cmp	r2, r3
 8002646:	f040 8164 	bne.w	8002912 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d00b      	beq.n	800266a <HAL_GPIO_Init+0x5e>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b02      	cmp	r3, #2
 8002658:	d007      	beq.n	800266a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800265e:	2b11      	cmp	r3, #17
 8002660:	d003      	beq.n	800266a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b12      	cmp	r3, #18
 8002668:	d130      	bne.n	80026cc <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	2203      	movs	r2, #3
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43db      	mvns	r3, r3
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	4013      	ands	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4313      	orrs	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026a0:	2201      	movs	r2, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	4013      	ands	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	091b      	lsrs	r3, r3, #4
 80026b6:	f003 0201 	and.w	r2, r3, #1
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	2203      	movs	r2, #3
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d003      	beq.n	800270c <HAL_GPIO_Init+0x100>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b12      	cmp	r3, #18
 800270a:	d123      	bne.n	8002754 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	08da      	lsrs	r2, r3, #3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3208      	adds	r2, #8
 8002714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	f003 0307 	and.w	r3, r3, #7
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	220f      	movs	r2, #15
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	4013      	ands	r3, r2
 800272e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	08da      	lsrs	r2, r3, #3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	3208      	adds	r2, #8
 800274e:	69b9      	ldr	r1, [r7, #24]
 8002750:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	2203      	movs	r2, #3
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	4013      	ands	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0203 	and.w	r2, r3, #3
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4313      	orrs	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002790:	2b00      	cmp	r3, #0
 8002792:	f000 80be 	beq.w	8002912 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002796:	4b66      	ldr	r3, [pc, #408]	; (8002930 <HAL_GPIO_Init+0x324>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279a:	4a65      	ldr	r2, [pc, #404]	; (8002930 <HAL_GPIO_Init+0x324>)
 800279c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027a0:	6453      	str	r3, [r2, #68]	; 0x44
 80027a2:	4b63      	ldr	r3, [pc, #396]	; (8002930 <HAL_GPIO_Init+0x324>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027ae:	4a61      	ldr	r2, [pc, #388]	; (8002934 <HAL_GPIO_Init+0x328>)
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	089b      	lsrs	r3, r3, #2
 80027b4:	3302      	adds	r3, #2
 80027b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f003 0303 	and.w	r3, r3, #3
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	220f      	movs	r2, #15
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43db      	mvns	r3, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4013      	ands	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a58      	ldr	r2, [pc, #352]	; (8002938 <HAL_GPIO_Init+0x32c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d037      	beq.n	800284a <HAL_GPIO_Init+0x23e>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a57      	ldr	r2, [pc, #348]	; (800293c <HAL_GPIO_Init+0x330>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d031      	beq.n	8002846 <HAL_GPIO_Init+0x23a>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a56      	ldr	r2, [pc, #344]	; (8002940 <HAL_GPIO_Init+0x334>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d02b      	beq.n	8002842 <HAL_GPIO_Init+0x236>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a55      	ldr	r2, [pc, #340]	; (8002944 <HAL_GPIO_Init+0x338>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d025      	beq.n	800283e <HAL_GPIO_Init+0x232>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a54      	ldr	r2, [pc, #336]	; (8002948 <HAL_GPIO_Init+0x33c>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d01f      	beq.n	800283a <HAL_GPIO_Init+0x22e>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a53      	ldr	r2, [pc, #332]	; (800294c <HAL_GPIO_Init+0x340>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d019      	beq.n	8002836 <HAL_GPIO_Init+0x22a>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a52      	ldr	r2, [pc, #328]	; (8002950 <HAL_GPIO_Init+0x344>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d013      	beq.n	8002832 <HAL_GPIO_Init+0x226>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a51      	ldr	r2, [pc, #324]	; (8002954 <HAL_GPIO_Init+0x348>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d00d      	beq.n	800282e <HAL_GPIO_Init+0x222>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a50      	ldr	r2, [pc, #320]	; (8002958 <HAL_GPIO_Init+0x34c>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d007      	beq.n	800282a <HAL_GPIO_Init+0x21e>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a4f      	ldr	r2, [pc, #316]	; (800295c <HAL_GPIO_Init+0x350>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d101      	bne.n	8002826 <HAL_GPIO_Init+0x21a>
 8002822:	2309      	movs	r3, #9
 8002824:	e012      	b.n	800284c <HAL_GPIO_Init+0x240>
 8002826:	230a      	movs	r3, #10
 8002828:	e010      	b.n	800284c <HAL_GPIO_Init+0x240>
 800282a:	2308      	movs	r3, #8
 800282c:	e00e      	b.n	800284c <HAL_GPIO_Init+0x240>
 800282e:	2307      	movs	r3, #7
 8002830:	e00c      	b.n	800284c <HAL_GPIO_Init+0x240>
 8002832:	2306      	movs	r3, #6
 8002834:	e00a      	b.n	800284c <HAL_GPIO_Init+0x240>
 8002836:	2305      	movs	r3, #5
 8002838:	e008      	b.n	800284c <HAL_GPIO_Init+0x240>
 800283a:	2304      	movs	r3, #4
 800283c:	e006      	b.n	800284c <HAL_GPIO_Init+0x240>
 800283e:	2303      	movs	r3, #3
 8002840:	e004      	b.n	800284c <HAL_GPIO_Init+0x240>
 8002842:	2302      	movs	r3, #2
 8002844:	e002      	b.n	800284c <HAL_GPIO_Init+0x240>
 8002846:	2301      	movs	r3, #1
 8002848:	e000      	b.n	800284c <HAL_GPIO_Init+0x240>
 800284a:	2300      	movs	r3, #0
 800284c:	69fa      	ldr	r2, [r7, #28]
 800284e:	f002 0203 	and.w	r2, r2, #3
 8002852:	0092      	lsls	r2, r2, #2
 8002854:	4093      	lsls	r3, r2
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	4313      	orrs	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800285c:	4935      	ldr	r1, [pc, #212]	; (8002934 <HAL_GPIO_Init+0x328>)
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	089b      	lsrs	r3, r3, #2
 8002862:	3302      	adds	r3, #2
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800286a:	4b3d      	ldr	r3, [pc, #244]	; (8002960 <HAL_GPIO_Init+0x354>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	43db      	mvns	r3, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4013      	ands	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	4313      	orrs	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800288e:	4a34      	ldr	r2, [pc, #208]	; (8002960 <HAL_GPIO_Init+0x354>)
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002894:	4b32      	ldr	r3, [pc, #200]	; (8002960 <HAL_GPIO_Init+0x354>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028b8:	4a29      	ldr	r2, [pc, #164]	; (8002960 <HAL_GPIO_Init+0x354>)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028be:	4b28      	ldr	r3, [pc, #160]	; (8002960 <HAL_GPIO_Init+0x354>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	43db      	mvns	r3, r3
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	4013      	ands	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028e2:	4a1f      	ldr	r2, [pc, #124]	; (8002960 <HAL_GPIO_Init+0x354>)
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028e8:	4b1d      	ldr	r3, [pc, #116]	; (8002960 <HAL_GPIO_Init+0x354>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800290c:	4a14      	ldr	r2, [pc, #80]	; (8002960 <HAL_GPIO_Init+0x354>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	3301      	adds	r3, #1
 8002916:	61fb      	str	r3, [r7, #28]
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	2b0f      	cmp	r3, #15
 800291c:	f67f ae86 	bls.w	800262c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002920:	bf00      	nop
 8002922:	bf00      	nop
 8002924:	3724      	adds	r7, #36	; 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	40023800 	.word	0x40023800
 8002934:	40013800 	.word	0x40013800
 8002938:	40020000 	.word	0x40020000
 800293c:	40020400 	.word	0x40020400
 8002940:	40020800 	.word	0x40020800
 8002944:	40020c00 	.word	0x40020c00
 8002948:	40021000 	.word	0x40021000
 800294c:	40021400 	.word	0x40021400
 8002950:	40021800 	.word	0x40021800
 8002954:	40021c00 	.word	0x40021c00
 8002958:	40022000 	.word	0x40022000
 800295c:	40022400 	.word	0x40022400
 8002960:	40013c00 	.word	0x40013c00

08002964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	807b      	strh	r3, [r7, #2]
 8002970:	4613      	mov	r3, r2
 8002972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002974:	787b      	ldrb	r3, [r7, #1]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800297a:	887a      	ldrh	r2, [r7, #2]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002980:	e003      	b.n	800298a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002982:	887b      	ldrh	r3, [r7, #2]
 8002984:	041a      	lsls	r2, r3, #16
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	619a      	str	r2, [r3, #24]
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002996:	b480      	push	{r7}
 8002998:	b085      	sub	sp, #20
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	460b      	mov	r3, r1
 80029a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029a8:	887a      	ldrh	r2, [r7, #2]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	4013      	ands	r3, r2
 80029ae:	041a      	lsls	r2, r3, #16
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	43d9      	mvns	r1, r3
 80029b4:	887b      	ldrh	r3, [r7, #2]
 80029b6:	400b      	ands	r3, r1
 80029b8:	431a      	orrs	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	619a      	str	r2, [r3, #24]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80029d4:	2300      	movs	r3, #0
 80029d6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e29b      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 8087 	beq.w	8002afe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029f0:	4b96      	ldr	r3, [pc, #600]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f003 030c 	and.w	r3, r3, #12
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d00c      	beq.n	8002a16 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029fc:	4b93      	ldr	r3, [pc, #588]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 030c 	and.w	r3, r3, #12
 8002a04:	2b08      	cmp	r3, #8
 8002a06:	d112      	bne.n	8002a2e <HAL_RCC_OscConfig+0x62>
 8002a08:	4b90      	ldr	r3, [pc, #576]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a14:	d10b      	bne.n	8002a2e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a16:	4b8d      	ldr	r3, [pc, #564]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d06c      	beq.n	8002afc <HAL_RCC_OscConfig+0x130>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d168      	bne.n	8002afc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e275      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a36:	d106      	bne.n	8002a46 <HAL_RCC_OscConfig+0x7a>
 8002a38:	4b84      	ldr	r3, [pc, #528]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a83      	ldr	r2, [pc, #524]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a42:	6013      	str	r3, [r2, #0]
 8002a44:	e02e      	b.n	8002aa4 <HAL_RCC_OscConfig+0xd8>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d10c      	bne.n	8002a68 <HAL_RCC_OscConfig+0x9c>
 8002a4e:	4b7f      	ldr	r3, [pc, #508]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a7e      	ldr	r2, [pc, #504]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	4b7c      	ldr	r3, [pc, #496]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a7b      	ldr	r2, [pc, #492]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a64:	6013      	str	r3, [r2, #0]
 8002a66:	e01d      	b.n	8002aa4 <HAL_RCC_OscConfig+0xd8>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCC_OscConfig+0xc0>
 8002a72:	4b76      	ldr	r3, [pc, #472]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a75      	ldr	r2, [pc, #468]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	4b73      	ldr	r3, [pc, #460]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a72      	ldr	r2, [pc, #456]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	e00b      	b.n	8002aa4 <HAL_RCC_OscConfig+0xd8>
 8002a8c:	4b6f      	ldr	r3, [pc, #444]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a6e      	ldr	r2, [pc, #440]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	4b6c      	ldr	r3, [pc, #432]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a6b      	ldr	r2, [pc, #428]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d013      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aac:	f7ff f886 	bl	8001bbc <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab4:	f7ff f882 	bl	8001bbc <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b64      	cmp	r3, #100	; 0x64
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e229      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac6:	4b61      	ldr	r3, [pc, #388]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f0      	beq.n	8002ab4 <HAL_RCC_OscConfig+0xe8>
 8002ad2:	e014      	b.n	8002afe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7ff f872 	bl	8001bbc <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002adc:	f7ff f86e 	bl	8001bbc <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b64      	cmp	r3, #100	; 0x64
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e215      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aee:	4b57      	ldr	r3, [pc, #348]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f0      	bne.n	8002adc <HAL_RCC_OscConfig+0x110>
 8002afa:	e000      	b.n	8002afe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d069      	beq.n	8002bde <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b0a:	4b50      	ldr	r3, [pc, #320]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00b      	beq.n	8002b2e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b16:	4b4d      	ldr	r3, [pc, #308]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 030c 	and.w	r3, r3, #12
 8002b1e:	2b08      	cmp	r3, #8
 8002b20:	d11c      	bne.n	8002b5c <HAL_RCC_OscConfig+0x190>
 8002b22:	4b4a      	ldr	r3, [pc, #296]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d116      	bne.n	8002b5c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b2e:	4b47      	ldr	r3, [pc, #284]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d005      	beq.n	8002b46 <HAL_RCC_OscConfig+0x17a>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d001      	beq.n	8002b46 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e1e9      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b46:	4b41      	ldr	r3, [pc, #260]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	493d      	ldr	r1, [pc, #244]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b5a:	e040      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d023      	beq.n	8002bac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b64:	4b39      	ldr	r3, [pc, #228]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a38      	ldr	r2, [pc, #224]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b6a:	f043 0301 	orr.w	r3, r3, #1
 8002b6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b70:	f7ff f824 	bl	8001bbc <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b78:	f7ff f820 	bl	8001bbc <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e1c7      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b8a:	4b30      	ldr	r3, [pc, #192]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0f0      	beq.n	8002b78 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b96:	4b2d      	ldr	r3, [pc, #180]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	4929      	ldr	r1, [pc, #164]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	600b      	str	r3, [r1, #0]
 8002baa:	e018      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bac:	4b27      	ldr	r3, [pc, #156]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a26      	ldr	r2, [pc, #152]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002bb2:	f023 0301 	bic.w	r3, r3, #1
 8002bb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7ff f800 	bl	8001bbc <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc0:	f7fe fffc 	bl	8001bbc <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e1a3      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd2:	4b1e      	ldr	r3, [pc, #120]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d038      	beq.n	8002c5c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d019      	beq.n	8002c26 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf2:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002bf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bf6:	4a15      	ldr	r2, [pc, #84]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bfe:	f7fe ffdd 	bl	8001bbc <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c06:	f7fe ffd9 	bl	8001bbc <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e180      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c18:	4b0c      	ldr	r3, [pc, #48]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d0f0      	beq.n	8002c06 <HAL_RCC_OscConfig+0x23a>
 8002c24:	e01a      	b.n	8002c5c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c26:	4b09      	ldr	r3, [pc, #36]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c2a:	4a08      	ldr	r2, [pc, #32]	; (8002c4c <HAL_RCC_OscConfig+0x280>)
 8002c2c:	f023 0301 	bic.w	r3, r3, #1
 8002c30:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c32:	f7fe ffc3 	bl	8001bbc <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c38:	e00a      	b.n	8002c50 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3a:	f7fe ffbf 	bl	8001bbc <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d903      	bls.n	8002c50 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e166      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
 8002c4c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c50:	4b92      	ldr	r3, [pc, #584]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002c52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1ee      	bne.n	8002c3a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f000 80a4 	beq.w	8002db2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c6a:	4b8c      	ldr	r3, [pc, #560]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10d      	bne.n	8002c92 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c76:	4b89      	ldr	r3, [pc, #548]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	4a88      	ldr	r2, [pc, #544]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c80:	6413      	str	r3, [r2, #64]	; 0x40
 8002c82:	4b86      	ldr	r3, [pc, #536]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	60bb      	str	r3, [r7, #8]
 8002c8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c92:	4b83      	ldr	r3, [pc, #524]	; (8002ea0 <HAL_RCC_OscConfig+0x4d4>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d118      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002c9e:	4b80      	ldr	r3, [pc, #512]	; (8002ea0 <HAL_RCC_OscConfig+0x4d4>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a7f      	ldr	r2, [pc, #508]	; (8002ea0 <HAL_RCC_OscConfig+0x4d4>)
 8002ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ca8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002caa:	f7fe ff87 	bl	8001bbc <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb2:	f7fe ff83 	bl	8001bbc <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b64      	cmp	r3, #100	; 0x64
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e12a      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc4:	4b76      	ldr	r3, [pc, #472]	; (8002ea0 <HAL_RCC_OscConfig+0x4d4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0f0      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d106      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x31a>
 8002cd8:	4b70      	ldr	r3, [pc, #448]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cdc:	4a6f      	ldr	r2, [pc, #444]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002cde:	f043 0301 	orr.w	r3, r3, #1
 8002ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ce4:	e02d      	b.n	8002d42 <HAL_RCC_OscConfig+0x376>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10c      	bne.n	8002d08 <HAL_RCC_OscConfig+0x33c>
 8002cee:	4b6b      	ldr	r3, [pc, #428]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf2:	4a6a      	ldr	r2, [pc, #424]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002cf4:	f023 0301 	bic.w	r3, r3, #1
 8002cf8:	6713      	str	r3, [r2, #112]	; 0x70
 8002cfa:	4b68      	ldr	r3, [pc, #416]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cfe:	4a67      	ldr	r2, [pc, #412]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d00:	f023 0304 	bic.w	r3, r3, #4
 8002d04:	6713      	str	r3, [r2, #112]	; 0x70
 8002d06:	e01c      	b.n	8002d42 <HAL_RCC_OscConfig+0x376>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b05      	cmp	r3, #5
 8002d0e:	d10c      	bne.n	8002d2a <HAL_RCC_OscConfig+0x35e>
 8002d10:	4b62      	ldr	r3, [pc, #392]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d14:	4a61      	ldr	r2, [pc, #388]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d16:	f043 0304 	orr.w	r3, r3, #4
 8002d1a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d1c:	4b5f      	ldr	r3, [pc, #380]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d20:	4a5e      	ldr	r2, [pc, #376]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	6713      	str	r3, [r2, #112]	; 0x70
 8002d28:	e00b      	b.n	8002d42 <HAL_RCC_OscConfig+0x376>
 8002d2a:	4b5c      	ldr	r3, [pc, #368]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d2e:	4a5b      	ldr	r2, [pc, #364]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d30:	f023 0301 	bic.w	r3, r3, #1
 8002d34:	6713      	str	r3, [r2, #112]	; 0x70
 8002d36:	4b59      	ldr	r3, [pc, #356]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3a:	4a58      	ldr	r2, [pc, #352]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d3c:	f023 0304 	bic.w	r3, r3, #4
 8002d40:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d015      	beq.n	8002d76 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4a:	f7fe ff37 	bl	8001bbc <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d50:	e00a      	b.n	8002d68 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d52:	f7fe ff33 	bl	8001bbc <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e0d8      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d68:	4b4c      	ldr	r3, [pc, #304]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0ee      	beq.n	8002d52 <HAL_RCC_OscConfig+0x386>
 8002d74:	e014      	b.n	8002da0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d76:	f7fe ff21 	bl	8001bbc <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d7c:	e00a      	b.n	8002d94 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d7e:	f7fe ff1d 	bl	8001bbc <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d901      	bls.n	8002d94 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e0c2      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d94:	4b41      	ldr	r3, [pc, #260]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1ee      	bne.n	8002d7e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002da0:	7dfb      	ldrb	r3, [r7, #23]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d105      	bne.n	8002db2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002da6:	4b3d      	ldr	r3, [pc, #244]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	4a3c      	ldr	r2, [pc, #240]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002dac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002db0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 80ae 	beq.w	8002f18 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dbc:	4b37      	ldr	r3, [pc, #220]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 030c 	and.w	r3, r3, #12
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	d06d      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d14b      	bne.n	8002e68 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dd0:	4b32      	ldr	r3, [pc, #200]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a31      	ldr	r2, [pc, #196]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002dd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002dda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ddc:	f7fe feee 	bl	8001bbc <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de4:	f7fe feea 	bl	8001bbc <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e091      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002df6:	4b29      	ldr	r3, [pc, #164]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f0      	bne.n	8002de4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69da      	ldr	r2, [r3, #28]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	019b      	lsls	r3, r3, #6
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e18:	085b      	lsrs	r3, r3, #1
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	041b      	lsls	r3, r3, #16
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e24:	061b      	lsls	r3, r3, #24
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	071b      	lsls	r3, r3, #28
 8002e2e:	491b      	ldr	r1, [pc, #108]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e34:	4b19      	ldr	r3, [pc, #100]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a18      	ldr	r2, [pc, #96]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002e3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e40:	f7fe febc 	bl	8001bbc <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e48:	f7fe feb8 	bl	8001bbc <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e05f      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e5a:	4b10      	ldr	r3, [pc, #64]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f0      	beq.n	8002e48 <HAL_RCC_OscConfig+0x47c>
 8002e66:	e057      	b.n	8002f18 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e68:	4b0c      	ldr	r3, [pc, #48]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a0b      	ldr	r2, [pc, #44]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002e6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e74:	f7fe fea2 	bl	8001bbc <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e7c:	f7fe fe9e 	bl	8001bbc <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e045      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e8e:	4b03      	ldr	r3, [pc, #12]	; (8002e9c <HAL_RCC_OscConfig+0x4d0>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f0      	bne.n	8002e7c <HAL_RCC_OscConfig+0x4b0>
 8002e9a:	e03d      	b.n	8002f18 <HAL_RCC_OscConfig+0x54c>
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002ea4:	4b1f      	ldr	r3, [pc, #124]	; (8002f24 <HAL_RCC_OscConfig+0x558>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d030      	beq.n	8002f14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d129      	bne.n	8002f14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d122      	bne.n	8002f14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002eda:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d119      	bne.n	8002f14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eea:	085b      	lsrs	r3, r3, #1
 8002eec:	3b01      	subs	r3, #1
 8002eee:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d10f      	bne.n	8002f14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d107      	bne.n	8002f14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d001      	beq.n	8002f18 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e000      	b.n	8002f1a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3718      	adds	r7, #24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40023800 	.word	0x40023800

08002f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0d0      	b.n	80030e2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f40:	4b6a      	ldr	r3, [pc, #424]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 030f 	and.w	r3, r3, #15
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d910      	bls.n	8002f70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4e:	4b67      	ldr	r3, [pc, #412]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f023 020f 	bic.w	r2, r3, #15
 8002f56:	4965      	ldr	r1, [pc, #404]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f5e:	4b63      	ldr	r3, [pc, #396]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	683a      	ldr	r2, [r7, #0]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d001      	beq.n	8002f70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e0b8      	b.n	80030e2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d020      	beq.n	8002fbe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0304 	and.w	r3, r3, #4
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f88:	4b59      	ldr	r3, [pc, #356]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	4a58      	ldr	r2, [pc, #352]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0308 	and.w	r3, r3, #8
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d005      	beq.n	8002fac <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fa0:	4b53      	ldr	r3, [pc, #332]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	4a52      	ldr	r2, [pc, #328]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fa6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002faa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fac:	4b50      	ldr	r3, [pc, #320]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	494d      	ldr	r1, [pc, #308]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d040      	beq.n	800304c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d107      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd2:	4b47      	ldr	r3, [pc, #284]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d115      	bne.n	800300a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e07f      	b.n	80030e2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d107      	bne.n	8002ffa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fea:	4b41      	ldr	r3, [pc, #260]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d109      	bne.n	800300a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e073      	b.n	80030e2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffa:	4b3d      	ldr	r3, [pc, #244]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e06b      	b.n	80030e2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300a:	4b39      	ldr	r3, [pc, #228]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f023 0203 	bic.w	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4936      	ldr	r1, [pc, #216]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8003018:	4313      	orrs	r3, r2
 800301a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800301c:	f7fe fdce 	bl	8001bbc <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003022:	e00a      	b.n	800303a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003024:	f7fe fdca 	bl	8001bbc <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e053      	b.n	80030e2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	4b2d      	ldr	r3, [pc, #180]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 020c 	and.w	r2, r3, #12
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	429a      	cmp	r2, r3
 800304a:	d1eb      	bne.n	8003024 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800304c:	4b27      	ldr	r3, [pc, #156]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d210      	bcs.n	800307c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b24      	ldr	r3, [pc, #144]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 020f 	bic.w	r2, r3, #15
 8003062:	4922      	ldr	r1, [pc, #136]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	4313      	orrs	r3, r2
 8003068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800306a:	4b20      	ldr	r3, [pc, #128]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e032      	b.n	80030e2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b00      	cmp	r3, #0
 8003086:	d008      	beq.n	800309a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003088:	4b19      	ldr	r3, [pc, #100]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	4916      	ldr	r1, [pc, #88]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 8003096:	4313      	orrs	r3, r2
 8003098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d009      	beq.n	80030ba <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030a6:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	490e      	ldr	r1, [pc, #56]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030ba:	f000 f821 	bl	8003100 <HAL_RCC_GetSysClockFreq>
 80030be:	4602      	mov	r2, r0
 80030c0:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	091b      	lsrs	r3, r3, #4
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	490a      	ldr	r1, [pc, #40]	; (80030f4 <HAL_RCC_ClockConfig+0x1cc>)
 80030cc:	5ccb      	ldrb	r3, [r1, r3]
 80030ce:	fa22 f303 	lsr.w	r3, r2, r3
 80030d2:	4a09      	ldr	r2, [pc, #36]	; (80030f8 <HAL_RCC_ClockConfig+0x1d0>)
 80030d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030d6:	4b09      	ldr	r3, [pc, #36]	; (80030fc <HAL_RCC_ClockConfig+0x1d4>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fe fd2a 	bl	8001b34 <HAL_InitTick>

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40023c00 	.word	0x40023c00
 80030f0:	40023800 	.word	0x40023800
 80030f4:	08004da8 	.word	0x08004da8
 80030f8:	20000004 	.word	0x20000004
 80030fc:	20000008 	.word	0x20000008

08003100 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003100:	b5b0      	push	{r4, r5, r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003106:	2100      	movs	r1, #0
 8003108:	6079      	str	r1, [r7, #4]
 800310a:	2100      	movs	r1, #0
 800310c:	60f9      	str	r1, [r7, #12]
 800310e:	2100      	movs	r1, #0
 8003110:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003112:	2100      	movs	r1, #0
 8003114:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003116:	4952      	ldr	r1, [pc, #328]	; (8003260 <HAL_RCC_GetSysClockFreq+0x160>)
 8003118:	6889      	ldr	r1, [r1, #8]
 800311a:	f001 010c 	and.w	r1, r1, #12
 800311e:	2908      	cmp	r1, #8
 8003120:	d00d      	beq.n	800313e <HAL_RCC_GetSysClockFreq+0x3e>
 8003122:	2908      	cmp	r1, #8
 8003124:	f200 8094 	bhi.w	8003250 <HAL_RCC_GetSysClockFreq+0x150>
 8003128:	2900      	cmp	r1, #0
 800312a:	d002      	beq.n	8003132 <HAL_RCC_GetSysClockFreq+0x32>
 800312c:	2904      	cmp	r1, #4
 800312e:	d003      	beq.n	8003138 <HAL_RCC_GetSysClockFreq+0x38>
 8003130:	e08e      	b.n	8003250 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003132:	4b4c      	ldr	r3, [pc, #304]	; (8003264 <HAL_RCC_GetSysClockFreq+0x164>)
 8003134:	60bb      	str	r3, [r7, #8]
      break;
 8003136:	e08e      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003138:	4b4b      	ldr	r3, [pc, #300]	; (8003268 <HAL_RCC_GetSysClockFreq+0x168>)
 800313a:	60bb      	str	r3, [r7, #8]
      break;
 800313c:	e08b      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800313e:	4948      	ldr	r1, [pc, #288]	; (8003260 <HAL_RCC_GetSysClockFreq+0x160>)
 8003140:	6849      	ldr	r1, [r1, #4]
 8003142:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003146:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003148:	4945      	ldr	r1, [pc, #276]	; (8003260 <HAL_RCC_GetSysClockFreq+0x160>)
 800314a:	6849      	ldr	r1, [r1, #4]
 800314c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003150:	2900      	cmp	r1, #0
 8003152:	d024      	beq.n	800319e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003154:	4942      	ldr	r1, [pc, #264]	; (8003260 <HAL_RCC_GetSysClockFreq+0x160>)
 8003156:	6849      	ldr	r1, [r1, #4]
 8003158:	0989      	lsrs	r1, r1, #6
 800315a:	4608      	mov	r0, r1
 800315c:	f04f 0100 	mov.w	r1, #0
 8003160:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003164:	f04f 0500 	mov.w	r5, #0
 8003168:	ea00 0204 	and.w	r2, r0, r4
 800316c:	ea01 0305 	and.w	r3, r1, r5
 8003170:	493d      	ldr	r1, [pc, #244]	; (8003268 <HAL_RCC_GetSysClockFreq+0x168>)
 8003172:	fb01 f003 	mul.w	r0, r1, r3
 8003176:	2100      	movs	r1, #0
 8003178:	fb01 f102 	mul.w	r1, r1, r2
 800317c:	1844      	adds	r4, r0, r1
 800317e:	493a      	ldr	r1, [pc, #232]	; (8003268 <HAL_RCC_GetSysClockFreq+0x168>)
 8003180:	fba2 0101 	umull	r0, r1, r2, r1
 8003184:	1863      	adds	r3, r4, r1
 8003186:	4619      	mov	r1, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	461a      	mov	r2, r3
 800318c:	f04f 0300 	mov.w	r3, #0
 8003190:	f7fd f852 	bl	8000238 <__aeabi_uldivmod>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4613      	mov	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	e04a      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800319e:	4b30      	ldr	r3, [pc, #192]	; (8003260 <HAL_RCC_GetSysClockFreq+0x160>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	099b      	lsrs	r3, r3, #6
 80031a4:	461a      	mov	r2, r3
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80031ae:	f04f 0100 	mov.w	r1, #0
 80031b2:	ea02 0400 	and.w	r4, r2, r0
 80031b6:	ea03 0501 	and.w	r5, r3, r1
 80031ba:	4620      	mov	r0, r4
 80031bc:	4629      	mov	r1, r5
 80031be:	f04f 0200 	mov.w	r2, #0
 80031c2:	f04f 0300 	mov.w	r3, #0
 80031c6:	014b      	lsls	r3, r1, #5
 80031c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80031cc:	0142      	lsls	r2, r0, #5
 80031ce:	4610      	mov	r0, r2
 80031d0:	4619      	mov	r1, r3
 80031d2:	1b00      	subs	r0, r0, r4
 80031d4:	eb61 0105 	sbc.w	r1, r1, r5
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	018b      	lsls	r3, r1, #6
 80031e2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80031e6:	0182      	lsls	r2, r0, #6
 80031e8:	1a12      	subs	r2, r2, r0
 80031ea:	eb63 0301 	sbc.w	r3, r3, r1
 80031ee:	f04f 0000 	mov.w	r0, #0
 80031f2:	f04f 0100 	mov.w	r1, #0
 80031f6:	00d9      	lsls	r1, r3, #3
 80031f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031fc:	00d0      	lsls	r0, r2, #3
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	1912      	adds	r2, r2, r4
 8003204:	eb45 0303 	adc.w	r3, r5, r3
 8003208:	f04f 0000 	mov.w	r0, #0
 800320c:	f04f 0100 	mov.w	r1, #0
 8003210:	0299      	lsls	r1, r3, #10
 8003212:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003216:	0290      	lsls	r0, r2, #10
 8003218:	4602      	mov	r2, r0
 800321a:	460b      	mov	r3, r1
 800321c:	4610      	mov	r0, r2
 800321e:	4619      	mov	r1, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	461a      	mov	r2, r3
 8003224:	f04f 0300 	mov.w	r3, #0
 8003228:	f7fd f806 	bl	8000238 <__aeabi_uldivmod>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	4613      	mov	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003234:	4b0a      	ldr	r3, [pc, #40]	; (8003260 <HAL_RCC_GetSysClockFreq+0x160>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	0c1b      	lsrs	r3, r3, #16
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	3301      	adds	r3, #1
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	fbb2 f3f3 	udiv	r3, r2, r3
 800324c:	60bb      	str	r3, [r7, #8]
      break;
 800324e:	e002      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003250:	4b04      	ldr	r3, [pc, #16]	; (8003264 <HAL_RCC_GetSysClockFreq+0x164>)
 8003252:	60bb      	str	r3, [r7, #8]
      break;
 8003254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003256:	68bb      	ldr	r3, [r7, #8]
}
 8003258:	4618      	mov	r0, r3
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bdb0      	pop	{r4, r5, r7, pc}
 8003260:	40023800 	.word	0x40023800
 8003264:	00f42400 	.word	0x00f42400
 8003268:	017d7840 	.word	0x017d7840

0800326c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003270:	4b03      	ldr	r3, [pc, #12]	; (8003280 <HAL_RCC_GetHCLKFreq+0x14>)
 8003272:	681b      	ldr	r3, [r3, #0]
}
 8003274:	4618      	mov	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	20000004 	.word	0x20000004

08003284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003288:	f7ff fff0 	bl	800326c <HAL_RCC_GetHCLKFreq>
 800328c:	4602      	mov	r2, r0
 800328e:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	0a9b      	lsrs	r3, r3, #10
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	4903      	ldr	r1, [pc, #12]	; (80032a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800329a:	5ccb      	ldrb	r3, [r1, r3]
 800329c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40023800 	.word	0x40023800
 80032a8:	08004db8 	.word	0x08004db8

080032ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032b0:	f7ff ffdc 	bl	800326c <HAL_RCC_GetHCLKFreq>
 80032b4:	4602      	mov	r2, r0
 80032b6:	4b05      	ldr	r3, [pc, #20]	; (80032cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	0b5b      	lsrs	r3, r3, #13
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	4903      	ldr	r1, [pc, #12]	; (80032d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032c2:	5ccb      	ldrb	r3, [r1, r3]
 80032c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40023800 	.word	0x40023800
 80032d0:	08004db8 	.word	0x08004db8

080032d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b088      	sub	sp, #32
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80032dc:	2300      	movs	r3, #0
 80032de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80032e0:	2300      	movs	r3, #0
 80032e2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80032e8:	2300      	movs	r3, #0
 80032ea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d012      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032fc:	4b69      	ldr	r3, [pc, #420]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	4a68      	ldr	r2, [pc, #416]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003302:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003306:	6093      	str	r3, [r2, #8]
 8003308:	4b66      	ldr	r3, [pc, #408]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003310:	4964      	ldr	r1, [pc, #400]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800331e:	2301      	movs	r3, #1
 8003320:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d017      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800332e:	4b5d      	ldr	r3, [pc, #372]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003330:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003334:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800333c:	4959      	ldr	r1, [pc, #356]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800333e:	4313      	orrs	r3, r2
 8003340:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003348:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800334c:	d101      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800334e:	2301      	movs	r3, #1
 8003350:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800335a:	2301      	movs	r3, #1
 800335c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d017      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800336a:	4b4e      	ldr	r3, [pc, #312]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800336c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003370:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003378:	494a      	ldr	r1, [pc, #296]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800337a:	4313      	orrs	r3, r2
 800337c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003384:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003388:	d101      	bne.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800338a:	2301      	movs	r3, #1
 800338c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003396:	2301      	movs	r3, #1
 8003398:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80033a6:	2301      	movs	r3, #1
 80033a8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0320 	and.w	r3, r3, #32
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f000 808b 	beq.w	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80033b8:	4b3a      	ldr	r3, [pc, #232]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033bc:	4a39      	ldr	r2, [pc, #228]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033c2:	6413      	str	r3, [r2, #64]	; 0x40
 80033c4:	4b37      	ldr	r3, [pc, #220]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033cc:	60bb      	str	r3, [r7, #8]
 80033ce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80033d0:	4b35      	ldr	r3, [pc, #212]	; (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a34      	ldr	r2, [pc, #208]	; (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033dc:	f7fe fbee 	bl	8001bbc <HAL_GetTick>
 80033e0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e4:	f7fe fbea 	bl	8001bbc <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b64      	cmp	r3, #100	; 0x64
 80033f0:	d901      	bls.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e358      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033f6:	4b2c      	ldr	r3, [pc, #176]	; (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0f0      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003402:	4b28      	ldr	r3, [pc, #160]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d035      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	429a      	cmp	r2, r3
 800341e:	d02e      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003420:	4b20      	ldr	r3, [pc, #128]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003428:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800342a:	4b1e      	ldr	r3, [pc, #120]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800342e:	4a1d      	ldr	r2, [pc, #116]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003434:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003436:	4b1b      	ldr	r3, [pc, #108]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343a:	4a1a      	ldr	r2, [pc, #104]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800343c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003440:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003442:	4a18      	ldr	r2, [pc, #96]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003448:	4b16      	ldr	r3, [pc, #88]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344c:	f003 0301 	and.w	r3, r3, #1
 8003450:	2b01      	cmp	r3, #1
 8003452:	d114      	bne.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003454:	f7fe fbb2 	bl	8001bbc <HAL_GetTick>
 8003458:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800345a:	e00a      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800345c:	f7fe fbae 	bl	8001bbc <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	f241 3288 	movw	r2, #5000	; 0x1388
 800346a:	4293      	cmp	r3, r2
 800346c:	d901      	bls.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e31a      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003472:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0ee      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003486:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800348a:	d111      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003498:	4b04      	ldr	r3, [pc, #16]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800349a:	400b      	ands	r3, r1
 800349c:	4901      	ldr	r1, [pc, #4]	; (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	608b      	str	r3, [r1, #8]
 80034a2:	e00b      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80034a4:	40023800 	.word	0x40023800
 80034a8:	40007000 	.word	0x40007000
 80034ac:	0ffffcff 	.word	0x0ffffcff
 80034b0:	4bb1      	ldr	r3, [pc, #708]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	4ab0      	ldr	r2, [pc, #704]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034b6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80034ba:	6093      	str	r3, [r2, #8]
 80034bc:	4bae      	ldr	r3, [pc, #696]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c8:	49ab      	ldr	r1, [pc, #684]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0310 	and.w	r3, r3, #16
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d010      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80034da:	4ba7      	ldr	r3, [pc, #668]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034e0:	4aa5      	ldr	r2, [pc, #660]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80034ea:	4ba3      	ldr	r3, [pc, #652]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f4:	49a0      	ldr	r1, [pc, #640]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003508:	4b9b      	ldr	r3, [pc, #620]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800350a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800350e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003516:	4998      	ldr	r1, [pc, #608]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800352a:	4b93      	ldr	r3, [pc, #588]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800352c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003530:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003538:	498f      	ldr	r1, [pc, #572]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800354c:	4b8a      	ldr	r3, [pc, #552]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800354e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003552:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800355a:	4987      	ldr	r1, [pc, #540]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800356e:	4b82      	ldr	r3, [pc, #520]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003574:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800357c:	497e      	ldr	r1, [pc, #504]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003590:	4b79      	ldr	r3, [pc, #484]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003596:	f023 0203 	bic.w	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359e:	4976      	ldr	r1, [pc, #472]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035b2:	4b71      	ldr	r3, [pc, #452]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b8:	f023 020c 	bic.w	r2, r3, #12
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035c0:	496d      	ldr	r1, [pc, #436]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035d4:	4b68      	ldr	r3, [pc, #416]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035da:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e2:	4965      	ldr	r1, [pc, #404]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035f6:	4b60      	ldr	r3, [pc, #384]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035fc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003604:	495c      	ldr	r1, [pc, #368]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003606:	4313      	orrs	r3, r2
 8003608:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003618:	4b57      	ldr	r3, [pc, #348]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800361a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003626:	4954      	ldr	r1, [pc, #336]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003628:	4313      	orrs	r3, r2
 800362a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800363a:	4b4f      	ldr	r3, [pc, #316]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800363c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003640:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003648:	494b      	ldr	r1, [pc, #300]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00a      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800365c:	4b46      	ldr	r3, [pc, #280]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800365e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003662:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366a:	4943      	ldr	r1, [pc, #268]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800367e:	4b3e      	ldr	r3, [pc, #248]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003680:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003684:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800368c:	493a      	ldr	r1, [pc, #232]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800368e:	4313      	orrs	r3, r2
 8003690:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00a      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80036a0:	4b35      	ldr	r3, [pc, #212]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036ae:	4932      	ldr	r1, [pc, #200]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d011      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80036c2:	4b2d      	ldr	r3, [pc, #180]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036d0:	4929      	ldr	r1, [pc, #164]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036e0:	d101      	bne.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80036e2:	2301      	movs	r3, #1
 80036e4:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036f2:	4b21      	ldr	r3, [pc, #132]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003700:	491d      	ldr	r1, [pc, #116]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00b      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003714:	4b18      	ldr	r3, [pc, #96]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003724:	4914      	ldr	r1, [pc, #80]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003726:	4313      	orrs	r3, r2
 8003728:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00b      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003738:	4b0f      	ldr	r3, [pc, #60]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800373a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003748:	490b      	ldr	r1, [pc, #44]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800374a:	4313      	orrs	r3, r2
 800374c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00f      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800375c:	4b06      	ldr	r3, [pc, #24]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800375e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003762:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800376c:	4902      	ldr	r1, [pc, #8]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8003774:	e002      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003776:	bf00      	nop
 8003778:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00b      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003788:	4b81      	ldr	r3, [pc, #516]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800378a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800378e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003798:	497d      	ldr	r1, [pc, #500]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d006      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80d6 	beq.w	8003960 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80037b4:	4b76      	ldr	r3, [pc, #472]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a75      	ldr	r2, [pc, #468]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80037ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80037be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037c0:	f7fe f9fc 	bl	8001bbc <HAL_GetTick>
 80037c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x506>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80037c8:	f7fe f9f8 	bl	8001bbc <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b64      	cmp	r3, #100	; 0x64
 80037d4:	d901      	bls.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x506>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e166      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037da:	4b6d      	ldr	r3, [pc, #436]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d021      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x562>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d11d      	bne.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80037fa:	4b65      	ldr	r3, [pc, #404]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80037fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003800:	0c1b      	lsrs	r3, r3, #16
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003808:	4b61      	ldr	r3, [pc, #388]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800380a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800380e:	0e1b      	lsrs	r3, r3, #24
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	019a      	lsls	r2, r3, #6
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	041b      	lsls	r3, r3, #16
 8003820:	431a      	orrs	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	061b      	lsls	r3, r3, #24
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	071b      	lsls	r3, r3, #28
 800382e:	4958      	ldr	r1, [pc, #352]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003830:	4313      	orrs	r3, r2
 8003832:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x578>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003846:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800384a:	d00a      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x58e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003854:	2b00      	cmp	r3, #0
 8003856:	d02e      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003860:	d129      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003862:	4b4b      	ldr	r3, [pc, #300]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003864:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003868:	0c1b      	lsrs	r3, r3, #16
 800386a:	f003 0303 	and.w	r3, r3, #3
 800386e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003870:	4b47      	ldr	r3, [pc, #284]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003872:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003876:	0f1b      	lsrs	r3, r3, #28
 8003878:	f003 0307 	and.w	r3, r3, #7
 800387c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	019a      	lsls	r2, r3, #6
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	041b      	lsls	r3, r3, #16
 8003888:	431a      	orrs	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	061b      	lsls	r3, r3, #24
 8003890:	431a      	orrs	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	071b      	lsls	r3, r3, #28
 8003896:	493e      	ldr	r1, [pc, #248]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003898:	4313      	orrs	r3, r2
 800389a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800389e:	4b3c      	ldr	r3, [pc, #240]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038a4:	f023 021f 	bic.w	r2, r3, #31
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	3b01      	subs	r3, #1
 80038ae:	4938      	ldr	r1, [pc, #224]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d01d      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038c2:	4b33      	ldr	r3, [pc, #204]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038c8:	0e1b      	lsrs	r3, r3, #24
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80038d0:	4b2f      	ldr	r3, [pc, #188]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038d6:	0f1b      	lsrs	r3, r3, #28
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	019a      	lsls	r2, r3, #6
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	041b      	lsls	r3, r3, #16
 80038ea:	431a      	orrs	r2, r3
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	061b      	lsls	r3, r3, #24
 80038f0:	431a      	orrs	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	071b      	lsls	r3, r3, #28
 80038f6:	4926      	ldr	r1, [pc, #152]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d011      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x65a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	019a      	lsls	r2, r3, #6
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	041b      	lsls	r3, r3, #16
 8003916:	431a      	orrs	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	061b      	lsls	r3, r3, #24
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	071b      	lsls	r3, r3, #28
 8003926:	491a      	ldr	r1, [pc, #104]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003928:	4313      	orrs	r3, r2
 800392a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800392e:	4b18      	ldr	r3, [pc, #96]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a17      	ldr	r2, [pc, #92]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003934:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003938:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800393a:	f7fe f93f 	bl	8001bbc <HAL_GetTick>
 800393e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003940:	e008      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003942:	f7fe f93b 	bl	8001bbc <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	2b64      	cmp	r3, #100	; 0x64
 800394e:	d901      	bls.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e0a9      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003954:	4b0e      	ldr	r3, [pc, #56]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0f0      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x66e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	2b01      	cmp	r3, #1
 8003964:	f040 809f 	bne.w	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003968:	4b09      	ldr	r3, [pc, #36]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a08      	ldr	r2, [pc, #32]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800396e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003972:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003974:	f7fe f922 	bl	8001bbc <HAL_GetTick>
 8003978:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800397a:	e00b      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800397c:	f7fe f91e 	bl	8001bbc <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b64      	cmp	r3, #100	; 0x64
 8003988:	d904      	bls.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e08c      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
 800398e:	bf00      	nop
 8003990:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003994:	4b46      	ldr	r3, [pc, #280]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800399c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039a0:	d0ec      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x6a8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d003      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d009      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x6f6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d02e      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x74c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d12a      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80039ca:	4b39      	ldr	r3, [pc, #228]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d0:	0c1b      	lsrs	r3, r3, #16
 80039d2:	f003 0303 	and.w	r3, r3, #3
 80039d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80039d8:	4b35      	ldr	r3, [pc, #212]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039de:	0f1b      	lsrs	r3, r3, #28
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	019a      	lsls	r2, r3, #6
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	041b      	lsls	r3, r3, #16
 80039f0:	431a      	orrs	r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	061b      	lsls	r3, r3, #24
 80039f8:	431a      	orrs	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	071b      	lsls	r3, r3, #28
 80039fe:	492c      	ldr	r1, [pc, #176]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003a06:	4b2a      	ldr	r3, [pc, #168]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a0c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a14:	3b01      	subs	r3, #1
 8003a16:	021b      	lsls	r3, r3, #8
 8003a18:	4925      	ldr	r1, [pc, #148]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d022      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x79e>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a34:	d11d      	bne.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a36:	4b1e      	ldr	r3, [pc, #120]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3c:	0e1b      	lsrs	r3, r3, #24
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a44:	4b1a      	ldr	r3, [pc, #104]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a4a:	0f1b      	lsrs	r3, r3, #28
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	019a      	lsls	r2, r3, #6
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	041b      	lsls	r3, r3, #16
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	061b      	lsls	r3, r3, #24
 8003a64:	431a      	orrs	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	071b      	lsls	r3, r3, #28
 8003a6a:	4911      	ldr	r1, [pc, #68]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a72:	4b0f      	ldr	r3, [pc, #60]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a0e      	ldr	r2, [pc, #56]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a7e:	f7fe f89d 	bl	8001bbc <HAL_GetTick>
 8003a82:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a84:	e008      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a86:	f7fe f899 	bl	8001bbc <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b64      	cmp	r3, #100	; 0x64
 8003a92:	d901      	bls.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e007      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a98:	4b05      	ldr	r3, [pc, #20]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003aa0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003aa4:	d1ef      	bne.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
      }
    }
  }
  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3720      	adds	r7, #32
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	40023800 	.word	0x40023800

08003ab4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e040      	b.n	8003b48 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d106      	bne.n	8003adc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7fd fe74 	bl	80017c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2224      	movs	r2, #36	; 0x24
 8003ae0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0201 	bic.w	r2, r2, #1
 8003af0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 fa9e 	bl	8004034 <UART_SetConfig>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e022      	b.n	8003b48 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d002      	beq.n	8003b10 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fcf4 	bl	80044f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f042 0201 	orr.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 fd7b 	bl	800463c <UART_CheckIdleState>
 8003b46:	4603      	mov	r3, r0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	d12c      	bne.n	8003bc0 <HAL_UART_Receive_DMA+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <HAL_UART_Receive_DMA+0x22>
 8003b6c:	88fb      	ldrh	r3, [r7, #6]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e025      	b.n	8003bc2 <HAL_UART_Receive_DMA+0x72>
    }

    __HAL_LOCK(huart);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_UART_Receive_DMA+0x34>
 8003b80:	2302      	movs	r3, #2
 8003b82:	e01e      	b.n	8003bc2 <HAL_UART_Receive_DMA+0x72>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d007      	beq.n	8003bb0 <HAL_UART_Receive_DMA+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003bae:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	68b9      	ldr	r1, [r7, #8]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 fe06 	bl	80047c8 <UART_Start_Receive_DMA>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	e000      	b.n	8003bc2 <HAL_UART_Receive_DMA+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003bc0:	2302      	movs	r3, #2
  }
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
	...

08003bcc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003bec:	69fa      	ldr	r2, [r7, #28]
 8003bee:	f640 030f 	movw	r3, #2063	; 0x80f
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d113      	bne.n	8003c24 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	f003 0320 	and.w	r3, r3, #32
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00e      	beq.n	8003c24 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	f003 0320 	and.w	r3, r3, #32
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d009      	beq.n	8003c24 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 81cc 	beq.w	8003fb2 <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	4798      	blx	r3
      }
      return;
 8003c22:	e1c6      	b.n	8003fb2 <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f000 80e3 	beq.w	8003df2 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d105      	bne.n	8003c42 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4ba5      	ldr	r3, [pc, #660]	; (8003ed0 <HAL_UART_IRQHandler+0x304>)
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 80d8 	beq.w	8003df2 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d010      	beq.n	8003c6e <HAL_UART_IRQHandler+0xa2>
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00b      	beq.n	8003c6e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c64:	f043 0201 	orr.w	r2, r3, #1
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d010      	beq.n	8003c9a <HAL_UART_IRQHandler+0xce>
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00b      	beq.n	8003c9a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2202      	movs	r2, #2
 8003c88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c90:	f043 0204 	orr.w	r2, r3, #4
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d010      	beq.n	8003cc6 <HAL_UART_IRQHandler+0xfa>
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00b      	beq.n	8003cc6 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2204      	movs	r2, #4
 8003cb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cbc:	f043 0202 	orr.w	r2, r3, #2
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d015      	beq.n	8003cfc <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	f003 0320 	and.w	r3, r3, #32
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d104      	bne.n	8003ce4 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00b      	beq.n	8003cfc <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2208      	movs	r2, #8
 8003cea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cf2:	f043 0208 	orr.w	r2, r3, #8
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d011      	beq.n	8003d2a <HAL_UART_IRQHandler+0x15e>
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00c      	beq.n	8003d2a <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d20:	f043 0220 	orr.w	r2, r3, #32
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 8140 	beq.w	8003fb6 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	f003 0320 	and.w	r3, r3, #32
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00c      	beq.n	8003d5a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	f003 0320 	and.w	r3, r3, #32
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d007      	beq.n	8003d5a <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d60:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d6c:	2b40      	cmp	r3, #64	; 0x40
 8003d6e:	d004      	beq.n	8003d7a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d031      	beq.n	8003dde <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 fda5 	bl	80048ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d8a:	2b40      	cmp	r3, #64	; 0x40
 8003d8c:	d123      	bne.n	8003dd6 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d9c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d013      	beq.n	8003dce <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003daa:	4a4a      	ldr	r2, [pc, #296]	; (8003ed4 <HAL_UART_IRQHandler+0x308>)
 8003dac:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe f99e 	bl	80020f4 <HAL_DMA_Abort_IT>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d017      	beq.n	8003dee <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003dc8:	4610      	mov	r0, r2
 8003dca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dcc:	e00f      	b.n	8003dee <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f910 	bl	8003ff4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dd4:	e00b      	b.n	8003dee <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f90c 	bl	8003ff4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ddc:	e007      	b.n	8003dee <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 f908 	bl	8003ff4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003dec:	e0e3      	b.n	8003fb6 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dee:	bf00      	nop
    return;
 8003df0:	e0e1      	b.n	8003fb6 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	f040 80a7 	bne.w	8003f4a <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f003 0310 	and.w	r3, r3, #16
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 80a1 	beq.w	8003f4a <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	f003 0310 	and.w	r3, r3, #16
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f000 809b 	beq.w	8003f4a <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2210      	movs	r2, #16
 8003e1a:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e26:	2b40      	cmp	r3, #64	; 0x40
 8003e28:	d156      	bne.n	8003ed8 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8003e34:	893b      	ldrh	r3, [r7, #8]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 80bf 	beq.w	8003fba <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003e42:	893a      	ldrh	r2, [r7, #8]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	f080 80b8 	bcs.w	8003fba <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	893a      	ldrh	r2, [r7, #8]
 8003e4e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e5c:	d02a      	beq.n	8003eb4 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e6c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0201 	bic.w	r2, r2, #1
 8003e7c:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e8c:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2220      	movs	r2, #32
 8003e92:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0210 	bic.w	r2, r2, #16
 8003ea8:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fe f8b0 	bl	8002014 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 f89d 	bl	8004008 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ece:	e074      	b.n	8003fba <HAL_UART_IRQHandler+0x3ee>
 8003ed0:	04000120 	.word	0x04000120
 8003ed4:	08004a71 	.word	0x08004a71
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d063      	beq.n	8003fbe <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8003ef6:	897b      	ldrh	r3, [r7, #10]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d060      	beq.n	8003fbe <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f0a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689a      	ldr	r2, [r3, #8]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 0201 	bic.w	r2, r2, #1
 8003f1a:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2220      	movs	r2, #32
 8003f20:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0210 	bic.w	r2, r2, #16
 8003f3c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f3e:	897b      	ldrh	r3, [r7, #10]
 8003f40:	4619      	mov	r1, r3
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f860 	bl	8004008 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f48:	e039      	b.n	8003fbe <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00d      	beq.n	8003f70 <HAL_UART_IRQHandler+0x3a4>
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d008      	beq.n	8003f70 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003f66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f859 	bl	8004020 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f6e:	e029      	b.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00d      	beq.n	8003f96 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d008      	beq.n	8003f96 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d01a      	beq.n	8003fc2 <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	4798      	blx	r3
    }
    return;
 8003f94:	e015      	b.n	8003fc2 <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d011      	beq.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00c      	beq.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 fd76 	bl	8004a9c <UART_EndTransmit_IT>
    return;
 8003fb0:	e008      	b.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
      return;
 8003fb2:	bf00      	nop
 8003fb4:	e006      	b.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
    return;
 8003fb6:	bf00      	nop
 8003fb8:	e004      	b.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
      return;
 8003fba:	bf00      	nop
 8003fbc:	e002      	b.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
      return;
 8003fbe:	bf00      	nop
 8003fc0:	e000      	b.n	8003fc4 <HAL_UART_IRQHandler+0x3f8>
    return;
 8003fc2:	bf00      	nop
  }

}
 8003fc4:	3720      	adds	r7, #32
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop

08003fcc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b088      	sub	sp, #32
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800403c:	2300      	movs	r3, #0
 800403e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689a      	ldr	r2, [r3, #8]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	431a      	orrs	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	4313      	orrs	r3, r2
 8004056:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	4ba7      	ldr	r3, [pc, #668]	; (80042fc <UART_SetConfig+0x2c8>)
 8004060:	4013      	ands	r3, r2
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	6812      	ldr	r2, [r2, #0]
 8004066:	6979      	ldr	r1, [r7, #20]
 8004068:	430b      	orrs	r3, r1
 800406a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68da      	ldr	r2, [r3, #12]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a1b      	ldr	r3, [r3, #32]
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	4313      	orrs	r3, r2
 8004090:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a95      	ldr	r2, [pc, #596]	; (8004300 <UART_SetConfig+0x2cc>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d120      	bne.n	80040f2 <UART_SetConfig+0xbe>
 80040b0:	4b94      	ldr	r3, [pc, #592]	; (8004304 <UART_SetConfig+0x2d0>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b6:	f003 0303 	and.w	r3, r3, #3
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d816      	bhi.n	80040ec <UART_SetConfig+0xb8>
 80040be:	a201      	add	r2, pc, #4	; (adr r2, 80040c4 <UART_SetConfig+0x90>)
 80040c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c4:	080040d5 	.word	0x080040d5
 80040c8:	080040e1 	.word	0x080040e1
 80040cc:	080040db 	.word	0x080040db
 80040d0:	080040e7 	.word	0x080040e7
 80040d4:	2301      	movs	r3, #1
 80040d6:	77fb      	strb	r3, [r7, #31]
 80040d8:	e14f      	b.n	800437a <UART_SetConfig+0x346>
 80040da:	2302      	movs	r3, #2
 80040dc:	77fb      	strb	r3, [r7, #31]
 80040de:	e14c      	b.n	800437a <UART_SetConfig+0x346>
 80040e0:	2304      	movs	r3, #4
 80040e2:	77fb      	strb	r3, [r7, #31]
 80040e4:	e149      	b.n	800437a <UART_SetConfig+0x346>
 80040e6:	2308      	movs	r3, #8
 80040e8:	77fb      	strb	r3, [r7, #31]
 80040ea:	e146      	b.n	800437a <UART_SetConfig+0x346>
 80040ec:	2310      	movs	r3, #16
 80040ee:	77fb      	strb	r3, [r7, #31]
 80040f0:	e143      	b.n	800437a <UART_SetConfig+0x346>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a84      	ldr	r2, [pc, #528]	; (8004308 <UART_SetConfig+0x2d4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d132      	bne.n	8004162 <UART_SetConfig+0x12e>
 80040fc:	4b81      	ldr	r3, [pc, #516]	; (8004304 <UART_SetConfig+0x2d0>)
 80040fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004102:	f003 030c 	and.w	r3, r3, #12
 8004106:	2b0c      	cmp	r3, #12
 8004108:	d828      	bhi.n	800415c <UART_SetConfig+0x128>
 800410a:	a201      	add	r2, pc, #4	; (adr r2, 8004110 <UART_SetConfig+0xdc>)
 800410c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004110:	08004145 	.word	0x08004145
 8004114:	0800415d 	.word	0x0800415d
 8004118:	0800415d 	.word	0x0800415d
 800411c:	0800415d 	.word	0x0800415d
 8004120:	08004151 	.word	0x08004151
 8004124:	0800415d 	.word	0x0800415d
 8004128:	0800415d 	.word	0x0800415d
 800412c:	0800415d 	.word	0x0800415d
 8004130:	0800414b 	.word	0x0800414b
 8004134:	0800415d 	.word	0x0800415d
 8004138:	0800415d 	.word	0x0800415d
 800413c:	0800415d 	.word	0x0800415d
 8004140:	08004157 	.word	0x08004157
 8004144:	2300      	movs	r3, #0
 8004146:	77fb      	strb	r3, [r7, #31]
 8004148:	e117      	b.n	800437a <UART_SetConfig+0x346>
 800414a:	2302      	movs	r3, #2
 800414c:	77fb      	strb	r3, [r7, #31]
 800414e:	e114      	b.n	800437a <UART_SetConfig+0x346>
 8004150:	2304      	movs	r3, #4
 8004152:	77fb      	strb	r3, [r7, #31]
 8004154:	e111      	b.n	800437a <UART_SetConfig+0x346>
 8004156:	2308      	movs	r3, #8
 8004158:	77fb      	strb	r3, [r7, #31]
 800415a:	e10e      	b.n	800437a <UART_SetConfig+0x346>
 800415c:	2310      	movs	r3, #16
 800415e:	77fb      	strb	r3, [r7, #31]
 8004160:	e10b      	b.n	800437a <UART_SetConfig+0x346>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a69      	ldr	r2, [pc, #420]	; (800430c <UART_SetConfig+0x2d8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d120      	bne.n	80041ae <UART_SetConfig+0x17a>
 800416c:	4b65      	ldr	r3, [pc, #404]	; (8004304 <UART_SetConfig+0x2d0>)
 800416e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004172:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004176:	2b30      	cmp	r3, #48	; 0x30
 8004178:	d013      	beq.n	80041a2 <UART_SetConfig+0x16e>
 800417a:	2b30      	cmp	r3, #48	; 0x30
 800417c:	d814      	bhi.n	80041a8 <UART_SetConfig+0x174>
 800417e:	2b20      	cmp	r3, #32
 8004180:	d009      	beq.n	8004196 <UART_SetConfig+0x162>
 8004182:	2b20      	cmp	r3, #32
 8004184:	d810      	bhi.n	80041a8 <UART_SetConfig+0x174>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <UART_SetConfig+0x15c>
 800418a:	2b10      	cmp	r3, #16
 800418c:	d006      	beq.n	800419c <UART_SetConfig+0x168>
 800418e:	e00b      	b.n	80041a8 <UART_SetConfig+0x174>
 8004190:	2300      	movs	r3, #0
 8004192:	77fb      	strb	r3, [r7, #31]
 8004194:	e0f1      	b.n	800437a <UART_SetConfig+0x346>
 8004196:	2302      	movs	r3, #2
 8004198:	77fb      	strb	r3, [r7, #31]
 800419a:	e0ee      	b.n	800437a <UART_SetConfig+0x346>
 800419c:	2304      	movs	r3, #4
 800419e:	77fb      	strb	r3, [r7, #31]
 80041a0:	e0eb      	b.n	800437a <UART_SetConfig+0x346>
 80041a2:	2308      	movs	r3, #8
 80041a4:	77fb      	strb	r3, [r7, #31]
 80041a6:	e0e8      	b.n	800437a <UART_SetConfig+0x346>
 80041a8:	2310      	movs	r3, #16
 80041aa:	77fb      	strb	r3, [r7, #31]
 80041ac:	e0e5      	b.n	800437a <UART_SetConfig+0x346>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a57      	ldr	r2, [pc, #348]	; (8004310 <UART_SetConfig+0x2dc>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d120      	bne.n	80041fa <UART_SetConfig+0x1c6>
 80041b8:	4b52      	ldr	r3, [pc, #328]	; (8004304 <UART_SetConfig+0x2d0>)
 80041ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80041c2:	2bc0      	cmp	r3, #192	; 0xc0
 80041c4:	d013      	beq.n	80041ee <UART_SetConfig+0x1ba>
 80041c6:	2bc0      	cmp	r3, #192	; 0xc0
 80041c8:	d814      	bhi.n	80041f4 <UART_SetConfig+0x1c0>
 80041ca:	2b80      	cmp	r3, #128	; 0x80
 80041cc:	d009      	beq.n	80041e2 <UART_SetConfig+0x1ae>
 80041ce:	2b80      	cmp	r3, #128	; 0x80
 80041d0:	d810      	bhi.n	80041f4 <UART_SetConfig+0x1c0>
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <UART_SetConfig+0x1a8>
 80041d6:	2b40      	cmp	r3, #64	; 0x40
 80041d8:	d006      	beq.n	80041e8 <UART_SetConfig+0x1b4>
 80041da:	e00b      	b.n	80041f4 <UART_SetConfig+0x1c0>
 80041dc:	2300      	movs	r3, #0
 80041de:	77fb      	strb	r3, [r7, #31]
 80041e0:	e0cb      	b.n	800437a <UART_SetConfig+0x346>
 80041e2:	2302      	movs	r3, #2
 80041e4:	77fb      	strb	r3, [r7, #31]
 80041e6:	e0c8      	b.n	800437a <UART_SetConfig+0x346>
 80041e8:	2304      	movs	r3, #4
 80041ea:	77fb      	strb	r3, [r7, #31]
 80041ec:	e0c5      	b.n	800437a <UART_SetConfig+0x346>
 80041ee:	2308      	movs	r3, #8
 80041f0:	77fb      	strb	r3, [r7, #31]
 80041f2:	e0c2      	b.n	800437a <UART_SetConfig+0x346>
 80041f4:	2310      	movs	r3, #16
 80041f6:	77fb      	strb	r3, [r7, #31]
 80041f8:	e0bf      	b.n	800437a <UART_SetConfig+0x346>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a45      	ldr	r2, [pc, #276]	; (8004314 <UART_SetConfig+0x2e0>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d125      	bne.n	8004250 <UART_SetConfig+0x21c>
 8004204:	4b3f      	ldr	r3, [pc, #252]	; (8004304 <UART_SetConfig+0x2d0>)
 8004206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800420a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800420e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004212:	d017      	beq.n	8004244 <UART_SetConfig+0x210>
 8004214:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004218:	d817      	bhi.n	800424a <UART_SetConfig+0x216>
 800421a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800421e:	d00b      	beq.n	8004238 <UART_SetConfig+0x204>
 8004220:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004224:	d811      	bhi.n	800424a <UART_SetConfig+0x216>
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <UART_SetConfig+0x1fe>
 800422a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800422e:	d006      	beq.n	800423e <UART_SetConfig+0x20a>
 8004230:	e00b      	b.n	800424a <UART_SetConfig+0x216>
 8004232:	2300      	movs	r3, #0
 8004234:	77fb      	strb	r3, [r7, #31]
 8004236:	e0a0      	b.n	800437a <UART_SetConfig+0x346>
 8004238:	2302      	movs	r3, #2
 800423a:	77fb      	strb	r3, [r7, #31]
 800423c:	e09d      	b.n	800437a <UART_SetConfig+0x346>
 800423e:	2304      	movs	r3, #4
 8004240:	77fb      	strb	r3, [r7, #31]
 8004242:	e09a      	b.n	800437a <UART_SetConfig+0x346>
 8004244:	2308      	movs	r3, #8
 8004246:	77fb      	strb	r3, [r7, #31]
 8004248:	e097      	b.n	800437a <UART_SetConfig+0x346>
 800424a:	2310      	movs	r3, #16
 800424c:	77fb      	strb	r3, [r7, #31]
 800424e:	e094      	b.n	800437a <UART_SetConfig+0x346>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a30      	ldr	r2, [pc, #192]	; (8004318 <UART_SetConfig+0x2e4>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d125      	bne.n	80042a6 <UART_SetConfig+0x272>
 800425a:	4b2a      	ldr	r3, [pc, #168]	; (8004304 <UART_SetConfig+0x2d0>)
 800425c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004260:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004264:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004268:	d017      	beq.n	800429a <UART_SetConfig+0x266>
 800426a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800426e:	d817      	bhi.n	80042a0 <UART_SetConfig+0x26c>
 8004270:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004274:	d00b      	beq.n	800428e <UART_SetConfig+0x25a>
 8004276:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800427a:	d811      	bhi.n	80042a0 <UART_SetConfig+0x26c>
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <UART_SetConfig+0x254>
 8004280:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004284:	d006      	beq.n	8004294 <UART_SetConfig+0x260>
 8004286:	e00b      	b.n	80042a0 <UART_SetConfig+0x26c>
 8004288:	2301      	movs	r3, #1
 800428a:	77fb      	strb	r3, [r7, #31]
 800428c:	e075      	b.n	800437a <UART_SetConfig+0x346>
 800428e:	2302      	movs	r3, #2
 8004290:	77fb      	strb	r3, [r7, #31]
 8004292:	e072      	b.n	800437a <UART_SetConfig+0x346>
 8004294:	2304      	movs	r3, #4
 8004296:	77fb      	strb	r3, [r7, #31]
 8004298:	e06f      	b.n	800437a <UART_SetConfig+0x346>
 800429a:	2308      	movs	r3, #8
 800429c:	77fb      	strb	r3, [r7, #31]
 800429e:	e06c      	b.n	800437a <UART_SetConfig+0x346>
 80042a0:	2310      	movs	r3, #16
 80042a2:	77fb      	strb	r3, [r7, #31]
 80042a4:	e069      	b.n	800437a <UART_SetConfig+0x346>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a1c      	ldr	r2, [pc, #112]	; (800431c <UART_SetConfig+0x2e8>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d137      	bne.n	8004320 <UART_SetConfig+0x2ec>
 80042b0:	4b14      	ldr	r3, [pc, #80]	; (8004304 <UART_SetConfig+0x2d0>)
 80042b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042b6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80042ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80042be:	d017      	beq.n	80042f0 <UART_SetConfig+0x2bc>
 80042c0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80042c4:	d817      	bhi.n	80042f6 <UART_SetConfig+0x2c2>
 80042c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042ca:	d00b      	beq.n	80042e4 <UART_SetConfig+0x2b0>
 80042cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042d0:	d811      	bhi.n	80042f6 <UART_SetConfig+0x2c2>
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <UART_SetConfig+0x2aa>
 80042d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042da:	d006      	beq.n	80042ea <UART_SetConfig+0x2b6>
 80042dc:	e00b      	b.n	80042f6 <UART_SetConfig+0x2c2>
 80042de:	2300      	movs	r3, #0
 80042e0:	77fb      	strb	r3, [r7, #31]
 80042e2:	e04a      	b.n	800437a <UART_SetConfig+0x346>
 80042e4:	2302      	movs	r3, #2
 80042e6:	77fb      	strb	r3, [r7, #31]
 80042e8:	e047      	b.n	800437a <UART_SetConfig+0x346>
 80042ea:	2304      	movs	r3, #4
 80042ec:	77fb      	strb	r3, [r7, #31]
 80042ee:	e044      	b.n	800437a <UART_SetConfig+0x346>
 80042f0:	2308      	movs	r3, #8
 80042f2:	77fb      	strb	r3, [r7, #31]
 80042f4:	e041      	b.n	800437a <UART_SetConfig+0x346>
 80042f6:	2310      	movs	r3, #16
 80042f8:	77fb      	strb	r3, [r7, #31]
 80042fa:	e03e      	b.n	800437a <UART_SetConfig+0x346>
 80042fc:	efff69f3 	.word	0xefff69f3
 8004300:	40011000 	.word	0x40011000
 8004304:	40023800 	.word	0x40023800
 8004308:	40004400 	.word	0x40004400
 800430c:	40004800 	.word	0x40004800
 8004310:	40004c00 	.word	0x40004c00
 8004314:	40005000 	.word	0x40005000
 8004318:	40011400 	.word	0x40011400
 800431c:	40007800 	.word	0x40007800
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a71      	ldr	r2, [pc, #452]	; (80044ec <UART_SetConfig+0x4b8>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d125      	bne.n	8004376 <UART_SetConfig+0x342>
 800432a:	4b71      	ldr	r3, [pc, #452]	; (80044f0 <UART_SetConfig+0x4bc>)
 800432c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004330:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004334:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004338:	d017      	beq.n	800436a <UART_SetConfig+0x336>
 800433a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800433e:	d817      	bhi.n	8004370 <UART_SetConfig+0x33c>
 8004340:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004344:	d00b      	beq.n	800435e <UART_SetConfig+0x32a>
 8004346:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800434a:	d811      	bhi.n	8004370 <UART_SetConfig+0x33c>
 800434c:	2b00      	cmp	r3, #0
 800434e:	d003      	beq.n	8004358 <UART_SetConfig+0x324>
 8004350:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004354:	d006      	beq.n	8004364 <UART_SetConfig+0x330>
 8004356:	e00b      	b.n	8004370 <UART_SetConfig+0x33c>
 8004358:	2300      	movs	r3, #0
 800435a:	77fb      	strb	r3, [r7, #31]
 800435c:	e00d      	b.n	800437a <UART_SetConfig+0x346>
 800435e:	2302      	movs	r3, #2
 8004360:	77fb      	strb	r3, [r7, #31]
 8004362:	e00a      	b.n	800437a <UART_SetConfig+0x346>
 8004364:	2304      	movs	r3, #4
 8004366:	77fb      	strb	r3, [r7, #31]
 8004368:	e007      	b.n	800437a <UART_SetConfig+0x346>
 800436a:	2308      	movs	r3, #8
 800436c:	77fb      	strb	r3, [r7, #31]
 800436e:	e004      	b.n	800437a <UART_SetConfig+0x346>
 8004370:	2310      	movs	r3, #16
 8004372:	77fb      	strb	r3, [r7, #31]
 8004374:	e001      	b.n	800437a <UART_SetConfig+0x346>
 8004376:	2310      	movs	r3, #16
 8004378:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004382:	d15b      	bne.n	800443c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004384:	7ffb      	ldrb	r3, [r7, #31]
 8004386:	2b08      	cmp	r3, #8
 8004388:	d827      	bhi.n	80043da <UART_SetConfig+0x3a6>
 800438a:	a201      	add	r2, pc, #4	; (adr r2, 8004390 <UART_SetConfig+0x35c>)
 800438c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004390:	080043b5 	.word	0x080043b5
 8004394:	080043bd 	.word	0x080043bd
 8004398:	080043c5 	.word	0x080043c5
 800439c:	080043db 	.word	0x080043db
 80043a0:	080043cb 	.word	0x080043cb
 80043a4:	080043db 	.word	0x080043db
 80043a8:	080043db 	.word	0x080043db
 80043ac:	080043db 	.word	0x080043db
 80043b0:	080043d3 	.word	0x080043d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043b4:	f7fe ff66 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 80043b8:	61b8      	str	r0, [r7, #24]
        break;
 80043ba:	e013      	b.n	80043e4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043bc:	f7fe ff76 	bl	80032ac <HAL_RCC_GetPCLK2Freq>
 80043c0:	61b8      	str	r0, [r7, #24]
        break;
 80043c2:	e00f      	b.n	80043e4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043c4:	4b4b      	ldr	r3, [pc, #300]	; (80044f4 <UART_SetConfig+0x4c0>)
 80043c6:	61bb      	str	r3, [r7, #24]
        break;
 80043c8:	e00c      	b.n	80043e4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043ca:	f7fe fe99 	bl	8003100 <HAL_RCC_GetSysClockFreq>
 80043ce:	61b8      	str	r0, [r7, #24]
        break;
 80043d0:	e008      	b.n	80043e4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043d6:	61bb      	str	r3, [r7, #24]
        break;
 80043d8:	e004      	b.n	80043e4 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	77bb      	strb	r3, [r7, #30]
        break;
 80043e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d074      	beq.n	80044d4 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	005a      	lsls	r2, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	085b      	lsrs	r3, r3, #1
 80043f4:	441a      	add	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80043fe:	b29b      	uxth	r3, r3
 8004400:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	2b0f      	cmp	r3, #15
 8004406:	d916      	bls.n	8004436 <UART_SetConfig+0x402>
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800440e:	d212      	bcs.n	8004436 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	b29b      	uxth	r3, r3
 8004414:	f023 030f 	bic.w	r3, r3, #15
 8004418:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	b29b      	uxth	r3, r3
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	b29a      	uxth	r2, r3
 8004426:	89fb      	ldrh	r3, [r7, #14]
 8004428:	4313      	orrs	r3, r2
 800442a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	89fa      	ldrh	r2, [r7, #14]
 8004432:	60da      	str	r2, [r3, #12]
 8004434:	e04e      	b.n	80044d4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	77bb      	strb	r3, [r7, #30]
 800443a:	e04b      	b.n	80044d4 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800443c:	7ffb      	ldrb	r3, [r7, #31]
 800443e:	2b08      	cmp	r3, #8
 8004440:	d827      	bhi.n	8004492 <UART_SetConfig+0x45e>
 8004442:	a201      	add	r2, pc, #4	; (adr r2, 8004448 <UART_SetConfig+0x414>)
 8004444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004448:	0800446d 	.word	0x0800446d
 800444c:	08004475 	.word	0x08004475
 8004450:	0800447d 	.word	0x0800447d
 8004454:	08004493 	.word	0x08004493
 8004458:	08004483 	.word	0x08004483
 800445c:	08004493 	.word	0x08004493
 8004460:	08004493 	.word	0x08004493
 8004464:	08004493 	.word	0x08004493
 8004468:	0800448b 	.word	0x0800448b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800446c:	f7fe ff0a 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 8004470:	61b8      	str	r0, [r7, #24]
        break;
 8004472:	e013      	b.n	800449c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004474:	f7fe ff1a 	bl	80032ac <HAL_RCC_GetPCLK2Freq>
 8004478:	61b8      	str	r0, [r7, #24]
        break;
 800447a:	e00f      	b.n	800449c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800447c:	4b1d      	ldr	r3, [pc, #116]	; (80044f4 <UART_SetConfig+0x4c0>)
 800447e:	61bb      	str	r3, [r7, #24]
        break;
 8004480:	e00c      	b.n	800449c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004482:	f7fe fe3d 	bl	8003100 <HAL_RCC_GetSysClockFreq>
 8004486:	61b8      	str	r0, [r7, #24]
        break;
 8004488:	e008      	b.n	800449c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800448a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800448e:	61bb      	str	r3, [r7, #24]
        break;
 8004490:	e004      	b.n	800449c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8004492:	2300      	movs	r3, #0
 8004494:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	77bb      	strb	r3, [r7, #30]
        break;
 800449a:	bf00      	nop
    }

    if (pclk != 0U)
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d018      	beq.n	80044d4 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	085a      	lsrs	r2, r3, #1
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	441a      	add	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	2b0f      	cmp	r3, #15
 80044bc:	d908      	bls.n	80044d0 <UART_SetConfig+0x49c>
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044c4:	d204      	bcs.n	80044d0 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	e001      	b.n	80044d4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80044e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3720      	adds	r7, #32
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	40007c00 	.word	0x40007c00
 80044f0:	40023800 	.word	0x40023800
 80044f4:	00f42400 	.word	0x00f42400

080044f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00a      	beq.n	8004522 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	430a      	orrs	r2, r1
 8004520:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00a      	beq.n	8004544 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00a      	beq.n	8004566 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	f003 0308 	and.w	r3, r3, #8
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	430a      	orrs	r2, r1
 8004586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	f003 0310 	and.w	r3, r3, #16
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ae:	f003 0320 	and.w	r3, r3, #32
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01a      	beq.n	800460e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045f6:	d10a      	bne.n	800460e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00a      	beq.n	8004630 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	430a      	orrs	r2, r1
 800462e:	605a      	str	r2, [r3, #4]
  }
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af02      	add	r7, sp, #8
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800464c:	f7fd fab6 	bl	8001bbc <HAL_GetTick>
 8004650:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b08      	cmp	r3, #8
 800465e:	d10e      	bne.n	800467e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004660:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004664:	9300      	str	r3, [sp, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f82d 	bl	80046ce <UART_WaitOnFlagUntilTimeout>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e023      	b.n	80046c6 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0304 	and.w	r3, r3, #4
 8004688:	2b04      	cmp	r3, #4
 800468a:	d10e      	bne.n	80046aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800468c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f817 	bl	80046ce <UART_WaitOnFlagUntilTimeout>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e00d      	b.n	80046c6 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2220      	movs	r2, #32
 80046ae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2220      	movs	r2, #32
 80046b4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b084      	sub	sp, #16
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	60f8      	str	r0, [r7, #12]
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	603b      	str	r3, [r7, #0]
 80046da:	4613      	mov	r3, r2
 80046dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046de:	e05e      	b.n	800479e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046e6:	d05a      	beq.n	800479e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046e8:	f7fd fa68 	bl	8001bbc <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d302      	bcc.n	80046fe <UART_WaitOnFlagUntilTimeout+0x30>
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d11b      	bne.n	8004736 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800470c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0201 	bic.w	r2, r2, #1
 800471c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2220      	movs	r2, #32
 8004722:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2220      	movs	r2, #32
 8004728:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e043      	b.n	80047be <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b00      	cmp	r3, #0
 8004742:	d02c      	beq.n	800479e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800474e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004752:	d124      	bne.n	800479e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800475c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800476c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	689a      	ldr	r2, [r3, #8]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f022 0201 	bic.w	r2, r2, #1
 800477c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2220      	movs	r2, #32
 8004782:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2220      	movs	r2, #32
 8004788:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2220      	movs	r2, #32
 800478e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e00f      	b.n	80047be <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	69da      	ldr	r2, [r3, #28]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	4013      	ands	r3, r2
 80047a8:	68ba      	ldr	r2, [r7, #8]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	bf0c      	ite	eq
 80047ae:	2301      	moveq	r3, #1
 80047b0:	2300      	movne	r3, #0
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	461a      	mov	r2, r3
 80047b6:	79fb      	ldrb	r3, [r7, #7]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d091      	beq.n	80046e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
	...

080047c8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	4613      	mov	r3, r2
 80047d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	88fa      	ldrh	r2, [r7, #6]
 80047e0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2222      	movs	r2, #34	; 0x22
 80047f0:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d02b      	beq.n	8004852 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047fe:	4a25      	ldr	r2, [pc, #148]	; (8004894 <UART_Start_Receive_DMA+0xcc>)
 8004800:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004806:	4a24      	ldr	r2, [pc, #144]	; (8004898 <UART_Start_Receive_DMA+0xd0>)
 8004808:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800480e:	4a23      	ldr	r2, [pc, #140]	; (800489c <UART_Start_Receive_DMA+0xd4>)
 8004810:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004816:	2200      	movs	r2, #0
 8004818:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3324      	adds	r3, #36	; 0x24
 8004824:	4619      	mov	r1, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482a:	461a      	mov	r2, r3
 800482c:	88fb      	ldrh	r3, [r7, #6]
 800482e:	f7fd fb91 	bl	8001f54 <HAL_DMA_Start_IT>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00c      	beq.n	8004852 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2210      	movs	r2, #16
 800483c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2220      	movs	r2, #32
 800484c:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e01c      	b.n	800488c <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004868:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f042 0201 	orr.w	r2, r2, #1
 8004878:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004888:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	08004929 	.word	0x08004929
 8004898:	080049bd 	.word	0x080049bd
 800489c:	080049f5 	.word	0x080049f5

080048a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80048b6:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2220      	movs	r2, #32
 80048bc:	679a      	str	r2, [r3, #120]	; 0x78
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80048e0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689a      	ldr	r2, [r3, #8]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f022 0201 	bic.w	r2, r2, #1
 80048f0:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d107      	bne.n	800490a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0210 	bic.w	r2, r2, #16
 8004908:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2220      	movs	r2, #32
 800490e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800491c:	bf00      	nop
 800491e:	370c      	adds	r7, #12
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004934:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800493e:	d02a      	beq.n	8004996 <UART_DMAReceiveCplt+0x6e>
  {
    huart->RxXferCount = 0U;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004956:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689a      	ldr	r2, [r3, #8]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0201 	bic.w	r2, r2, #1
 8004966:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004976:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2220      	movs	r2, #32
 800497c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004982:	2b01      	cmp	r3, #1
 8004984:	d107      	bne.n	8004996 <UART_DMAReceiveCplt+0x6e>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0210 	bic.w	r2, r2, #16
 8004994:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800499a:	2b01      	cmp	r3, #1
 800499c:	d107      	bne.n	80049ae <UART_DMAReceiveCplt+0x86>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80049a4:	4619      	mov	r1, r3
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f7ff fb2e 	bl	8004008 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049ac:	e002      	b.n	80049b4 <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f7fb fe1c 	bl	80005ec <HAL_UART_RxCpltCallback>
}
 80049b4:	bf00      	nop
 80049b6:	3710      	adds	r7, #16
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d109      	bne.n	80049e6 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80049d8:	085b      	lsrs	r3, r3, #1
 80049da:	b29b      	uxth	r3, r3
 80049dc:	4619      	mov	r1, r3
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f7ff fb12 	bl	8004008 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049e4:	e002      	b.n	80049ec <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7ff fafa 	bl	8003fe0 <HAL_UART_RxHalfCpltCallback>
}
 80049ec:	bf00      	nop
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a00:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a06:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a0c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a18:	2b80      	cmp	r3, #128	; 0x80
 8004a1a:	d109      	bne.n	8004a30 <UART_DMAError+0x3c>
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	2b21      	cmp	r3, #33	; 0x21
 8004a20:	d106      	bne.n	8004a30 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004a2a:	6978      	ldr	r0, [r7, #20]
 8004a2c:	f7ff ff38 	bl	80048a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3a:	2b40      	cmp	r3, #64	; 0x40
 8004a3c:	d109      	bne.n	8004a52 <UART_DMAError+0x5e>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2b22      	cmp	r3, #34	; 0x22
 8004a42:	d106      	bne.n	8004a52 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004a4c:	6978      	ldr	r0, [r7, #20]
 8004a4e:	f7ff ff3c 	bl	80048ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a58:	f043 0210 	orr.w	r2, r3, #16
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a62:	6978      	ldr	r0, [r7, #20]
 8004a64:	f7ff fac6 	bl	8003ff4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a68:	bf00      	nop
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f7ff fab0 	bl	8003ff4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a94:	bf00      	nop
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ab2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff fa83 	bl	8003fcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ac6:	bf00      	nop
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <_Znwj>:
 8004ace:	2801      	cmp	r0, #1
 8004ad0:	bf38      	it	cc
 8004ad2:	2001      	movcc	r0, #1
 8004ad4:	b510      	push	{r4, lr}
 8004ad6:	4604      	mov	r4, r0
 8004ad8:	4620      	mov	r0, r4
 8004ada:	f000 f859 	bl	8004b90 <malloc>
 8004ade:	b930      	cbnz	r0, 8004aee <_Znwj+0x20>
 8004ae0:	f000 f81c 	bl	8004b1c <_ZSt15get_new_handlerv>
 8004ae4:	b908      	cbnz	r0, 8004aea <_Znwj+0x1c>
 8004ae6:	f000 f821 	bl	8004b2c <abort>
 8004aea:	4780      	blx	r0
 8004aec:	e7f4      	b.n	8004ad8 <_Znwj+0xa>
 8004aee:	bd10      	pop	{r4, pc}

08004af0 <__cxa_pure_virtual>:
 8004af0:	b508      	push	{r3, lr}
 8004af2:	f000 f80d 	bl	8004b10 <_ZSt9terminatev>

08004af6 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8004af6:	b508      	push	{r3, lr}
 8004af8:	4780      	blx	r0
 8004afa:	f000 f817 	bl	8004b2c <abort>
	...

08004b00 <_ZSt13get_terminatev>:
 8004b00:	4b02      	ldr	r3, [pc, #8]	; (8004b0c <_ZSt13get_terminatev+0xc>)
 8004b02:	6818      	ldr	r0, [r3, #0]
 8004b04:	f3bf 8f5b 	dmb	ish
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	20000010 	.word	0x20000010

08004b10 <_ZSt9terminatev>:
 8004b10:	b508      	push	{r3, lr}
 8004b12:	f7ff fff5 	bl	8004b00 <_ZSt13get_terminatev>
 8004b16:	f7ff ffee 	bl	8004af6 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08004b1c <_ZSt15get_new_handlerv>:
 8004b1c:	4b02      	ldr	r3, [pc, #8]	; (8004b28 <_ZSt15get_new_handlerv+0xc>)
 8004b1e:	6818      	ldr	r0, [r3, #0]
 8004b20:	f3bf 8f5b 	dmb	ish
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	20000224 	.word	0x20000224

08004b2c <abort>:
 8004b2c:	b508      	push	{r3, lr}
 8004b2e:	2006      	movs	r0, #6
 8004b30:	f000 f8de 	bl	8004cf0 <raise>
 8004b34:	2001      	movs	r0, #1
 8004b36:	f7fc ff75 	bl	8001a24 <_exit>
	...

08004b3c <__errno>:
 8004b3c:	4b01      	ldr	r3, [pc, #4]	; (8004b44 <__errno+0x8>)
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	20000014 	.word	0x20000014

08004b48 <__libc_init_array>:
 8004b48:	b570      	push	{r4, r5, r6, lr}
 8004b4a:	4d0d      	ldr	r5, [pc, #52]	; (8004b80 <__libc_init_array+0x38>)
 8004b4c:	4c0d      	ldr	r4, [pc, #52]	; (8004b84 <__libc_init_array+0x3c>)
 8004b4e:	1b64      	subs	r4, r4, r5
 8004b50:	10a4      	asrs	r4, r4, #2
 8004b52:	2600      	movs	r6, #0
 8004b54:	42a6      	cmp	r6, r4
 8004b56:	d109      	bne.n	8004b6c <__libc_init_array+0x24>
 8004b58:	4d0b      	ldr	r5, [pc, #44]	; (8004b88 <__libc_init_array+0x40>)
 8004b5a:	4c0c      	ldr	r4, [pc, #48]	; (8004b8c <__libc_init_array+0x44>)
 8004b5c:	f000 f904 	bl	8004d68 <_init>
 8004b60:	1b64      	subs	r4, r4, r5
 8004b62:	10a4      	asrs	r4, r4, #2
 8004b64:	2600      	movs	r6, #0
 8004b66:	42a6      	cmp	r6, r4
 8004b68:	d105      	bne.n	8004b76 <__libc_init_array+0x2e>
 8004b6a:	bd70      	pop	{r4, r5, r6, pc}
 8004b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b70:	4798      	blx	r3
 8004b72:	3601      	adds	r6, #1
 8004b74:	e7ee      	b.n	8004b54 <__libc_init_array+0xc>
 8004b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b7a:	4798      	blx	r3
 8004b7c:	3601      	adds	r6, #1
 8004b7e:	e7f2      	b.n	8004b66 <__libc_init_array+0x1e>
 8004b80:	08004dd0 	.word	0x08004dd0
 8004b84:	08004dd0 	.word	0x08004dd0
 8004b88:	08004dd0 	.word	0x08004dd0
 8004b8c:	08004dd4 	.word	0x08004dd4

08004b90 <malloc>:
 8004b90:	4b02      	ldr	r3, [pc, #8]	; (8004b9c <malloc+0xc>)
 8004b92:	4601      	mov	r1, r0
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	f000 b819 	b.w	8004bcc <_malloc_r>
 8004b9a:	bf00      	nop
 8004b9c:	20000014 	.word	0x20000014

08004ba0 <memcpy>:
 8004ba0:	440a      	add	r2, r1
 8004ba2:	4291      	cmp	r1, r2
 8004ba4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004ba8:	d100      	bne.n	8004bac <memcpy+0xc>
 8004baa:	4770      	bx	lr
 8004bac:	b510      	push	{r4, lr}
 8004bae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bb6:	4291      	cmp	r1, r2
 8004bb8:	d1f9      	bne.n	8004bae <memcpy+0xe>
 8004bba:	bd10      	pop	{r4, pc}

08004bbc <memset>:
 8004bbc:	4402      	add	r2, r0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d100      	bne.n	8004bc6 <memset+0xa>
 8004bc4:	4770      	bx	lr
 8004bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bca:	e7f9      	b.n	8004bc0 <memset+0x4>

08004bcc <_malloc_r>:
 8004bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bce:	1ccd      	adds	r5, r1, #3
 8004bd0:	f025 0503 	bic.w	r5, r5, #3
 8004bd4:	3508      	adds	r5, #8
 8004bd6:	2d0c      	cmp	r5, #12
 8004bd8:	bf38      	it	cc
 8004bda:	250c      	movcc	r5, #12
 8004bdc:	2d00      	cmp	r5, #0
 8004bde:	4606      	mov	r6, r0
 8004be0:	db01      	blt.n	8004be6 <_malloc_r+0x1a>
 8004be2:	42a9      	cmp	r1, r5
 8004be4:	d903      	bls.n	8004bee <_malloc_r+0x22>
 8004be6:	230c      	movs	r3, #12
 8004be8:	6033      	str	r3, [r6, #0]
 8004bea:	2000      	movs	r0, #0
 8004bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bee:	f000 f8ad 	bl	8004d4c <__malloc_lock>
 8004bf2:	4921      	ldr	r1, [pc, #132]	; (8004c78 <_malloc_r+0xac>)
 8004bf4:	680a      	ldr	r2, [r1, #0]
 8004bf6:	4614      	mov	r4, r2
 8004bf8:	b99c      	cbnz	r4, 8004c22 <_malloc_r+0x56>
 8004bfa:	4f20      	ldr	r7, [pc, #128]	; (8004c7c <_malloc_r+0xb0>)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	b923      	cbnz	r3, 8004c0a <_malloc_r+0x3e>
 8004c00:	4621      	mov	r1, r4
 8004c02:	4630      	mov	r0, r6
 8004c04:	f000 f83c 	bl	8004c80 <_sbrk_r>
 8004c08:	6038      	str	r0, [r7, #0]
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	4630      	mov	r0, r6
 8004c0e:	f000 f837 	bl	8004c80 <_sbrk_r>
 8004c12:	1c43      	adds	r3, r0, #1
 8004c14:	d123      	bne.n	8004c5e <_malloc_r+0x92>
 8004c16:	230c      	movs	r3, #12
 8004c18:	6033      	str	r3, [r6, #0]
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	f000 f89c 	bl	8004d58 <__malloc_unlock>
 8004c20:	e7e3      	b.n	8004bea <_malloc_r+0x1e>
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	1b5b      	subs	r3, r3, r5
 8004c26:	d417      	bmi.n	8004c58 <_malloc_r+0x8c>
 8004c28:	2b0b      	cmp	r3, #11
 8004c2a:	d903      	bls.n	8004c34 <_malloc_r+0x68>
 8004c2c:	6023      	str	r3, [r4, #0]
 8004c2e:	441c      	add	r4, r3
 8004c30:	6025      	str	r5, [r4, #0]
 8004c32:	e004      	b.n	8004c3e <_malloc_r+0x72>
 8004c34:	6863      	ldr	r3, [r4, #4]
 8004c36:	42a2      	cmp	r2, r4
 8004c38:	bf0c      	ite	eq
 8004c3a:	600b      	streq	r3, [r1, #0]
 8004c3c:	6053      	strne	r3, [r2, #4]
 8004c3e:	4630      	mov	r0, r6
 8004c40:	f000 f88a 	bl	8004d58 <__malloc_unlock>
 8004c44:	f104 000b 	add.w	r0, r4, #11
 8004c48:	1d23      	adds	r3, r4, #4
 8004c4a:	f020 0007 	bic.w	r0, r0, #7
 8004c4e:	1ac2      	subs	r2, r0, r3
 8004c50:	d0cc      	beq.n	8004bec <_malloc_r+0x20>
 8004c52:	1a1b      	subs	r3, r3, r0
 8004c54:	50a3      	str	r3, [r4, r2]
 8004c56:	e7c9      	b.n	8004bec <_malloc_r+0x20>
 8004c58:	4622      	mov	r2, r4
 8004c5a:	6864      	ldr	r4, [r4, #4]
 8004c5c:	e7cc      	b.n	8004bf8 <_malloc_r+0x2c>
 8004c5e:	1cc4      	adds	r4, r0, #3
 8004c60:	f024 0403 	bic.w	r4, r4, #3
 8004c64:	42a0      	cmp	r0, r4
 8004c66:	d0e3      	beq.n	8004c30 <_malloc_r+0x64>
 8004c68:	1a21      	subs	r1, r4, r0
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	f000 f808 	bl	8004c80 <_sbrk_r>
 8004c70:	3001      	adds	r0, #1
 8004c72:	d1dd      	bne.n	8004c30 <_malloc_r+0x64>
 8004c74:	e7cf      	b.n	8004c16 <_malloc_r+0x4a>
 8004c76:	bf00      	nop
 8004c78:	20000228 	.word	0x20000228
 8004c7c:	2000022c 	.word	0x2000022c

08004c80 <_sbrk_r>:
 8004c80:	b538      	push	{r3, r4, r5, lr}
 8004c82:	4d06      	ldr	r5, [pc, #24]	; (8004c9c <_sbrk_r+0x1c>)
 8004c84:	2300      	movs	r3, #0
 8004c86:	4604      	mov	r4, r0
 8004c88:	4608      	mov	r0, r1
 8004c8a:	602b      	str	r3, [r5, #0]
 8004c8c:	f7fc fed4 	bl	8001a38 <_sbrk>
 8004c90:	1c43      	adds	r3, r0, #1
 8004c92:	d102      	bne.n	8004c9a <_sbrk_r+0x1a>
 8004c94:	682b      	ldr	r3, [r5, #0]
 8004c96:	b103      	cbz	r3, 8004c9a <_sbrk_r+0x1a>
 8004c98:	6023      	str	r3, [r4, #0]
 8004c9a:	bd38      	pop	{r3, r4, r5, pc}
 8004c9c:	20000234 	.word	0x20000234

08004ca0 <_raise_r>:
 8004ca0:	291f      	cmp	r1, #31
 8004ca2:	b538      	push	{r3, r4, r5, lr}
 8004ca4:	4604      	mov	r4, r0
 8004ca6:	460d      	mov	r5, r1
 8004ca8:	d904      	bls.n	8004cb4 <_raise_r+0x14>
 8004caa:	2316      	movs	r3, #22
 8004cac:	6003      	str	r3, [r0, #0]
 8004cae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cb2:	bd38      	pop	{r3, r4, r5, pc}
 8004cb4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004cb6:	b112      	cbz	r2, 8004cbe <_raise_r+0x1e>
 8004cb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004cbc:	b94b      	cbnz	r3, 8004cd2 <_raise_r+0x32>
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	f000 f830 	bl	8004d24 <_getpid_r>
 8004cc4:	462a      	mov	r2, r5
 8004cc6:	4601      	mov	r1, r0
 8004cc8:	4620      	mov	r0, r4
 8004cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cce:	f000 b817 	b.w	8004d00 <_kill_r>
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d00a      	beq.n	8004cec <_raise_r+0x4c>
 8004cd6:	1c59      	adds	r1, r3, #1
 8004cd8:	d103      	bne.n	8004ce2 <_raise_r+0x42>
 8004cda:	2316      	movs	r3, #22
 8004cdc:	6003      	str	r3, [r0, #0]
 8004cde:	2001      	movs	r0, #1
 8004ce0:	e7e7      	b.n	8004cb2 <_raise_r+0x12>
 8004ce2:	2400      	movs	r4, #0
 8004ce4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004ce8:	4628      	mov	r0, r5
 8004cea:	4798      	blx	r3
 8004cec:	2000      	movs	r0, #0
 8004cee:	e7e0      	b.n	8004cb2 <_raise_r+0x12>

08004cf0 <raise>:
 8004cf0:	4b02      	ldr	r3, [pc, #8]	; (8004cfc <raise+0xc>)
 8004cf2:	4601      	mov	r1, r0
 8004cf4:	6818      	ldr	r0, [r3, #0]
 8004cf6:	f7ff bfd3 	b.w	8004ca0 <_raise_r>
 8004cfa:	bf00      	nop
 8004cfc:	20000014 	.word	0x20000014

08004d00 <_kill_r>:
 8004d00:	b538      	push	{r3, r4, r5, lr}
 8004d02:	4d07      	ldr	r5, [pc, #28]	; (8004d20 <_kill_r+0x20>)
 8004d04:	2300      	movs	r3, #0
 8004d06:	4604      	mov	r4, r0
 8004d08:	4608      	mov	r0, r1
 8004d0a:	4611      	mov	r1, r2
 8004d0c:	602b      	str	r3, [r5, #0]
 8004d0e:	f7fc fe79 	bl	8001a04 <_kill>
 8004d12:	1c43      	adds	r3, r0, #1
 8004d14:	d102      	bne.n	8004d1c <_kill_r+0x1c>
 8004d16:	682b      	ldr	r3, [r5, #0]
 8004d18:	b103      	cbz	r3, 8004d1c <_kill_r+0x1c>
 8004d1a:	6023      	str	r3, [r4, #0]
 8004d1c:	bd38      	pop	{r3, r4, r5, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000234 	.word	0x20000234

08004d24 <_getpid_r>:
 8004d24:	f7fc be66 	b.w	80019f4 <_getpid>

08004d28 <strncmp>:
 8004d28:	b510      	push	{r4, lr}
 8004d2a:	b16a      	cbz	r2, 8004d48 <strncmp+0x20>
 8004d2c:	3901      	subs	r1, #1
 8004d2e:	1884      	adds	r4, r0, r2
 8004d30:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004d34:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d103      	bne.n	8004d44 <strncmp+0x1c>
 8004d3c:	42a0      	cmp	r0, r4
 8004d3e:	d001      	beq.n	8004d44 <strncmp+0x1c>
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1f5      	bne.n	8004d30 <strncmp+0x8>
 8004d44:	1a98      	subs	r0, r3, r2
 8004d46:	bd10      	pop	{r4, pc}
 8004d48:	4610      	mov	r0, r2
 8004d4a:	e7fc      	b.n	8004d46 <strncmp+0x1e>

08004d4c <__malloc_lock>:
 8004d4c:	4801      	ldr	r0, [pc, #4]	; (8004d54 <__malloc_lock+0x8>)
 8004d4e:	f000 b809 	b.w	8004d64 <__retarget_lock_acquire_recursive>
 8004d52:	bf00      	nop
 8004d54:	2000023c 	.word	0x2000023c

08004d58 <__malloc_unlock>:
 8004d58:	4801      	ldr	r0, [pc, #4]	; (8004d60 <__malloc_unlock+0x8>)
 8004d5a:	f000 b804 	b.w	8004d66 <__retarget_lock_release_recursive>
 8004d5e:	bf00      	nop
 8004d60:	2000023c 	.word	0x2000023c

08004d64 <__retarget_lock_acquire_recursive>:
 8004d64:	4770      	bx	lr

08004d66 <__retarget_lock_release_recursive>:
 8004d66:	4770      	bx	lr

08004d68 <_init>:
 8004d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d6a:	bf00      	nop
 8004d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d6e:	bc08      	pop	{r3}
 8004d70:	469e      	mov	lr, r3
 8004d72:	4770      	bx	lr

08004d74 <_fini>:
 8004d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d76:	bf00      	nop
 8004d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d7a:	bc08      	pop	{r3}
 8004d7c:	469e      	mov	lr, r3
 8004d7e:	4770      	bx	lr
