{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  4 11:16:00 2015 " "Info: Processing started: Mon May  4 11:16:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CircuitoDigital -c CircuitoDigital " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CircuitoDigital -c CircuitoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ClockSeletorPrincipal " "Info: Assuming node \"ClockSeletorPrincipal\" is an undefined clock" {  } { { "CircuitoDigital.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf" { { -480 32 224 -464 "ClockSeletorPrincipal" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ClockSeletorPrincipal" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 248 312 16 "inst" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst1 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst1\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 360 424 0 "inst1" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst3 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst3\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -96 472 536 -16 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst4 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst4\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -112 584 648 -32 "inst4" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst9 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst9\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -32 704 768 48 "inst9" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst5 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst5\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -48 816 880 32 "inst5" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst6 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst6\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 928 992 16 "inst6" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst7 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst7\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 1040 1104 0 "inst7" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst10 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst10\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1176 1240 40 "inst10" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst8 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst8\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1288 1352 24 "inst8" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst11 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst11\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1400 1464 8 "inst11" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst12 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst12\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1512 1576 -8 "inst12" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst13 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst13\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1640 1704 40 "inst13" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst14 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst14\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1752 1816 24 "inst14" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst15 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst15\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1864 1928 8 "inst15" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DivisorFrequencia:inst2\|inst16 " "Info: Detected ripple clock \"DivisorFrequencia:inst2\|inst16\" as buffer" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1976 2040 -8 "inst16" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DivisorFrequencia:inst2\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ClockSeletorPrincipal register register DivisorFrequencia:inst2\|inst17 DivisorFrequencia:inst2\|inst17 200.0 MHz Internal " "Info: Clock \"ClockSeletorPrincipal\" Internal fmax is restricted to 200.0 MHz between source register \"DivisorFrequencia:inst2\|inst17\" and destination register \"DivisorFrequencia:inst2\|inst17\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DivisorFrequencia:inst2\|inst17 1 REG LC7_E20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_E20; Fanout = 12; REG Node = 'DivisorFrequencia:inst2\|inst17'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns DivisorFrequencia:inst2\|inst17 2 REG LC7_E20 12 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC7_E20; Fanout = 12; REG Node = 'DivisorFrequencia:inst2\|inst17'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.200 ns" { DivisorFrequencia:inst2|inst17 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.200 ns" { DivisorFrequencia:inst2|inst17 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.200 ns" { DivisorFrequencia:inst2|inst17 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ClockSeletorPrincipal destination 54.800 ns + Shortest register " "Info: + Shortest clock path from clock \"ClockSeletorPrincipal\" to destination register is 54.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ClockSeletorPrincipal 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'ClockSeletorPrincipal'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ClockSeletorPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf" { { -480 32 224 -464 "ClockSeletorPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns DivisorFrequencia:inst2\|inst 2 REG LC1_L28 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_L28; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 248 312 16 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 5.800 ns DivisorFrequencia:inst2\|inst1 3 REG LC1_L27 2 " "Info: 3: + IC(1.700 ns) + CELL(1.100 ns) = 5.800 ns; Loc. = LC1_L27; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 360 424 0 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 8.900 ns DivisorFrequencia:inst2\|inst3 4 REG LC1_L40 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 8.900 ns; Loc. = LC1_L40; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -96 472 536 -16 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 11.700 ns DivisorFrequencia:inst2\|inst4 5 REG LC1_L39 2 " "Info: 5: + IC(1.700 ns) + CELL(1.100 ns) = 11.700 ns; Loc. = LC1_L39; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -112 584 648 -32 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.100 ns) 14.300 ns DivisorFrequencia:inst2\|inst9 6 REG LC2_L27 2 " "Info: 6: + IC(1.500 ns) + CELL(1.100 ns) = 14.300 ns; Loc. = LC2_L27; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.600 ns" { DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -32 704 768 48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 17.300 ns DivisorFrequencia:inst2\|inst5 7 REG LC1_L35 2 " "Info: 7: + IC(1.900 ns) + CELL(1.100 ns) = 17.300 ns; Loc. = LC1_L35; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -48 816 880 32 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 20.100 ns DivisorFrequencia:inst2\|inst6 8 REG LC1_L31 2 " "Info: 8: + IC(1.700 ns) + CELL(1.100 ns) = 20.100 ns; Loc. = LC1_L31; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 928 992 16 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 22.900 ns DivisorFrequencia:inst2\|inst7 9 REG LC1_L29 2 " "Info: 9: + IC(1.700 ns) + CELL(1.100 ns) = 22.900 ns; Loc. = LC1_L29; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 1040 1104 0 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 26.000 ns DivisorFrequencia:inst2\|inst10 10 REG LC1_L7 2 " "Info: 10: + IC(2.000 ns) + CELL(1.100 ns) = 26.000 ns; Loc. = LC1_L7; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1176 1240 40 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 28.900 ns DivisorFrequencia:inst2\|inst8 11 REG LC1_L1 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 28.900 ns; Loc. = LC1_L1; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1288 1352 24 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.100 ns) 34.700 ns DivisorFrequencia:inst2\|inst11 12 REG LC1_B14 2 " "Info: 12: + IC(4.700 ns) + CELL(1.100 ns) = 34.700 ns; Loc. = LC1_B14; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.800 ns" { DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1400 1464 8 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 37.000 ns DivisorFrequencia:inst2\|inst12 13 REG LC1_B3 2 " "Info: 13: + IC(1.200 ns) + CELL(1.100 ns) = 37.000 ns; Loc. = LC1_B3; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.300 ns" { DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1512 1576 -8 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 40.600 ns DivisorFrequencia:inst2\|inst13 14 REG LC1_B25 2 " "Info: 14: + IC(2.500 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B25; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1640 1704 40 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 43.500 ns DivisorFrequencia:inst2\|inst14 15 REG LC1_B23 2 " "Info: 15: + IC(1.800 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_B23; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1752 1816 24 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 46.500 ns DivisorFrequencia:inst2\|inst15 16 REG LC1_B13 2 " "Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 46.500 ns; Loc. = LC1_B13; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1864 1928 8 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 49.600 ns DivisorFrequencia:inst2\|inst16 17 REG LC1_B19 3 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 49.600 ns; Loc. = LC1_B19; Fanout = 3; REG Node = 'DivisorFrequencia:inst2\|inst16'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1976 2040 -8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.000 ns) 54.800 ns DivisorFrequencia:inst2\|inst17 18 REG LC7_E20 12 " "Info: 18: + IC(5.200 ns) + CELL(0.000 ns) = 54.800 ns; Loc. = LC7_E20; Fanout = 12; REG Node = 'DivisorFrequencia:inst2\|inst17'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.200 ns" { DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 33.03 % ) " "Info: Total cell delay = 18.100 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "36.700 ns ( 66.97 % ) " "Info: Total interconnect delay = 36.700 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "54.800 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "54.800 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} DivisorFrequencia:inst2|inst {} DivisorFrequencia:inst2|inst1 {} DivisorFrequencia:inst2|inst3 {} DivisorFrequencia:inst2|inst4 {} DivisorFrequencia:inst2|inst9 {} DivisorFrequencia:inst2|inst5 {} DivisorFrequencia:inst2|inst6 {} DivisorFrequencia:inst2|inst7 {} DivisorFrequencia:inst2|inst10 {} DivisorFrequencia:inst2|inst8 {} DivisorFrequencia:inst2|inst11 {} DivisorFrequencia:inst2|inst12 {} DivisorFrequencia:inst2|inst13 {} DivisorFrequencia:inst2|inst14 {} DivisorFrequencia:inst2|inst15 {} DivisorFrequencia:inst2|inst16 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 2.000ns 1.700ns 1.500ns 1.900ns 1.700ns 1.700ns 2.000ns 1.800ns 4.700ns 1.200ns 2.500ns 1.800ns 1.900ns 2.000ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ClockSeletorPrincipal source 54.800 ns - Longest register " "Info: - Longest clock path from clock \"ClockSeletorPrincipal\" to source register is 54.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ClockSeletorPrincipal 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'ClockSeletorPrincipal'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ClockSeletorPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf" { { -480 32 224 -464 "ClockSeletorPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns DivisorFrequencia:inst2\|inst 2 REG LC1_L28 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_L28; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 248 312 16 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 5.800 ns DivisorFrequencia:inst2\|inst1 3 REG LC1_L27 2 " "Info: 3: + IC(1.700 ns) + CELL(1.100 ns) = 5.800 ns; Loc. = LC1_L27; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 360 424 0 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 8.900 ns DivisorFrequencia:inst2\|inst3 4 REG LC1_L40 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 8.900 ns; Loc. = LC1_L40; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -96 472 536 -16 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 11.700 ns DivisorFrequencia:inst2\|inst4 5 REG LC1_L39 2 " "Info: 5: + IC(1.700 ns) + CELL(1.100 ns) = 11.700 ns; Loc. = LC1_L39; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -112 584 648 -32 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.100 ns) 14.300 ns DivisorFrequencia:inst2\|inst9 6 REG LC2_L27 2 " "Info: 6: + IC(1.500 ns) + CELL(1.100 ns) = 14.300 ns; Loc. = LC2_L27; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.600 ns" { DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -32 704 768 48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 17.300 ns DivisorFrequencia:inst2\|inst5 7 REG LC1_L35 2 " "Info: 7: + IC(1.900 ns) + CELL(1.100 ns) = 17.300 ns; Loc. = LC1_L35; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -48 816 880 32 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 20.100 ns DivisorFrequencia:inst2\|inst6 8 REG LC1_L31 2 " "Info: 8: + IC(1.700 ns) + CELL(1.100 ns) = 20.100 ns; Loc. = LC1_L31; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 928 992 16 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 22.900 ns DivisorFrequencia:inst2\|inst7 9 REG LC1_L29 2 " "Info: 9: + IC(1.700 ns) + CELL(1.100 ns) = 22.900 ns; Loc. = LC1_L29; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 1040 1104 0 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 26.000 ns DivisorFrequencia:inst2\|inst10 10 REG LC1_L7 2 " "Info: 10: + IC(2.000 ns) + CELL(1.100 ns) = 26.000 ns; Loc. = LC1_L7; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1176 1240 40 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 28.900 ns DivisorFrequencia:inst2\|inst8 11 REG LC1_L1 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 28.900 ns; Loc. = LC1_L1; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1288 1352 24 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.100 ns) 34.700 ns DivisorFrequencia:inst2\|inst11 12 REG LC1_B14 2 " "Info: 12: + IC(4.700 ns) + CELL(1.100 ns) = 34.700 ns; Loc. = LC1_B14; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.800 ns" { DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1400 1464 8 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 37.000 ns DivisorFrequencia:inst2\|inst12 13 REG LC1_B3 2 " "Info: 13: + IC(1.200 ns) + CELL(1.100 ns) = 37.000 ns; Loc. = LC1_B3; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.300 ns" { DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1512 1576 -8 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 40.600 ns DivisorFrequencia:inst2\|inst13 14 REG LC1_B25 2 " "Info: 14: + IC(2.500 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B25; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1640 1704 40 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 43.500 ns DivisorFrequencia:inst2\|inst14 15 REG LC1_B23 2 " "Info: 15: + IC(1.800 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_B23; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1752 1816 24 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 46.500 ns DivisorFrequencia:inst2\|inst15 16 REG LC1_B13 2 " "Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 46.500 ns; Loc. = LC1_B13; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1864 1928 8 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 49.600 ns DivisorFrequencia:inst2\|inst16 17 REG LC1_B19 3 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 49.600 ns; Loc. = LC1_B19; Fanout = 3; REG Node = 'DivisorFrequencia:inst2\|inst16'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1976 2040 -8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.000 ns) 54.800 ns DivisorFrequencia:inst2\|inst17 18 REG LC7_E20 12 " "Info: 18: + IC(5.200 ns) + CELL(0.000 ns) = 54.800 ns; Loc. = LC7_E20; Fanout = 12; REG Node = 'DivisorFrequencia:inst2\|inst17'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.200 ns" { DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 33.03 % ) " "Info: Total cell delay = 18.100 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "36.700 ns ( 66.97 % ) " "Info: Total interconnect delay = 36.700 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "54.800 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "54.800 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} DivisorFrequencia:inst2|inst {} DivisorFrequencia:inst2|inst1 {} DivisorFrequencia:inst2|inst3 {} DivisorFrequencia:inst2|inst4 {} DivisorFrequencia:inst2|inst9 {} DivisorFrequencia:inst2|inst5 {} DivisorFrequencia:inst2|inst6 {} DivisorFrequencia:inst2|inst7 {} DivisorFrequencia:inst2|inst10 {} DivisorFrequencia:inst2|inst8 {} DivisorFrequencia:inst2|inst11 {} DivisorFrequencia:inst2|inst12 {} DivisorFrequencia:inst2|inst13 {} DivisorFrequencia:inst2|inst14 {} DivisorFrequencia:inst2|inst15 {} DivisorFrequencia:inst2|inst16 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 2.000ns 1.700ns 1.500ns 1.900ns 1.700ns 1.700ns 2.000ns 1.800ns 4.700ns 1.200ns 2.500ns 1.800ns 1.900ns 2.000ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "54.800 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "54.800 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} DivisorFrequencia:inst2|inst {} DivisorFrequencia:inst2|inst1 {} DivisorFrequencia:inst2|inst3 {} DivisorFrequencia:inst2|inst4 {} DivisorFrequencia:inst2|inst9 {} DivisorFrequencia:inst2|inst5 {} DivisorFrequencia:inst2|inst6 {} DivisorFrequencia:inst2|inst7 {} DivisorFrequencia:inst2|inst10 {} DivisorFrequencia:inst2|inst8 {} DivisorFrequencia:inst2|inst11 {} DivisorFrequencia:inst2|inst12 {} DivisorFrequencia:inst2|inst13 {} DivisorFrequencia:inst2|inst14 {} DivisorFrequencia:inst2|inst15 {} DivisorFrequencia:inst2|inst16 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 2.000ns 1.700ns 1.500ns 1.900ns 1.700ns 1.700ns 2.000ns 1.800ns 4.700ns 1.200ns 2.500ns 1.800ns 1.900ns 2.000ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.200 ns" { DivisorFrequencia:inst2|inst17 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.200 ns" { DivisorFrequencia:inst2|inst17 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "54.800 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "54.800 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} DivisorFrequencia:inst2|inst {} DivisorFrequencia:inst2|inst1 {} DivisorFrequencia:inst2|inst3 {} DivisorFrequencia:inst2|inst4 {} DivisorFrequencia:inst2|inst9 {} DivisorFrequencia:inst2|inst5 {} DivisorFrequencia:inst2|inst6 {} DivisorFrequencia:inst2|inst7 {} DivisorFrequencia:inst2|inst10 {} DivisorFrequencia:inst2|inst8 {} DivisorFrequencia:inst2|inst11 {} DivisorFrequencia:inst2|inst12 {} DivisorFrequencia:inst2|inst13 {} DivisorFrequencia:inst2|inst14 {} DivisorFrequencia:inst2|inst15 {} DivisorFrequencia:inst2|inst16 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 2.000ns 1.700ns 1.500ns 1.900ns 1.700ns 1.700ns 2.000ns 1.800ns 4.700ns 1.200ns 2.500ns 1.800ns 1.900ns 2.000ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { DivisorFrequencia:inst2|inst17 {} } {  } {  } "" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ClockSeletorPrincipal saidaprincipal1 DivisorFrequencia:inst2\|inst17 85.100 ns register " "Info: tco from clock \"ClockSeletorPrincipal\" to destination pin \"saidaprincipal1\" through register \"DivisorFrequencia:inst2\|inst17\" is 85.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ClockSeletorPrincipal source 54.800 ns + Longest register " "Info: + Longest clock path from clock \"ClockSeletorPrincipal\" to source register is 54.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ClockSeletorPrincipal 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'ClockSeletorPrincipal'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ClockSeletorPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf" { { -480 32 224 -464 "ClockSeletorPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns DivisorFrequencia:inst2\|inst 2 REG LC1_L28 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_L28; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 248 312 16 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 5.800 ns DivisorFrequencia:inst2\|inst1 3 REG LC1_L27 2 " "Info: 3: + IC(1.700 ns) + CELL(1.100 ns) = 5.800 ns; Loc. = LC1_L27; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 360 424 0 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 8.900 ns DivisorFrequencia:inst2\|inst3 4 REG LC1_L40 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 8.900 ns; Loc. = LC1_L40; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -96 472 536 -16 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 11.700 ns DivisorFrequencia:inst2\|inst4 5 REG LC1_L39 2 " "Info: 5: + IC(1.700 ns) + CELL(1.100 ns) = 11.700 ns; Loc. = LC1_L39; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -112 584 648 -32 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.100 ns) 14.300 ns DivisorFrequencia:inst2\|inst9 6 REG LC2_L27 2 " "Info: 6: + IC(1.500 ns) + CELL(1.100 ns) = 14.300 ns; Loc. = LC2_L27; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.600 ns" { DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -32 704 768 48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 17.300 ns DivisorFrequencia:inst2\|inst5 7 REG LC1_L35 2 " "Info: 7: + IC(1.900 ns) + CELL(1.100 ns) = 17.300 ns; Loc. = LC1_L35; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -48 816 880 32 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 20.100 ns DivisorFrequencia:inst2\|inst6 8 REG LC1_L31 2 " "Info: 8: + IC(1.700 ns) + CELL(1.100 ns) = 20.100 ns; Loc. = LC1_L31; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -64 928 992 16 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 22.900 ns DivisorFrequencia:inst2\|inst7 9 REG LC1_L29 2 " "Info: 9: + IC(1.700 ns) + CELL(1.100 ns) = 22.900 ns; Loc. = LC1_L29; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -80 1040 1104 0 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 26.000 ns DivisorFrequencia:inst2\|inst10 10 REG LC1_L7 2 " "Info: 10: + IC(2.000 ns) + CELL(1.100 ns) = 26.000 ns; Loc. = LC1_L7; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1176 1240 40 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 28.900 ns DivisorFrequencia:inst2\|inst8 11 REG LC1_L1 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 28.900 ns; Loc. = LC1_L1; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1288 1352 24 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.100 ns) 34.700 ns DivisorFrequencia:inst2\|inst11 12 REG LC1_B14 2 " "Info: 12: + IC(4.700 ns) + CELL(1.100 ns) = 34.700 ns; Loc. = LC1_B14; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.800 ns" { DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1400 1464 8 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 37.000 ns DivisorFrequencia:inst2\|inst12 13 REG LC1_B3 2 " "Info: 13: + IC(1.200 ns) + CELL(1.100 ns) = 37.000 ns; Loc. = LC1_B3; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.300 ns" { DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1512 1576 -8 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 40.600 ns DivisorFrequencia:inst2\|inst13 14 REG LC1_B25 2 " "Info: 14: + IC(2.500 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B25; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -40 1640 1704 40 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 43.500 ns DivisorFrequencia:inst2\|inst14 15 REG LC1_B23 2 " "Info: 15: + IC(1.800 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_B23; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -56 1752 1816 24 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 46.500 ns DivisorFrequencia:inst2\|inst15 16 REG LC1_B13 2 " "Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 46.500 ns; Loc. = LC1_B13; Fanout = 2; REG Node = 'DivisorFrequencia:inst2\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -72 1864 1928 8 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 49.600 ns DivisorFrequencia:inst2\|inst16 17 REG LC1_B19 3 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 49.600 ns; Loc. = LC1_B19; Fanout = 3; REG Node = 'DivisorFrequencia:inst2\|inst16'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -88 1976 2040 -8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.000 ns) 54.800 ns DivisorFrequencia:inst2\|inst17 18 REG LC7_E20 12 " "Info: 18: + IC(5.200 ns) + CELL(0.000 ns) = 54.800 ns; Loc. = LC7_E20; Fanout = 12; REG Node = 'DivisorFrequencia:inst2\|inst17'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.200 ns" { DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 33.03 % ) " "Info: Total cell delay = 18.100 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "36.700 ns ( 66.97 % ) " "Info: Total interconnect delay = 36.700 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "54.800 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "54.800 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} DivisorFrequencia:inst2|inst {} DivisorFrequencia:inst2|inst1 {} DivisorFrequencia:inst2|inst3 {} DivisorFrequencia:inst2|inst4 {} DivisorFrequencia:inst2|inst9 {} DivisorFrequencia:inst2|inst5 {} DivisorFrequencia:inst2|inst6 {} DivisorFrequencia:inst2|inst7 {} DivisorFrequencia:inst2|inst10 {} DivisorFrequencia:inst2|inst8 {} DivisorFrequencia:inst2|inst11 {} DivisorFrequencia:inst2|inst12 {} DivisorFrequencia:inst2|inst13 {} DivisorFrequencia:inst2|inst14 {} DivisorFrequencia:inst2|inst15 {} DivisorFrequencia:inst2|inst16 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 2.000ns 1.700ns 1.500ns 1.900ns 1.700ns 1.700ns 2.000ns 1.800ns 4.700ns 1.200ns 2.500ns 1.800ns 1.900ns 2.000ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.200 ns + Longest register pin " "Info: + Longest register to pin delay is 29.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DivisorFrequencia:inst2\|inst17 1 REG LC7_E20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_E20; Fanout = 12; REG Node = 'DivisorFrequencia:inst2\|inst17'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "DivisorFrequencia.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf" { { -104 2096 2160 -24 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.700 ns) 5.800 ns mux8x4:inst7\|inst18~0 2 COMB LC8_H5 7 " "Info: 2: + IC(4.100 ns) + CELL(1.700 ns) = 5.800 ns; Loc. = LC8_H5; Fanout = 7; COMB Node = 'mux8x4:inst7\|inst18~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.800 ns" { DivisorFrequencia:inst2|inst17 mux8x4:inst7|inst18~0 } "NODE_NAME" } } { "mux8x4.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/mux8x4.bdf" { { -216 720 768 -152 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 9.500 ns MultiplexadorComplexo:inst6\|inst12~0 3 COMB LC1_H4 4 " "Info: 3: + IC(1.800 ns) + CELL(1.900 ns) = 9.500 ns; Loc. = LC1_H4; Fanout = 4; COMB Node = 'MultiplexadorComplexo:inst6\|inst12~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.700 ns" { mux8x4:inst7|inst18~0 MultiplexadorComplexo:inst6|inst12~0 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/MultiplexadorComplexo.bdf" { { -128 992 1040 -64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.200 ns) 13.800 ns MultiplexadorComplexo:inst6\|inst7~0 4 COMB LC2_H12 1 " "Info: 4: + IC(2.100 ns) + CELL(2.200 ns) = 13.800 ns; Loc. = LC2_H12; Fanout = 1; COMB Node = 'MultiplexadorComplexo:inst6\|inst7~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.300 ns" { MultiplexadorComplexo:inst6|inst12~0 MultiplexadorComplexo:inst6|inst7~0 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 200 248 -56 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 17.900 ns MultiplexadorComplexo:inst6\|inst7~1 5 COMB LC5_H16 1 " "Info: 5: + IC(1.900 ns) + CELL(2.200 ns) = 17.900 ns; Loc. = LC5_H16; Fanout = 1; COMB Node = 'MultiplexadorComplexo:inst6\|inst7~1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.100 ns" { MultiplexadorComplexo:inst6|inst7~0 MultiplexadorComplexo:inst6|inst7~1 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 200 248 -56 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(8.600 ns) 29.200 ns saidaprincipal1 6 PIN PIN_126 0 " "Info: 6: + IC(2.700 ns) + CELL(8.600 ns) = 29.200 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'saidaprincipal1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.300 ns" { MultiplexadorComplexo:inst6|inst7~1 saidaprincipal1 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf" { { -432 800 976 -416 "saidaprincipal1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.600 ns ( 56.85 % ) " "Info: Total cell delay = 16.600 ns ( 56.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.600 ns ( 43.15 % ) " "Info: Total interconnect delay = 12.600 ns ( 43.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "29.200 ns" { DivisorFrequencia:inst2|inst17 mux8x4:inst7|inst18~0 MultiplexadorComplexo:inst6|inst12~0 MultiplexadorComplexo:inst6|inst7~0 MultiplexadorComplexo:inst6|inst7~1 saidaprincipal1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "29.200 ns" { DivisorFrequencia:inst2|inst17 {} mux8x4:inst7|inst18~0 {} MultiplexadorComplexo:inst6|inst12~0 {} MultiplexadorComplexo:inst6|inst7~0 {} MultiplexadorComplexo:inst6|inst7~1 {} saidaprincipal1 {} } { 0.000ns 4.100ns 1.800ns 2.100ns 1.900ns 2.700ns } { 0.000ns 1.700ns 1.900ns 2.200ns 2.200ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "54.800 ns" { ClockSeletorPrincipal DivisorFrequencia:inst2|inst DivisorFrequencia:inst2|inst1 DivisorFrequencia:inst2|inst3 DivisorFrequencia:inst2|inst4 DivisorFrequencia:inst2|inst9 DivisorFrequencia:inst2|inst5 DivisorFrequencia:inst2|inst6 DivisorFrequencia:inst2|inst7 DivisorFrequencia:inst2|inst10 DivisorFrequencia:inst2|inst8 DivisorFrequencia:inst2|inst11 DivisorFrequencia:inst2|inst12 DivisorFrequencia:inst2|inst13 DivisorFrequencia:inst2|inst14 DivisorFrequencia:inst2|inst15 DivisorFrequencia:inst2|inst16 DivisorFrequencia:inst2|inst17 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "54.800 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} DivisorFrequencia:inst2|inst {} DivisorFrequencia:inst2|inst1 {} DivisorFrequencia:inst2|inst3 {} DivisorFrequencia:inst2|inst4 {} DivisorFrequencia:inst2|inst9 {} DivisorFrequencia:inst2|inst5 {} DivisorFrequencia:inst2|inst6 {} DivisorFrequencia:inst2|inst7 {} DivisorFrequencia:inst2|inst10 {} DivisorFrequencia:inst2|inst8 {} DivisorFrequencia:inst2|inst11 {} DivisorFrequencia:inst2|inst12 {} DivisorFrequencia:inst2|inst13 {} DivisorFrequencia:inst2|inst14 {} DivisorFrequencia:inst2|inst15 {} DivisorFrequencia:inst2|inst16 {} DivisorFrequencia:inst2|inst17 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 2.000ns 1.700ns 1.500ns 1.900ns 1.700ns 1.700ns 2.000ns 1.800ns 4.700ns 1.200ns 2.500ns 1.800ns 1.900ns 2.000ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "29.200 ns" { DivisorFrequencia:inst2|inst17 mux8x4:inst7|inst18~0 MultiplexadorComplexo:inst6|inst12~0 MultiplexadorComplexo:inst6|inst7~0 MultiplexadorComplexo:inst6|inst7~1 saidaprincipal1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "29.200 ns" { DivisorFrequencia:inst2|inst17 {} mux8x4:inst7|inst18~0 {} MultiplexadorComplexo:inst6|inst12~0 {} MultiplexadorComplexo:inst6|inst7~0 {} MultiplexadorComplexo:inst6|inst7~1 {} saidaprincipal1 {} } { 0.000ns 4.100ns 1.800ns 2.100ns 1.900ns 2.700ns } { 0.000ns 1.700ns 1.900ns 2.200ns 2.200ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "L1 saidaprincipal1 32.800 ns Longest " "Info: Longest tpd from source pin \"L1\" to destination pin \"saidaprincipal1\" is 32.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns L1 1 PIN PIN_89 8 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_89; Fanout = 8; PIN Node = 'L1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { L1 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf" { { -680 -272 -104 -664 "L1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.900 ns) 9.400 ns mux8x4:inst7\|inst18~0 2 COMB LC8_H5 7 " "Info: 2: + IC(4.400 ns) + CELL(1.900 ns) = 9.400 ns; Loc. = LC8_H5; Fanout = 7; COMB Node = 'mux8x4:inst7\|inst18~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.300 ns" { L1 mux8x4:inst7|inst18~0 } "NODE_NAME" } } { "mux8x4.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/mux8x4.bdf" { { -216 720 768 -152 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 13.100 ns MultiplexadorComplexo:inst6\|inst12~0 3 COMB LC1_H4 4 " "Info: 3: + IC(1.800 ns) + CELL(1.900 ns) = 13.100 ns; Loc. = LC1_H4; Fanout = 4; COMB Node = 'MultiplexadorComplexo:inst6\|inst12~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.700 ns" { mux8x4:inst7|inst18~0 MultiplexadorComplexo:inst6|inst12~0 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/MultiplexadorComplexo.bdf" { { -128 992 1040 -64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.200 ns) 17.400 ns MultiplexadorComplexo:inst6\|inst7~0 4 COMB LC2_H12 1 " "Info: 4: + IC(2.100 ns) + CELL(2.200 ns) = 17.400 ns; Loc. = LC2_H12; Fanout = 1; COMB Node = 'MultiplexadorComplexo:inst6\|inst7~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.300 ns" { MultiplexadorComplexo:inst6|inst12~0 MultiplexadorComplexo:inst6|inst7~0 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 200 248 -56 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 21.500 ns MultiplexadorComplexo:inst6\|inst7~1 5 COMB LC5_H16 1 " "Info: 5: + IC(1.900 ns) + CELL(2.200 ns) = 21.500 ns; Loc. = LC5_H16; Fanout = 1; COMB Node = 'MultiplexadorComplexo:inst6\|inst7~1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.100 ns" { MultiplexadorComplexo:inst6|inst7~0 MultiplexadorComplexo:inst6|inst7~1 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 200 248 -56 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(8.600 ns) 32.800 ns saidaprincipal1 6 PIN PIN_126 0 " "Info: 6: + IC(2.700 ns) + CELL(8.600 ns) = 32.800 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'saidaprincipal1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.300 ns" { MultiplexadorComplexo:inst6|inst7~1 saidaprincipal1 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "/media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf" { { -432 800 976 -416 "saidaprincipal1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.900 ns ( 60.67 % ) " "Info: Total cell delay = 19.900 ns ( 60.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.900 ns ( 39.33 % ) " "Info: Total interconnect delay = 12.900 ns ( 39.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "32.800 ns" { L1 mux8x4:inst7|inst18~0 MultiplexadorComplexo:inst6|inst12~0 MultiplexadorComplexo:inst6|inst7~0 MultiplexadorComplexo:inst6|inst7~1 saidaprincipal1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "32.800 ns" { L1 {} L1~out {} mux8x4:inst7|inst18~0 {} MultiplexadorComplexo:inst6|inst12~0 {} MultiplexadorComplexo:inst6|inst7~0 {} MultiplexadorComplexo:inst6|inst7~1 {} saidaprincipal1 {} } { 0.000ns 0.000ns 4.400ns 1.800ns 2.100ns 1.900ns 2.700ns } { 0.000ns 3.100ns 1.900ns 1.900ns 2.200ns 2.200ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  4 11:16:01 2015 " "Info: Processing ended: Mon May  4 11:16:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
