/*
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "armstonemx8m.dts"

#define CONFIG_ARMSTONEMX8M_LVDS_3_3_V


&hdmi {
	status = "disabled";
};

&dcss {
	status = "okay";
	disp-dev = "mipi_disp";

	clocks = <&clk IMX8MQ_CLK_DISP_APB_ROOT>,
		 <&clk IMX8MQ_CLK_DISP_AXI_ROOT>,
		 <&clk IMX8MQ_CLK_DISP_RTRM_ROOT>,
		 <&clk IMX8MQ_CLK_DC_PIXEL>,
		 <&clk IMX8MQ_CLK_DUMMY>,
		 <&clk IMX8MQ_CLK_DISP_DTRC>;
	clock-names = "apb", "axi", "rtrm", "pix_div", "pix_out", "dtrc";

	assigned-clocks = <&clk IMX8MQ_CLK_DC_PIXEL>,
			  <&clk IMX8MQ_CLK_DISP_AXI>,
			  <&clk IMX8MQ_CLK_DISP_RTRM>,
			  <&clk IMX8MQ_VIDEO_PLL1_REF_SEL>,
			  <&clk IMX8MQ_VIDEO_PLL1>;
	assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>,
				 <&clk IMX8MQ_SYS1_PLL_800M>,
				 <&clk IMX8MQ_SYS1_PLL_800M>,
				 <&clk IMX8MQ_CLK_25M>;
	assigned-clock-rates = <600000000>,
			       <800000000>,
			       <0>,
			       <400000000>,
			       <599999999>;

	dcss_disp0: port@0 {
		reg = <0>;

		dcss_disp0_mipi_dsi: mipi_dsi {
			remote-endpoint = <&mipi_dsi_in>;
		};
	};
};

&mipi_dsi_phy {
	status = "okay";
};


&mipi_dsi {
	status = "okay";
	pwr-delay = <10>;
	best-match;

	assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>,
			  <&clk IMX8MQ_CLK_DSI_CORE>,
			  <&clk IMX8MQ_VIDEO_PLL1_REF_SEL>,
			  <&clk IMX8MQ_VIDEO_PLL1>;
	assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>,
				 <&clk IMX8MQ_SYS1_PLL_266M>,
				 <&clk IMX8MQ_CLK_25M>;
	assigned-clock-rates = <24000000>,
			       <266000000>,
			       <0>,
			       <599999999>;

	port@1 {
		#if 1
		mipi_dsi_in: endpoint {
			remote-endpoint = <&dcss_disp0_mipi_dsi>;
		};
		#else
		mipi_dsi_in: endpoint {
			remote-endpoint = <&lcdif_mipi_dsi>;
		};
		#endif
	};
};

&mipi_dsi_bridge {
	status = "okay";

	panel@0 {
		reg = <0>;
		compatible = "innolux,g101ice-l01-dsi"; /* one of panel-simple's
		     		          match strings */

		power-supply = <&reg_vlcd>;

		dsi,flags = <0x7>; /* MIPI_DSI_MODE_VIDEO MIPI_DSI_MODE_VIDEO_BURST MIPI_DSI_MODE_VIDEO_SYNC_PULSE */
		dsi,format = <0x0>; /* MIPI_DSI_FMT_RGB888 */
		dsi,lanes = <4>;
		panel-width-mm  = <217>;
		panel-height-mm = <135>;
		bus-flags = <1>;
		refresh-rate = <60>;
                rotate = <0>;

		display-timings {
			native-mode = <&timing0>;

			timing0: innolux_g101ice_l01 {
				clock-frequency = <71100000>;
				hactive = <1280>;
				vactive = <800>;
				hfront-porch = <80>;
				hsync-len = <1>;
				hback-porch = <79>;
				vfront-porch = <11>;
				vsync-len = <1>;
				vback-porch = <11>;
				de-active = <1>;
			};
		};

		port {
			panel1_in: endpoint {
				remote-endpoint = <&mipi_dsi_bridge_out>;
			};
		};
	};

	port@1 {
		mipi_dsi_bridge_out: endpoint {
			remote-endpoint = <&panel1_in>;
		};
	};
};

&i2c1 {

	dsi_lvds_bridge: sn65dsi84@2c {
		reg = <0x2c>;
		status = "okay";
		compatible = "ti,sn65dsi84";
		#gpio-cells = <2>;
		enable-gpios = <&gpio5 22 GPIO_ACTIVE_HIGH>; /* <&pinctrl_mipi_dsi_rst>; */
		sn65dsi84,addresses = <0x09 0x0A 0x0B 0x0D
		                       0x10 0x11 0x12 0x13
                               0x18 0x19 0x1A 0x1B
                               0x20 0x21 0x22 0x23
                               0x24 0x25 0x26 0x27
                               0x28 0x29 0x2A 0x2B
                               0x2C 0x2D 0x2E 0x2F
                               0x30 0x31 0x32 0x33
                               0x34 0x35 0x36 0x37
                               0x38 0x39 0x3A 0x3B
                               0x3C 0x3D 0x3E
                               0x0D>;

		sn65dsi84,values = </* reset and clock registers */
		                    0x00 0x05 0x10 0x00
                            /* DSI registers */
		                    0x26 0x00 0x2a 0x00
		                    /* LVDS registers */
                            0x78 0x00 0x03 0x00
                            /* video registers */
                            /* cha-al-len-l, cha-al-len-h */
                            0x00 0x05 0x00 0x00
                            /* cha-v-ds-l, cha-v-ds-h */
                            0x00 0x00 0x00 0x00
                            /* cha-sdl, cha-sdh*/
                            0x21 0x00 0x00 0x00
                            /* cha-hs-pwl, cha-hs-pwh */
                            0x01 0x00 0x00 0x00
                            /* cha-vs-pwl, cha-vs-pwh */
                            0x01 0x00 0x00 0x00
                            /*cha-hbp, cha-vbp */
                            0x4f 0x00 0x00 0x00
                            /* cha-hfp, cha-vfp*/
                            0x00 0x00 0x00 0x00
                            0x00 0x00 0x00
                            0x01>;
	};
};

