// Seed: 2259194577
module module_0 (
    input wire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13 = id_11;
endmodule
module module_1 (
    input  tri0  id_0,
    input  logic id_1,
    output logic id_2,
    input  logic id_3
    , id_6,
    input  wand  id_4
);
  initial begin : LABEL_0
    id_2 <= id_1;
    id_2 <= id_3;
  end
  assign id_2 = 1 + 1 - 1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_4,
      id_0
  );
  wire id_7;
endmodule
