$date
	Wed May 20 09:05:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count_tb $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$scope module count_1 $end
$var wire 1 " clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
1!
$end
#1
0"
#2
0!
1"
#3
0"
#4
1!
1"
#5
0"
#6
0!
1"
#7
0"
#8
1!
1"
#9
0"
#10
0!
1"
#11
0"
#12
1!
1"
#13
0"
#14
0!
1"
#15
0"
#16
1!
1"
#17
0"
#18
0!
1"
#19
0"
#20
1!
1"
