

================================================================
== Vivado HLS Report for 'dut_conv1'
================================================================
* Date:           Fri Dec  9 16:58:22 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2797153|  2797153|  2797153|  2797153|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_N           |  2797152|  2797152|    174822|          -|          -|    16|    no    |
        | + LOOP_X          |   174820|   174820|     17482|          -|          -|    10|    no    |
        |  ++ LOOP_Y        |    17480|    17480|      1748|          -|          -|    10|    no    |
        |   +++ LOOP_M      |     1746|     1746|       291|          -|          -|     6|    no    |
        |    ++++ LOOP_C    |      285|      285|        57|          -|          -|     5|    no    |
        |     +++++ LOOP_R  |       55|       55|        11|          -|          -|     5|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond3)
	4  / (exitcond3)
6 --> 
	18  / (exitcond1)
	7  / (!exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	7  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	5  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_22 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.91ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i5 [ 0, %0 ], [ %n_2, %17 ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: exitcond8 [1/1] 1.91ns
:2  %exitcond8 = icmp eq i5 %n, -16

ST_2: n_2 [1/1] 1.72ns
:3  %n_2 = add i5 %n, 1

ST_2: stg_27 [1/1] 0.00ns
:4  br i1 %exitcond8, label %18, label %2

ST_2: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

ST_2: tmp_27 [1/1] 0.00ns
:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

ST_2: tmp_34 [1/1] 0.00ns
:2  %tmp_34 = trunc i5 %n to i4

ST_2: p_shl3 [1/1] 0.00ns
:3  %p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_34, i3 0)

ST_2: p_shl3_cast [1/1] 0.00ns
:4  %p_shl3_cast = zext i7 %p_shl3 to i8

ST_2: tmp_35 [1/1] 0.00ns
:5  %tmp_35 = shl i5 %n, 1

ST_2: p_shl4_cast1 [1/1] 0.00ns
:6  %p_shl4_cast1 = zext i5 %tmp_35 to i6

ST_2: p_shl4_cast [1/1] 0.00ns
:7  %p_shl4_cast = zext i5 %tmp_35 to i8

ST_2: tmp_20 [1/1] 1.72ns
:8  %tmp_20 = sub i8 %p_shl3_cast, %p_shl4_cast

ST_2: stg_37 [1/1] 1.57ns
:9  br label %3

ST_2: stg_38 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.44ns
ST_3: x [1/1] 0.00ns
:0  %x = phi i4 [ 0, %2 ], [ %x_3, %16 ]

ST_3: x_cast [1/1] 0.00ns
:1  %x_cast = zext i4 %x to i6

ST_3: empty_42 [1/1] 0.00ns
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: exitcond9 [1/1] 1.88ns
:3  %exitcond9 = icmp eq i4 %x, -6

ST_3: x_3 [1/1] 0.80ns
:4  %x_3 = add i4 %x, 1

ST_3: stg_44 [1/1] 0.00ns
:5  br i1 %exitcond9, label %17, label %4

ST_3: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind

ST_3: tmp_28 [1/1] 0.00ns
:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)

ST_3: tmp1 [1/1] 1.72ns
:2  %tmp1 = add i6 %x_cast, %p_shl4_cast1

ST_3: tmp1_cast [1/1] 0.00ns
:3  %tmp1_cast = zext i6 %tmp1 to i8

ST_3: tmp [1/1] 1.72ns
:4  %tmp = add i8 %p_shl3_cast, %tmp1_cast

ST_3: p_shl5 [1/1] 0.00ns
:5  %p_shl5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

ST_3: p_shl6 [1/1] 0.00ns
:6  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp, i1 false)

ST_3: stg_52 [1/1] 1.57ns
:7  br label %5

ST_3: empty_51 [1/1] 0.00ns
:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_27)

ST_3: stg_54 [1/1] 0.00ns
:1  br label %1


 <State 4>: 3.68ns
ST_4: y [1/1] 0.00ns
:0  %y = phi i4 [ 0, %4 ], [ %y_3, %15 ]

ST_4: y_cast [1/1] 0.00ns
:1  %y_cast = zext i4 %y to i12

ST_4: y_cast1 [1/1] 0.00ns
:2  %y_cast1 = zext i4 %y to i9

ST_4: exitcond2 [1/1] 1.88ns
:3  %exitcond2 = icmp eq i4 %y, -6

ST_4: empty_43 [1/1] 0.00ns
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: y_3 [1/1] 0.80ns
:5  %y_3 = add i4 %y, 1

ST_4: stg_61 [1/1] 0.00ns
:6  br i1 %exitcond2, label %16, label %6

ST_4: stg_62 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

ST_4: tmp_29 [1/1] 0.00ns
:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

ST_4: tmp2 [1/1] 1.84ns
:2  %tmp2 = add i9 %p_shl6, %y_cast1

ST_4: tmp2_cast [1/1] 0.00ns
:3  %tmp2_cast = zext i9 %tmp2 to i11

ST_4: o_index [1/1] 1.84ns
:4  %o_index = add i11 %tmp2_cast, %p_shl5

ST_4: stg_67 [1/1] 1.57ns
:5  br label %7

ST_4: empty_50 [1/1] 0.00ns
:0  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_28)

ST_4: stg_69 [1/1] 0.00ns
:1  br label %3


 <State 5>: 8.10ns
ST_5: sum [1/1] 0.00ns
:0  %sum = phi float [ 0.000000e+00, %6 ], [ %sum_2, %14 ]

ST_5: m [1/1] 0.00ns
:1  %m = phi i3 [ 0, %6 ], [ %m_3, %14 ]

ST_5: m_cast1 [1/1] 0.00ns
:2  %m_cast1 = zext i3 %m to i8

ST_5: empty_44 [1/1] 0.00ns
:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_5: exitcond3 [1/1] 1.62ns
:4  %exitcond3 = icmp eq i3 %m, -2

ST_5: m_3 [1/1] 0.80ns
:5  %m_3 = add i3 %m, 1

ST_5: stg_76 [1/1] 0.00ns
:6  br i1 %exitcond3, label %15, label %8

ST_5: stg_77 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind

ST_5: tmp_30 [1/1] 0.00ns
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)

ST_5: p_shl7 [1/1] 0.00ns
:2  %p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %m, i4 0)

ST_5: p_shl7_cast [1/1] 0.00ns
:3  %p_shl7_cast = zext i7 %p_shl7 to i8

ST_5: p_shl8 [1/1] 0.00ns
:4  %p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %m, i1 false)

ST_5: p_shl8_cast [1/1] 0.00ns
:5  %p_shl8_cast = zext i4 %p_shl8 to i8

ST_5: tmp_23 [1/1] 1.72ns
:6  %tmp_23 = sub i8 %p_shl7_cast, %p_shl8_cast

ST_5: tmp_24 [1/1] 1.72ns
:7  %tmp_24 = add i8 %m_cast1, %tmp_20

ST_5: tmp_24_cast_cast [1/1] 0.00ns
:8  %tmp_24_cast_cast = sext i8 %tmp_24 to i13

ST_5: tmp_25 [1/1] 6.38ns
:9  %tmp_25 = mul i13 %tmp_24_cast_cast, 25

ST_5: stg_87 [1/1] 1.57ns
:10  br label %9

ST_5: tmp_26 [1/1] 0.00ns
:0  %tmp_26 = zext i11 %o_index to i64

ST_5: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_26

ST_5: stg_90 [1/1] 2.71ns
:2  store float %sum, float* %output_addr, align 4

ST_5: empty_49 [1/1] 0.00ns
:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_29)

ST_5: stg_92 [1/1] 0.00ns
:4  br label %5


 <State 6>: 7.26ns
ST_6: filter_sum [1/1] 0.00ns
:0  %filter_sum = phi float [ 0.000000e+00, %8 ], [ %filter_sum_1, %13 ]

ST_6: c [1/1] 0.00ns
:1  %c = phi i3 [ 0, %8 ], [ %c_3, %13 ]

ST_6: c_cast [1/1] 0.00ns
:2  %c_cast = zext i3 %c to i13

ST_6: c_cast2 [1/1] 0.00ns
:3  %c_cast2 = zext i3 %c to i12

ST_6: exitcond1 [1/1] 1.62ns
:4  %exitcond1 = icmp eq i3 %c, -3

ST_6: empty_45 [1/1] 0.00ns
:5  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_6: c_3 [1/1] 0.80ns
:6  %c_3 = add i3 %c, 1

ST_6: stg_100 [1/1] 0.00ns
:7  br i1 %exitcond1, label %14, label %10

ST_6: stg_101 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

ST_6: tmp_31 [1/1] 0.00ns
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)

ST_6: tmp8 [1/1] 1.96ns
:2  %tmp8 = add i13 %c_cast, %tmp_25

ST_6: stg_104 [1/1] 1.57ns
:3  br label %11

ST_6: sum_2 [5/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 7>: 7.10ns
ST_7: filter_sum_1 [1/1] 0.00ns
:0  %filter_sum_1 = phi float [ %filter_sum, %10 ], [ %filter_sum_2, %12 ]

ST_7: r [1/1] 0.00ns
:1  %r = phi i3 [ 0, %10 ], [ %r_2, %12 ]

ST_7: r_cast1 [1/1] 0.00ns
:2  %r_cast1 = zext i3 %r to i5

ST_7: r_cast [1/1] 0.00ns
:3  %r_cast = zext i3 %r to i4

ST_7: exitcond [1/1] 1.62ns
:4  %exitcond = icmp eq i3 %r, -3

ST_7: empty_46 [1/1] 0.00ns
:5  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_7: r_2 [1/1] 0.80ns
:6  %r_2 = add i3 %r, 1

ST_7: stg_113 [1/1] 0.00ns
:7  br i1 %exitcond, label %13, label %12

ST_7: tmp6 [1/1] 0.80ns
:1  %tmp6 = add i4 %r_cast, %x

ST_7: tmp6_cast [1/1] 0.00ns
:2  %tmp6_cast = zext i4 %tmp6 to i8

ST_7: tmp4 [1/1] 1.72ns
:3  %tmp4 = add i8 %tmp_23, %tmp6_cast

ST_7: p_shl9 [1/1] 0.00ns
:4  %p_shl9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp4, i4 0)

ST_7: p_shl1 [1/1] 0.00ns
:5  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp4, i1 false)

ST_7: p_shl1_cast [1/1] 0.00ns
:6  %p_shl1_cast = sext i9 %p_shl1 to i12

ST_7: tmp5 [1/1] 1.84ns
:7  %tmp5 = sub i12 %p_shl9, %p_shl1_cast

ST_7: tmp7 [1/1] 1.37ns
:8  %tmp7 = add i12 %tmp5, %y_cast

ST_7: i_index [1/1] 1.37ns
:9  %i_index = add i12 %c_cast2, %tmp7

ST_7: p_shl [1/1] 0.00ns
:11  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)

ST_7: tmp9 [1/1] 1.72ns
:12  %tmp9 = add i5 %r_cast1, %p_shl

ST_7: tmp9_cast [1/1] 0.00ns
:13  %tmp9_cast = zext i5 %tmp9 to i13

ST_7: w_index [1/1] 1.96ns
:14  %w_index = add i13 %tmp8, %tmp9_cast

ST_7: empty_47 [1/1] 0.00ns
:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_31)

ST_7: stg_128 [1/1] 0.00ns
:1  br label %9


 <State 8>: 2.71ns
ST_8: i_index_cast [1/1] 0.00ns
:10  %i_index_cast = sext i12 %i_index to i32

ST_8: w_index_cast [1/1] 0.00ns
:15  %w_index_cast = sext i13 %w_index to i32

ST_8: tmp_s [1/1] 0.00ns
:16  %tmp_s = zext i32 %i_index_cast to i64

ST_8: input_addr [1/1] 0.00ns
:17  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_s

ST_8: input_load [2/2] 2.71ns
:18  %input_load = load float* %input_addr, align 4

ST_8: tmp_32 [1/1] 0.00ns
:19  %tmp_32 = zext i32 %w_index_cast to i64

ST_8: conv2_weight_addr [1/1] 0.00ns
:20  %conv2_weight_addr = getelementptr inbounds [2400 x float]* @conv2_weight, i64 0, i64 %tmp_32

ST_8: conv2_weight_load [2/2] 2.39ns
:21  %conv2_weight_load = load float* %conv2_weight_addr, align 4


 <State 9>: 8.41ns
ST_9: input_load [1/2] 2.71ns
:18  %input_load = load float* %input_addr, align 4

ST_9: conv2_weight_load [1/2] 2.39ns
:21  %conv2_weight_load = load float* %conv2_weight_addr, align 4

ST_9: tmp_33 [4/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 10>: 5.70ns
ST_10: tmp_33 [3/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 11>: 5.70ns
ST_11: tmp_33 [2/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 12>: 5.70ns
ST_12: tmp_33 [1/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 13>: 7.26ns
ST_13: filter_sum_2 [5/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 14>: 7.26ns
ST_14: filter_sum_2 [4/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 15>: 7.26ns
ST_15: filter_sum_2 [3/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 16>: 7.26ns
ST_16: filter_sum_2 [2/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 17>: 7.26ns
ST_17: stg_147 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind

ST_17: filter_sum_2 [1/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33

ST_17: stg_149 [1/1] 0.00ns
:24  br label %11


 <State 18>: 7.26ns
ST_18: sum_2 [4/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 19>: 7.26ns
ST_19: sum_2 [3/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 20>: 7.26ns
ST_20: sum_2 [2/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 21>: 7.26ns
ST_21: sum_2 [1/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum

ST_21: empty_48 [1/1] 0.00ns
:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_30)

ST_21: stg_155 [1/1] 0.00ns
:2  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_22            (br               ) [ 0111111111111111111111]
n                 (phi              ) [ 0010000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000]
exitcond8         (icmp             ) [ 0011111111111111111111]
n_2               (add              ) [ 0111111111111111111111]
stg_27            (br               ) [ 0000000000000000000000]
stg_28            (specloopname     ) [ 0000000000000000000000]
tmp_27            (specregionbegin  ) [ 0001111111111111111111]
tmp_34            (trunc            ) [ 0000000000000000000000]
p_shl3            (bitconcatenate   ) [ 0000000000000000000000]
p_shl3_cast       (zext             ) [ 0001111111111111111111]
tmp_35            (shl              ) [ 0000000000000000000000]
p_shl4_cast1      (zext             ) [ 0001111111111111111111]
p_shl4_cast       (zext             ) [ 0000000000000000000000]
tmp_20            (sub              ) [ 0001111111111111111111]
stg_37            (br               ) [ 0011111111111111111111]
stg_38            (ret              ) [ 0000000000000000000000]
x                 (phi              ) [ 0001011111111111111111]
x_cast            (zext             ) [ 0000000000000000000000]
empty_42          (speclooptripcount) [ 0000000000000000000000]
exitcond9         (icmp             ) [ 0011111111111111111111]
x_3               (add              ) [ 0011111111111111111111]
stg_44            (br               ) [ 0000000000000000000000]
stg_45            (specloopname     ) [ 0000000000000000000000]
tmp_28            (specregionbegin  ) [ 0000111111111111111111]
tmp1              (add              ) [ 0000000000000000000000]
tmp1_cast         (zext             ) [ 0000000000000000000000]
tmp               (add              ) [ 0000000000000000000000]
p_shl5            (bitconcatenate   ) [ 0000111111111111111111]
p_shl6            (bitconcatenate   ) [ 0000111111111111111111]
stg_52            (br               ) [ 0011111111111111111111]
empty_51          (specregionend    ) [ 0000000000000000000000]
stg_54            (br               ) [ 0111111111111111111111]
y                 (phi              ) [ 0000100000000000000000]
y_cast            (zext             ) [ 0000011111111111111111]
y_cast1           (zext             ) [ 0000000000000000000000]
exitcond2         (icmp             ) [ 0011111111111111111111]
empty_43          (speclooptripcount) [ 0000000000000000000000]
y_3               (add              ) [ 0011111111111111111111]
stg_61            (br               ) [ 0000000000000000000000]
stg_62            (specloopname     ) [ 0000000000000000000000]
tmp_29            (specregionbegin  ) [ 0000011111111111111111]
tmp2              (add              ) [ 0000000000000000000000]
tmp2_cast         (zext             ) [ 0000000000000000000000]
o_index           (add              ) [ 0000011111111111111111]
stg_67            (br               ) [ 0011111111111111111111]
empty_50          (specregionend    ) [ 0000000000000000000000]
stg_69            (br               ) [ 0011111111111111111111]
sum               (phi              ) [ 0000011111111111111111]
m                 (phi              ) [ 0000010000000000000000]
m_cast1           (zext             ) [ 0000000000000000000000]
empty_44          (speclooptripcount) [ 0000000000000000000000]
exitcond3         (icmp             ) [ 0011111111111111111111]
m_3               (add              ) [ 0011111111111111111111]
stg_76            (br               ) [ 0000000000000000000000]
stg_77            (specloopname     ) [ 0000000000000000000000]
tmp_30            (specregionbegin  ) [ 0000001111111111111111]
p_shl7            (bitconcatenate   ) [ 0000000000000000000000]
p_shl7_cast       (zext             ) [ 0000000000000000000000]
p_shl8            (bitconcatenate   ) [ 0000000000000000000000]
p_shl8_cast       (zext             ) [ 0000000000000000000000]
tmp_23            (sub              ) [ 0000001111111111110000]
tmp_24            (add              ) [ 0000000000000000000000]
tmp_24_cast_cast  (sext             ) [ 0000000000000000000000]
tmp_25            (mul              ) [ 0000001111111111110000]
stg_87            (br               ) [ 0011111111111111111111]
tmp_26            (zext             ) [ 0000000000000000000000]
output_addr       (getelementptr    ) [ 0000000000000000000000]
stg_90            (store            ) [ 0000000000000000000000]
empty_49          (specregionend    ) [ 0000000000000000000000]
stg_92            (br               ) [ 0011111111111111111111]
filter_sum        (phi              ) [ 0000001111111111111111]
c                 (phi              ) [ 0000001000000000000000]
c_cast            (zext             ) [ 0000000000000000000000]
c_cast2           (zext             ) [ 0000000111111111110000]
exitcond1         (icmp             ) [ 0011111111111111111111]
empty_45          (speclooptripcount) [ 0000000000000000000000]
c_3               (add              ) [ 0011111111111111111111]
stg_100           (br               ) [ 0000000000000000000000]
stg_101           (specloopname     ) [ 0000000000000000000000]
tmp_31            (specregionbegin  ) [ 0000000111111111110000]
tmp8              (add              ) [ 0000000111111111110000]
stg_104           (br               ) [ 0011111111111111111111]
filter_sum_1      (phi              ) [ 0011111111111111111111]
r                 (phi              ) [ 0000000100000000000000]
r_cast1           (zext             ) [ 0000000000000000000000]
r_cast            (zext             ) [ 0000000000000000000000]
exitcond          (icmp             ) [ 0011111111111111111111]
empty_46          (speclooptripcount) [ 0000000000000000000000]
r_2               (add              ) [ 0011111111111111111111]
stg_113           (br               ) [ 0000000000000000000000]
tmp6              (add              ) [ 0000000000000000000000]
tmp6_cast         (zext             ) [ 0000000000000000000000]
tmp4              (add              ) [ 0000000000000000000000]
p_shl9            (bitconcatenate   ) [ 0000000000000000000000]
p_shl1            (bitconcatenate   ) [ 0000000000000000000000]
p_shl1_cast       (sext             ) [ 0000000000000000000000]
tmp5              (sub              ) [ 0000000000000000000000]
tmp7              (add              ) [ 0000000000000000000000]
i_index           (add              ) [ 0000000010000000000000]
p_shl             (bitconcatenate   ) [ 0000000000000000000000]
tmp9              (add              ) [ 0000000000000000000000]
tmp9_cast         (zext             ) [ 0000000000000000000000]
w_index           (add              ) [ 0000000010000000000000]
empty_47          (specregionend    ) [ 0000000000000000000000]
stg_128           (br               ) [ 0011111111111111111111]
i_index_cast      (sext             ) [ 0000000000000000000000]
w_index_cast      (sext             ) [ 0000000000000000000000]
tmp_s             (zext             ) [ 0000000000000000000000]
input_addr        (getelementptr    ) [ 0000000001000000000000]
tmp_32            (zext             ) [ 0000000000000000000000]
conv2_weight_addr (getelementptr    ) [ 0000000001000000000000]
input_load        (load             ) [ 0000000000111000000000]
conv2_weight_load (load             ) [ 0000000000111000000000]
tmp_33            (fmul             ) [ 0000000000000111110000]
stg_147           (specloopname     ) [ 0000000000000000000000]
filter_sum_2      (fadd             ) [ 0011111111111111111111]
stg_149           (br               ) [ 0011111111111111111111]
sum_2             (fadd             ) [ 0011111111111111111111]
empty_48          (specregionend    ) [ 0000000000000000000000]
stg_155           (br               ) [ 0011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="output_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="stg_90_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="13" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_90/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv2_weight_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weight_addr/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weight_load/8 "/>
</bind>
</comp>

<comp id="114" class="1005" name="n_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="n_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="x_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="y_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="y_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="sum_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="sum_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="m_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="m_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="filter_sum_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_sum (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="filter_sum_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter_sum/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="c_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="c_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="195" class="1005" name="filter_sum_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="filter_sum_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter_sum_1/7 "/>
</bind>
</comp>

<comp id="207" class="1005" name="r_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="r_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/6 filter_sum_2/13 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="exitcond8_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="n_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_34_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl3_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_35_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl4_cast1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_shl4_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_20_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="x_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="exitcond9_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="x_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="1"/>
<pin id="298" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp1_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_shl5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_shl6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="y_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="y_cast1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="exitcond2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="y_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="1"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp2_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="o_index_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="1"/>
<pin id="357" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="m_cast1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast1/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="exitcond3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="m_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_shl7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_shl7_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_shl8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl8_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_23_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_24_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="3"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_24_cast_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast_cast/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_25_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_26_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="c_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="c_cast2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast2/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="exitcond1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="c_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp8_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="13" slack="1"/>
<pin id="447" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="r_cast1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast1/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="r_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="exitcond_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="r_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="4" slack="4"/>
<pin id="472" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp6_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="2"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_shl1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_shl1_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp7_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="3"/>
<pin id="513" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_index_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="1"/>
<pin id="517" dir="0" index="1" bw="12" slack="0"/>
<pin id="518" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_shl_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp9_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp9_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="w_index_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="13" slack="1"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="i_index_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_index_cast/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="w_index_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="w_index_cast/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_s_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_32_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="562" class="1005" name="n_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="p_shl3_cast_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_shl3_cast "/>
</bind>
</comp>

<comp id="572" class="1005" name="p_shl4_cast1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="1"/>
<pin id="574" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_shl4_cast1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_20_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="3"/>
<pin id="579" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="585" class="1005" name="x_3_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_shl5_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="1"/>
<pin id="592" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_shl5 "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_shl6_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="1"/>
<pin id="597" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_shl6 "/>
</bind>
</comp>

<comp id="600" class="1005" name="y_cast_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="3"/>
<pin id="602" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="y_cast "/>
</bind>
</comp>

<comp id="608" class="1005" name="y_3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="613" class="1005" name="o_index_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="1"/>
<pin id="615" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="621" class="1005" name="m_3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_23_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="2"/>
<pin id="628" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_25_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="13" slack="1"/>
<pin id="633" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="636" class="1005" name="c_cast2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="1"/>
<pin id="638" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="c_cast2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="c_3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="3" slack="0"/>
<pin id="646" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp8_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="13" slack="1"/>
<pin id="651" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="657" class="1005" name="r_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="0"/>
<pin id="659" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_index_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="1"/>
<pin id="664" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_index "/>
</bind>
</comp>

<comp id="667" class="1005" name="w_index_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="1"/>
<pin id="669" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="672" class="1005" name="input_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="13" slack="1"/>
<pin id="674" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="conv2_weight_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="1"/>
<pin id="679" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weight_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="input_load_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="687" class="1005" name="conv2_weight_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weight_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_33_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="697" class="1005" name="filter_sum_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_sum_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="sum_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="62" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="62" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="85" pin=1"/></net>

<net id="160"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="205"><net_src comp="172" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="148" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="176" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="195" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="97" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="109" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="118" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="118" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="118" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="118" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="259" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="255" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="129" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="129" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="129" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="279" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="304" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="141" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="141" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="141" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="141" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="32" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="329" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="165" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="165" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="165" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="165" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="165" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="359" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="427"><net_src comp="188" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="188" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="188" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="188" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="424" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="211" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="211" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="211" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="64" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="211" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="52" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="453" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="125" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="70" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="26" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="479" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="484" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="211" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="449" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="520" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="557"><net_src comp="546" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="565"><net_src comp="237" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="570"><net_src comp="255" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="575"><net_src comp="265" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="580"><net_src comp="273" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="588"><net_src comp="289" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="593"><net_src comp="309" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="598"><net_src comp="317" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="603"><net_src comp="325" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="611"><net_src comp="339" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="616"><net_src comp="354" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="624"><net_src comp="369" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="629"><net_src comp="399" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="634"><net_src comp="414" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="639"><net_src comp="428" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="647"><net_src comp="438" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="652"><net_src comp="444" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="660"><net_src comp="463" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="665"><net_src comp="515" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="670"><net_src comp="538" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="675"><net_src comp="90" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="680"><net_src comp="102" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="685"><net_src comp="97" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="690"><net_src comp="109" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="695"><net_src comp="225" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="700"><net_src comp="218" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="705"><net_src comp="218" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: dut_conv1 : input_r | {8 9 }
	Port: dut_conv1 : conv2_weight | {8 9 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		n_2 : 1
		stg_27 : 2
		tmp_34 : 1
		p_shl3 : 2
		p_shl3_cast : 3
		tmp_35 : 1
		p_shl4_cast1 : 1
		p_shl4_cast : 1
		tmp_20 : 4
	State 3
		x_cast : 1
		exitcond9 : 1
		x_3 : 1
		stg_44 : 2
		tmp1 : 2
		tmp1_cast : 3
		tmp : 4
		p_shl5 : 5
		p_shl6 : 5
	State 4
		y_cast : 1
		y_cast1 : 1
		exitcond2 : 1
		y_3 : 1
		stg_61 : 2
		tmp2 : 2
		tmp2_cast : 3
		o_index : 4
	State 5
		m_cast1 : 1
		exitcond3 : 1
		m_3 : 1
		stg_76 : 2
		p_shl7 : 1
		p_shl7_cast : 2
		p_shl8 : 1
		p_shl8_cast : 2
		tmp_23 : 3
		tmp_24 : 2
		tmp_24_cast_cast : 3
		tmp_25 : 4
		output_addr : 1
		stg_90 : 2
	State 6
		c_cast : 1
		c_cast2 : 1
		exitcond1 : 1
		c_3 : 1
		stg_100 : 2
		tmp8 : 2
		sum_2 : 1
	State 7
		r_cast1 : 1
		r_cast : 1
		exitcond : 1
		r_2 : 1
		stg_113 : 2
		tmp6 : 2
		tmp6_cast : 3
		tmp4 : 4
		p_shl9 : 5
		p_shl1 : 5
		p_shl1_cast : 6
		tmp5 : 7
		tmp7 : 8
		i_index : 9
		p_shl : 1
		tmp9 : 2
		tmp9_cast : 3
		w_index : 4
	State 8
		tmp_s : 1
		input_addr : 2
		input_load : 3
		tmp_32 : 1
		conv2_weight_addr : 2
		conv2_weight_load : 3
	State 9
		tmp_33 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_218       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_225       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |        n_2_fu_237       |    0    |    0    |    5    |
|          |        x_3_fu_289       |    0    |    0    |    4    |
|          |       tmp1_fu_295       |    0    |    0    |    5    |
|          |        tmp_fu_304       |    0    |    0    |    7    |
|          |        y_3_fu_339       |    0    |    0    |    4    |
|          |       tmp2_fu_345       |    0    |    0    |    9    |
|          |      o_index_fu_354     |    0    |    0    |    11   |
|          |        m_3_fu_369       |    0    |    0    |    3    |
|    add   |      tmp_24_fu_405      |    0    |    0    |    8    |
|          |        c_3_fu_438       |    0    |    0    |    3    |
|          |       tmp8_fu_444       |    0    |    0    |    13   |
|          |        r_2_fu_463       |    0    |    0    |    3    |
|          |       tmp6_fu_469       |    0    |    0    |    4    |
|          |       tmp4_fu_479       |    0    |    0    |    8    |
|          |       tmp7_fu_510       |    0    |    0    |    2    |
|          |      i_index_fu_515     |    0    |    0    |    2    |
|          |       tmp9_fu_528       |    0    |    0    |    5    |
|          |      w_index_fu_538     |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_20_fu_273      |    0    |    0    |    7    |
|    sub   |      tmp_23_fu_399      |    0    |    0    |    7    |
|          |       tmp5_fu_504       |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond8_fu_231    |    0    |    0    |    2    |
|          |     exitcond9_fu_283    |    0    |    0    |    2    |
|   icmp   |     exitcond2_fu_333    |    0    |    0    |    2    |
|          |     exitcond3_fu_363    |    0    |    0    |    2    |
|          |     exitcond1_fu_432    |    0    |    0    |    2    |
|          |     exitcond_fu_457     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    mul   |      tmp_25_fu_414      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_34_fu_243      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      p_shl3_fu_247      |    0    |    0    |    0    |
|          |      p_shl5_fu_309      |    0    |    0    |    0    |
|          |      p_shl6_fu_317      |    0    |    0    |    0    |
|bitconcatenate|      p_shl7_fu_375      |    0    |    0    |    0    |
|          |      p_shl8_fu_387      |    0    |    0    |    0    |
|          |      p_shl9_fu_484      |    0    |    0    |    0    |
|          |      p_shl1_fu_492      |    0    |    0    |    0    |
|          |       p_shl_fu_520      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_shl3_cast_fu_255   |    0    |    0    |    0    |
|          |   p_shl4_cast1_fu_265   |    0    |    0    |    0    |
|          |    p_shl4_cast_fu_269   |    0    |    0    |    0    |
|          |      x_cast_fu_279      |    0    |    0    |    0    |
|          |     tmp1_cast_fu_300    |    0    |    0    |    0    |
|          |      y_cast_fu_325      |    0    |    0    |    0    |
|          |      y_cast1_fu_329     |    0    |    0    |    0    |
|          |     tmp2_cast_fu_350    |    0    |    0    |    0    |
|          |      m_cast1_fu_359     |    0    |    0    |    0    |
|   zext   |    p_shl7_cast_fu_383   |    0    |    0    |    0    |
|          |    p_shl8_cast_fu_395   |    0    |    0    |    0    |
|          |      tmp_26_fu_420      |    0    |    0    |    0    |
|          |      c_cast_fu_424      |    0    |    0    |    0    |
|          |      c_cast2_fu_428     |    0    |    0    |    0    |
|          |      r_cast1_fu_449     |    0    |    0    |    0    |
|          |      r_cast_fu_453      |    0    |    0    |    0    |
|          |     tmp6_cast_fu_475    |    0    |    0    |    0    |
|          |     tmp9_cast_fu_534    |    0    |    0    |    0    |
|          |       tmp_s_fu_549      |    0    |    0    |    0    |
|          |      tmp_32_fu_554      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |      tmp_35_fu_259      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | tmp_24_cast_cast_fu_410 |    0    |    0    |    0    |
|   sext   |    p_shl1_cast_fu_500   |    0    |    0    |    0    |
|          |   i_index_cast_fu_543   |    0    |    0    |    0    |
|          |   w_index_cast_fu_546   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |   348   |   858   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       c_3_reg_644       |    3   |
|     c_cast2_reg_636     |   12   |
|        c_reg_184        |    3   |
|conv2_weight_addr_reg_677|   12   |
|conv2_weight_load_reg_687|   32   |
|   filter_sum_1_reg_195  |   32   |
|   filter_sum_2_reg_697  |   32   |
|    filter_sum_reg_172   |   32   |
|     i_index_reg_662     |   12   |
|    input_addr_reg_672   |   13   |
|    input_load_reg_682   |   32   |
|       m_3_reg_621       |    3   |
|        m_reg_161        |    3   |
|       n_2_reg_562       |    5   |
|        n_reg_114        |    5   |
|     o_index_reg_613     |   11   |
|   p_shl3_cast_reg_567   |    8   |
|   p_shl4_cast1_reg_572  |    6   |
|      p_shl5_reg_590     |   11   |
|      p_shl6_reg_595     |    9   |
|       r_2_reg_657       |    3   |
|        r_reg_207        |    3   |
|      sum_2_reg_702      |   32   |
|       sum_reg_148       |   32   |
|       tmp8_reg_649      |   13   |
|      tmp_20_reg_577     |    8   |
|      tmp_23_reg_626     |    8   |
|      tmp_25_reg_631     |   13   |
|      tmp_33_reg_692     |   32   |
|     w_index_reg_667     |   13   |
|       x_3_reg_585       |    4   |
|        x_reg_125        |    4   |
|       y_3_reg_608       |    4   |
|      y_cast_reg_600     |   12   |
|        y_reg_137        |    4   |
+-------------------------+--------+
|          Total          |   461  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97  |  p0  |   2  |  13  |   26   ||    13   |
|  grp_access_fu_109 |  p0  |   2  |  12  |   24   ||    12   |
|      x_reg_125     |  p0  |   2  |   4  |    8   ||    4    |
|     sum_reg_148    |  p0  |   2  |  32  |   64   ||    32   |
| filter_sum_reg_172 |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_218     |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_218     |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_225     |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_225     |  p1  |   2  |  32  |   64   ||    32   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   442  ||  14.139 ||   221   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |   858  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   221  |
|  Register |    -   |    -   |   461  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   14   |   809  |  1079  |
+-----------+--------+--------+--------+--------+
