22:52
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_counter_7_seg_syn.prj" -log "ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec 13 23:26:11 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_counter_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
Running: ch05_counter_7_seg_Implmnt in foreground

Running ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: compile (Compile) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:26:11 2017

Running: compile_flow (Compile Process) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:26:11 2017

Running: compiler (Compile Input) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:26:11 2017
compiler exited with errors
Job failed on: ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synlog/ch05_counter_7_seg_compiler.srr"
# Wed Dec 13 23:26:12 2017

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Compile on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Logic Synthesis on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec 13 23:26:11 2017

#Implementation: ch05_counter_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v" (library work)
@E: CG342 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":23:6:23:16|Expecting target variable, found digit_data1 -- possible misspelling
@E: CS187 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":34:0:34:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:26:12 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:26:12 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_counter_7_seg_syn.prj" -log "ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec 13 23:26:38 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_counter_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
Running: ch05_counter_7_seg_Implmnt in foreground

Running ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: compile (Compile) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:26:38 2017

Running: compile_flow (Compile Process) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:26:38 2017

Running: compiler (Compile Input) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:26:38 2017
compiler exited with errors
Job failed on: ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synlog/ch05_counter_7_seg_compiler.srr"
# Wed Dec 13 23:26:38 2017

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Compile on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Logic Synthesis on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec 13 23:26:38 2017

#Implementation: ch05_counter_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v" (library work)
Verilog syntax check successful!
Selecting top level module counter_7_seg
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CL189 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":7:0:7:5|Register bit SEG[0] is always 1.
@W: CL260 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":7:0:7:5|Pruning register bit 0 of SEG[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Synthesizing module counter_7_seg in library work.

@E: CS168 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":18:8:18:8|Port SEG1 does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:26:38 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:26:38 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_counter_7_seg_syn.prj" -log "ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec 13 23:27:23 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_counter_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
Running: ch05_counter_7_seg_Implmnt in foreground

Running ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: compile (Compile) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:27:23 2017

Running: compile_flow (Compile Process) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:27:23 2017

Running: compiler (Compile Input) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:27:23 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs

compiler completed
# Wed Dec 13 23:27:24 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:27:24 2017

multi_srs_gen completed
# Wed Dec 13 23:27:24 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs
Complete: Compile Process on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:27:24 2017

premap completed with warnings
# Wed Dec 13 23:27:25 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: map (Map) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:27:25 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:27:25 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec 13 23:27:26 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Logic Synthesis on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec 13 23:27:23 2017

#Implementation: ch05_counter_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v" (library work)
Verilog syntax check successful!
Selecting top level module counter_7_seg
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CL189 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":7:0:7:5|Register bit SEG[0] is always 1.
@W: CL260 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":7:0:7:5|Pruning register bit 0 of SEG[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Synthesizing module counter_7_seg in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:27:23 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:27:23 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:27:23 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:27:24 2017

###########################################################]
Pre-mapping Report

# Wed Dec 13 23:27:25 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist counter_7_seg

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
counter_7_seg|CLK     118.6 MHz     8.429         inferred     Autoconstr_clkgroup_0     130  
==============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":26:0:26:5|Found inferred clock counter_7_seg|CLK which controls 130 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:27:25 2017

###########################################################]
Map & Optimize Report

# Wed Dec 13 23:27:25 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[7:1] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[7:1] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[7:1] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[7:1] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.47ns		 200 /       130
   2		0h:00m:00s		    -2.47ns		 199 /       130

   3		0h:00m:00s		    -2.47ns		 221 /       130
   4		0h:00m:00s		    -2.47ns		 221 /       130


   5		0h:00m:00s		    -2.47ns		 222 /       130
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net N_55.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               130        thousands[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

@W: MT420 |Found inferred clock counter_7_seg|CLK with period 9.52ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 13 23:27:26 2017
#


Top view:               counter_7_seg
Requested Frequency:    105.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.681

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK     105.0 MHz     89.2 MHz      9.525         11.206        -1.681     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK  counter_7_seg|CLK  |  9.525       -1.681  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_7_seg|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival           
Instance         Reference             Type         Pin     Net           Time        Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
d1.count[0]      counter_7_seg|CLK     SB_DFFSR     Q       count[0]      0.540       -1.681
d1.count[2]      counter_7_seg|CLK     SB_DFFSR     Q       count[2]      0.540       -1.632
d1.count[3]      counter_7_seg|CLK     SB_DFFSR     Q       count[3]      0.540       -1.611
d1.count[10]     counter_7_seg|CLK     SB_DFFSR     Q       count[10]     0.540       -1.611
d1.count[11]     counter_7_seg|CLK     SB_DFFSR     Q       count[11]     0.540       -1.583
d2.count[9]      counter_7_seg|CLK     SB_DFFSR     Q       count[9]      0.540       -1.569
d2.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.562
d1.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.555
d1.count[14]     counter_7_seg|CLK     SB_DFFSR     Q       count[14]     0.540       -1.548
d1.count[1]      counter_7_seg|CLK     SB_DFFSR     Q       count[1]      0.540       -1.548
============================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                     Required           
Instance                   Reference             Type       Pin     Net                 Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
hundreds[1]                counter_7_seg|CLK     SB_DFF     D       state_RNI3UQGH      9.420        -1.681
hundreds[3]                counter_7_seg|CLK     SB_DFF     D       state_RNII1IGI      9.420        -1.681
tens[1]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNILST2E     9.420        -1.681
tens[3]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNIURLHE     9.420        -1.681
units[3]                   counter_7_seg|CLK     SB_DFF     D       sync_1_RNIU9UDC     9.420        -1.569
display1.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_54_i              9.420        -0.064
display2.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_28_0_i            9.420        -0.064
display2.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.digit_data[0]     counter_7_seg|CLK     SB_DFF     D       digit_data          9.420        -0.015
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_26_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_31_1                          Net          -        -       1.371     -           2         
d1.state_RNI3UQGH               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNI3UQGH               SB_LUT4      O        Out     0.449     9.594       -         
state_RNI3UQGH                  Net          -        -       1.507     -           1         
hundreds[1]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_26_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNIURLHE              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNIURLHE              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNIURLHE                 Net          -        -       1.507     -           1         
tens[3]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_31_1                          Net          -        -       1.371     -           2         
d1.state_RNII1IGI               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNII1IGI               SB_LUT4      O        Out     0.449     9.594       -         
state_RNII1IGI                  Net          -        -       1.507     -           1         
hundreds[3]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.052
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.632

    Number of logic level(s):                5
    Starting point:                          d1.count[2] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[2]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[2]                        Net          -        -       1.599     -           3         
d1.count_RNIAQDH[2]             SB_LUT4      I1       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.400     2.539       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.910       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.288       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.659       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.038       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.409       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.725       -         
N_26_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.096       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.545       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.052      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.157 is 2.567(23.0%) logic and 8.590(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for counter_7_seg 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        74 uses
SB_DFF          93 uses
SB_DFFSR        37 uses
SB_GB           2 uses
VCC             6 uses
SB_LUT4         210 uses

I/O ports: 21
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   130 (3%)
Total load per clock:
   counter_7_seg|CLK: 1

@S |Mapping Summary:
Total  LUTs: 210 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:27:26 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_counter_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf...
Warning: pin DIGIT[2] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin DIGIT[3] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin assignment on DIGIT[0] is redefined in line 14 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
Warning: pin assignment on DIGIT[1] is redefined in line 22 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
parse file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter_7_seg

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	227
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	72
        LUT, DFF and CARRY	:	58
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	4
        LUT with CARRY   	:	12
    LogicCells                  :	231/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.6 (sec)

Final Design Statistics
    Number of LUTs      	:	227
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	231/3520
    PLBs                        :	48/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter_7_seg|CLK | Frequency: 148.27 MHz | Target: 104.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 693
used logic cells: 231
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 693
used logic cells: 231
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design counter_7_seg
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 318 
I1212: Iteration  1 :    49 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design counter_7_seg
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324804K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name counter_7_seg
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_counter_7_seg_syn.prj" -log "ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec 13 23:29:31 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_counter_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
Running: ch05_counter_7_seg_Implmnt in foreground

Running ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: compile (Compile) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:29:31 2017

Running: compile_flow (Compile Process) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:29:31 2017

Running: compiler (Compile Input) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:29:31 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs

compiler completed
# Wed Dec 13 23:29:33 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:29:33 2017

multi_srs_gen completed
# Wed Dec 13 23:29:33 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs
Complete: Compile Process on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:29:33 2017

premap completed with warnings
# Wed Dec 13 23:29:33 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: map (Map) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:29:33 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:29:33 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec 13 23:29:35 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Logic Synthesis on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec 13 23:29:31 2017

#Implementation: ch05_counter_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v changed - recompiling
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v changed - recompiling
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v changed - recompiling
Selecting top level module counter_7_seg
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Synthesizing module counter_7_seg in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:29:32 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:29:32 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:29:32 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:29:33 2017

###########################################################]
Pre-mapping Report

# Wed Dec 13 23:29:33 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist counter_7_seg

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
counter_7_seg|CLK     118.6 MHz     8.429         inferred     Autoconstr_clkgroup_0     130  
==============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":26:0:26:5|Found inferred clock counter_7_seg|CLK which controls 130 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:29:33 2017

###########################################################]
Map & Optimize Report

# Wed Dec 13 23:29:33 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.47ns		 200 /       130
   2		0h:00m:00s		    -2.47ns		 199 /       130

   3		0h:00m:00s		    -2.47ns		 221 /       130
   4		0h:00m:00s		    -2.47ns		 221 /       130


   5		0h:00m:00s		    -2.47ns		 222 /       130
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net N_53.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               130        thousands[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

@W: MT420 |Found inferred clock counter_7_seg|CLK with period 9.52ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 13 23:29:35 2017
#


Top view:               counter_7_seg
Requested Frequency:    105.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.681

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK     105.0 MHz     89.2 MHz      9.525         11.206        -1.681     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK  counter_7_seg|CLK  |  9.525       -1.681  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_7_seg|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival           
Instance         Reference             Type         Pin     Net           Time        Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
d1.count[0]      counter_7_seg|CLK     SB_DFFSR     Q       count[0]      0.540       -1.681
d1.count[2]      counter_7_seg|CLK     SB_DFFSR     Q       count[2]      0.540       -1.632
d1.count[3]      counter_7_seg|CLK     SB_DFFSR     Q       count[3]      0.540       -1.611
d1.count[10]     counter_7_seg|CLK     SB_DFFSR     Q       count[10]     0.540       -1.611
d1.count[11]     counter_7_seg|CLK     SB_DFFSR     Q       count[11]     0.540       -1.583
d2.count[9]      counter_7_seg|CLK     SB_DFFSR     Q       count[9]      0.540       -1.569
d2.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.562
d1.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.555
d1.count[14]     counter_7_seg|CLK     SB_DFFSR     Q       count[14]     0.540       -1.548
d1.count[1]      counter_7_seg|CLK     SB_DFFSR     Q       count[1]      0.540       -1.548
============================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                     Required           
Instance                   Reference             Type       Pin     Net                 Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
hundreds[1]                counter_7_seg|CLK     SB_DFF     D       state_RNI3UQGH      9.420        -1.681
hundreds[3]                counter_7_seg|CLK     SB_DFF     D       state_RNII1IGI      9.420        -1.681
tens[1]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNILST2E     9.420        -1.681
tens[3]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNIURLHE     9.420        -1.681
units[3]                   counter_7_seg|CLK     SB_DFF     D       sync_1_RNIU9UDC     9.420        -1.569
display1.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_52_i              9.420        -0.064
display2.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_28_0_i            9.420        -0.064
display2.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.digit_data[0]     counter_7_seg|CLK     SB_DFF     D       digit_data          9.420        -0.015
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNI3UQGH               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNI3UQGH               SB_LUT4      O        Out     0.449     9.594       -         
state_RNI3UQGH                  Net          -        -       1.507     -           1         
hundreds[1]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNIURLHE              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNIURLHE              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNIURLHE                 Net          -        -       1.507     -           1         
tens[3]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNII1IGI               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNII1IGI               SB_LUT4      O        Out     0.449     9.594       -         
state_RNII1IGI                  Net          -        -       1.507     -           1         
hundreds[3]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.052
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.632

    Number of logic level(s):                5
    Starting point:                          d1.count[2] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[2]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[2]                        Net          -        -       1.599     -           3         
d1.count_RNIAQDH[2]             SB_LUT4      I1       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.400     2.539       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.910       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.288       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.659       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.038       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.409       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.725       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.096       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.545       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.052      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.157 is 2.567(23.0%) logic and 8.590(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for counter_7_seg 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        74 uses
SB_DFF          93 uses
SB_DFFSR        37 uses
SB_GB           2 uses
VCC             6 uses
SB_LUT4         210 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   130 (3%)
Total load per clock:
   counter_7_seg|CLK: 1

@S |Mapping Summary:
Total  LUTs: 210 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:29:35 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_counter_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf...
Warning: pin DIGIT[2] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin DIGIT[3] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin assignment on DIGIT[0] is redefined in line 14 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
Warning: pin assignment on DIGIT[1] is redefined in line 22 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
parse file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter_7_seg

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	72
        LUT, DFF and CARRY	:	58
    Combinational LogicCells
        Only LUT         	:	84
        CARRY Only       	:	4
        LUT with CARRY   	:	12
    LogicCells                  :	230/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	230/3520
    PLBs                        :	46/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter_7_seg|CLK | Frequency: 164.85 MHz | Target: 104.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 582
used logic cells: 230
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 582
used logic cells: 230
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design counter_7_seg
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 318 
I1212: Iteration  1 :    47 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design counter_7_seg
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324784K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name counter_7_seg
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_counter_7_seg_syn.prj" -log "ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec 13 23:35:22 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_counter_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
Running: ch05_counter_7_seg_Implmnt in foreground

Running ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: compile (Compile) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:35:22 2017

Running: compile_flow (Compile Process) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:35:22 2017

Running: compiler (Compile Input) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:35:22 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs

compiler completed
# Wed Dec 13 23:35:23 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:35:23 2017

multi_srs_gen completed
# Wed Dec 13 23:35:23 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs
Complete: Compile Process on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:35:23 2017

premap completed with warnings
# Wed Dec 13 23:35:23 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: map (Map) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:35:23 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:35:23 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec 13 23:35:25 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Logic Synthesis on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec 13 23:35:22 2017

#Implementation: ch05_counter_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v changed - recompiling
Selecting top level module counter_7_seg
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Synthesizing module counter_7_seg in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:35:22 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:35:22 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:35:22 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:35:23 2017

###########################################################]
Pre-mapping Report

# Wed Dec 13 23:35:23 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist counter_7_seg

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
counter_7_seg|CLK     118.6 MHz     8.429         inferred     Autoconstr_clkgroup_0     130  
==============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":26:0:26:5|Found inferred clock counter_7_seg|CLK which controls 130 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:35:23 2017

###########################################################]
Map & Optimize Report

# Wed Dec 13 23:35:23 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.47ns		 200 /       130
   2		0h:00m:00s		    -2.47ns		 199 /       130

   3		0h:00m:00s		    -2.47ns		 221 /       130
   4		0h:00m:00s		    -2.47ns		 221 /       130


   5		0h:00m:00s		    -2.47ns		 222 /       130
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net N_53.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               130        thousands[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

@W: MT420 |Found inferred clock counter_7_seg|CLK with period 9.52ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 13 23:35:25 2017
#


Top view:               counter_7_seg
Requested Frequency:    105.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.681

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK     105.0 MHz     89.2 MHz      9.525         11.206        -1.681     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK  counter_7_seg|CLK  |  9.525       -1.681  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_7_seg|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival           
Instance         Reference             Type         Pin     Net           Time        Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
d1.count[0]      counter_7_seg|CLK     SB_DFFSR     Q       count[0]      0.540       -1.681
d1.count[2]      counter_7_seg|CLK     SB_DFFSR     Q       count[2]      0.540       -1.632
d1.count[3]      counter_7_seg|CLK     SB_DFFSR     Q       count[3]      0.540       -1.611
d1.count[10]     counter_7_seg|CLK     SB_DFFSR     Q       count[10]     0.540       -1.611
d1.count[11]     counter_7_seg|CLK     SB_DFFSR     Q       count[11]     0.540       -1.583
d2.count[9]      counter_7_seg|CLK     SB_DFFSR     Q       count[9]      0.540       -1.569
d2.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.562
d1.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.555
d1.count[14]     counter_7_seg|CLK     SB_DFFSR     Q       count[14]     0.540       -1.548
d1.count[1]      counter_7_seg|CLK     SB_DFFSR     Q       count[1]      0.540       -1.548
============================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                     Required           
Instance                   Reference             Type       Pin     Net                 Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
hundreds[1]                counter_7_seg|CLK     SB_DFF     D       state_RNI3UQGH      9.420        -1.681
hundreds[3]                counter_7_seg|CLK     SB_DFF     D       state_RNII1IGI      9.420        -1.681
tens[1]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNILST2E     9.420        -1.681
tens[3]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNIURLHE     9.420        -1.681
units[3]                   counter_7_seg|CLK     SB_DFF     D       sync_1_RNIU9UDC     9.420        -1.569
display1.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_52_i              9.420        -0.064
display2.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_28_0_i            9.420        -0.064
display2.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.digit_data[0]     counter_7_seg|CLK     SB_DFF     D       digit_data          9.420        -0.015
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNI3UQGH               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNI3UQGH               SB_LUT4      O        Out     0.449     9.594       -         
state_RNI3UQGH                  Net          -        -       1.507     -           1         
hundreds[1]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNIURLHE              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNIURLHE              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNIURLHE                 Net          -        -       1.507     -           1         
tens[3]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNII1IGI               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNII1IGI               SB_LUT4      O        Out     0.449     9.594       -         
state_RNII1IGI                  Net          -        -       1.507     -           1         
hundreds[3]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.052
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.632

    Number of logic level(s):                5
    Starting point:                          d1.count[2] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[2]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[2]                        Net          -        -       1.599     -           3         
d1.count_RNIAQDH[2]             SB_LUT4      I1       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.400     2.539       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.910       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.288       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.659       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.038       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.409       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.725       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.096       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.545       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.052      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.157 is 2.567(23.0%) logic and 8.590(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for counter_7_seg 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        74 uses
SB_DFF          93 uses
SB_DFFSR        37 uses
SB_GB           2 uses
VCC             6 uses
SB_LUT4         210 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   130 (3%)
Total load per clock:
   counter_7_seg|CLK: 1

@S |Mapping Summary:
Total  LUTs: 210 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:35:25 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_counter_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf...
Warning: pin DIGIT[2] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin DIGIT[3] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin assignment on DIGIT[0] is redefined in line 14 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
Warning: pin assignment on DIGIT[1] is redefined in line 22 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
parse file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter_7_seg

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	72
        LUT, DFF and CARRY	:	58
    Combinational LogicCells
        Only LUT         	:	84
        CARRY Only       	:	4
        LUT with CARRY   	:	12
    LogicCells                  :	230/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	230/3520
    PLBs                        :	46/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter_7_seg|CLK | Frequency: 164.85 MHz | Target: 104.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 582
used logic cells: 230
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 582
used logic cells: 230
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design counter_7_seg
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 318 
I1212: Iteration  1 :    47 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design counter_7_seg
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           324784K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_counter_7_seg_syn.prj" -log "ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec 13 23:41:17 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_counter_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
Running: ch05_counter_7_seg_Implmnt in foreground

Running ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: compile (Compile) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:41:17 2017

Running: compile_flow (Compile Process) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:41:17 2017

Running: compiler (Compile Input) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:41:17 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs

compiler completed
# Wed Dec 13 23:41:18 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:41:18 2017

multi_srs_gen completed
# Wed Dec 13 23:41:18 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs
Complete: Compile Process on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:41:18 2017

premap completed with warnings
# Wed Dec 13 23:41:18 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: map (Map) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:41:18 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:41:18 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec 13 23:41:20 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Logic Synthesis on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec 13 23:41:17 2017

#Implementation: ch05_counter_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module counter_7_seg
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Synthesizing module counter_7_seg in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:41:17 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:41:17 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:41:17 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:41:18 2017

###########################################################]
Pre-mapping Report

# Wed Dec 13 23:41:18 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist counter_7_seg

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
counter_7_seg|CLK     118.6 MHz     8.429         inferred     Autoconstr_clkgroup_0     130  
==============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":26:0:26:5|Found inferred clock counter_7_seg|CLK which controls 130 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:41:18 2017

###########################################################]
Map & Optimize Report

# Wed Dec 13 23:41:18 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.47ns		 200 /       130
   2		0h:00m:00s		    -2.47ns		 199 /       130

   3		0h:00m:00s		    -2.47ns		 221 /       130
   4		0h:00m:00s		    -2.47ns		 221 /       130


   5		0h:00m:00s		    -2.47ns		 222 /       130
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net N_53.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               130        thousands[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

@W: MT420 |Found inferred clock counter_7_seg|CLK with period 9.52ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 13 23:41:20 2017
#


Top view:               counter_7_seg
Requested Frequency:    105.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.681

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK     105.0 MHz     89.2 MHz      9.525         11.206        -1.681     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK  counter_7_seg|CLK  |  9.525       -1.681  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_7_seg|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival           
Instance         Reference             Type         Pin     Net           Time        Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
d1.count[0]      counter_7_seg|CLK     SB_DFFSR     Q       count[0]      0.540       -1.681
d1.count[2]      counter_7_seg|CLK     SB_DFFSR     Q       count[2]      0.540       -1.632
d1.count[3]      counter_7_seg|CLK     SB_DFFSR     Q       count[3]      0.540       -1.611
d1.count[10]     counter_7_seg|CLK     SB_DFFSR     Q       count[10]     0.540       -1.611
d1.count[11]     counter_7_seg|CLK     SB_DFFSR     Q       count[11]     0.540       -1.583
d2.count[9]      counter_7_seg|CLK     SB_DFFSR     Q       count[9]      0.540       -1.569
d2.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.562
d1.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.555
d1.count[14]     counter_7_seg|CLK     SB_DFFSR     Q       count[14]     0.540       -1.548
d1.count[1]      counter_7_seg|CLK     SB_DFFSR     Q       count[1]      0.540       -1.548
============================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                     Required           
Instance                   Reference             Type       Pin     Net                 Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
hundreds[1]                counter_7_seg|CLK     SB_DFF     D       state_RNI3UQGH      9.420        -1.681
hundreds[3]                counter_7_seg|CLK     SB_DFF     D       state_RNII1IGI      9.420        -1.681
tens[1]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNILST2E     9.420        -1.681
tens[3]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNIURLHE     9.420        -1.681
units[3]                   counter_7_seg|CLK     SB_DFF     D       sync_1_RNIU9UDC     9.420        -1.569
display1.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_52_i              9.420        -0.064
display2.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_28_0_i            9.420        -0.064
display2.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.digit_data[0]     counter_7_seg|CLK     SB_DFF     D       digit_data          9.420        -0.015
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNI3UQGH               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNI3UQGH               SB_LUT4      O        Out     0.449     9.594       -         
state_RNI3UQGH                  Net          -        -       1.507     -           1         
hundreds[1]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNIURLHE              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNIURLHE              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNIURLHE                 Net          -        -       1.507     -           1         
tens[3]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNII1IGI               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNII1IGI               SB_LUT4      O        Out     0.449     9.594       -         
state_RNII1IGI                  Net          -        -       1.507     -           1         
hundreds[3]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.052
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.632

    Number of logic level(s):                5
    Starting point:                          d1.count[2] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[2]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[2]                        Net          -        -       1.599     -           3         
d1.count_RNIAQDH[2]             SB_LUT4      I1       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.400     2.539       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.910       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.288       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.659       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.038       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.409       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.725       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.096       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.545       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.052      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.157 is 2.567(23.0%) logic and 8.590(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for counter_7_seg 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        74 uses
SB_DFF          93 uses
SB_DFFSR        37 uses
SB_GB           2 uses
VCC             6 uses
SB_LUT4         210 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   130 (3%)
Total load per clock:
   counter_7_seg|CLK: 1

@S |Mapping Summary:
Total  LUTs: 210 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:41:20 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_counter_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 123 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf...
Warning: pin DIGIT[2] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin DIGIT[3] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf
Warning: pin assignment on DIGIT[1] is redefined in line 14 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
Warning: pin assignment on DIGIT[0] is redefined in line 22 of file (/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf)
parse file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter_7_seg

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	72
        LUT, DFF and CARRY	:	58
    Combinational LogicCells
        Only LUT         	:	84
        CARRY Only       	:	4
        LUT with CARRY   	:	12
    LogicCells                  :	230/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.7 (sec)

Final Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	230/3520
    PLBs                        :	43/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter_7_seg|CLK | Frequency: 170.12 MHz | Target: 104.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 586
used logic cells: 230
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 586
used logic cells: 230
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design counter_7_seg
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 315 
I1212: Iteration  1 :    57 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design counter_7_seg
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           324784K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_counter_7_seg_syn.prj" -log "ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec 13 23:42:24 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_counter_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr"
Running: ch05_counter_7_seg_Implmnt in foreground

Running ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: compile (Compile) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:42:24 2017

Running: compile_flow (Compile Process) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:42:24 2017

Running: compiler (Compile Input) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:42:24 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs

compiler completed
# Wed Dec 13 23:42:25 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:42:25 2017

multi_srs_gen completed
# Wed Dec 13 23:42:25 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srs
Complete: Compile Process on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:42:25 2017

premap completed with warnings
# Wed Dec 13 23:42:25 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

Running: map (Map) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:42:25 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
# Wed Dec 13 23:42:25 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec 13 23:42:27 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt
Complete: Logic Synthesis on ch05_counter_7_seg_syn|ch05_counter_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec 13 23:42:24 2017

#Implementation: ch05_counter_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module counter_7_seg
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Synthesizing module counter_7_seg in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:42:24 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:42:24 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:42:24 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":1:7:1:19|Selected library: work cell: counter_7_seg view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 13 23:42:25 2017

###########################################################]
Pre-mapping Report

# Wed Dec 13 23:42:25 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist counter_7_seg

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
counter_7_seg|CLK     118.6 MHz     8.429         inferred     Autoconstr_clkgroup_0     130  
==============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/debouncer.v":26:0:26:5|Found inferred clock counter_7_seg|CLK which controls 130 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:42:25 2017

###########################################################]
Map & Optimize Report

# Wed Dec 13 23:42:25 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.47ns		 200 /       130
   2		0h:00m:00s		    -2.47ns		 199 /       130

   3		0h:00m:00s		    -2.47ns		 221 /       130
   4		0h:00m:00s		    -2.47ns		 221 /       130


   5		0h:00m:00s		    -2.47ns		 222 /       130
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net N_53.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               130        thousands[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/synwork/ch05_counter_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

@W: MT420 |Found inferred clock counter_7_seg|CLK with period 9.52ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 13 23:42:27 2017
#


Top view:               counter_7_seg
Requested Frequency:    105.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.681

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK     105.0 MHz     89.2 MHz      9.525         11.206        -1.681     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
counter_7_seg|CLK  counter_7_seg|CLK  |  9.525       -1.681  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_7_seg|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival           
Instance         Reference             Type         Pin     Net           Time        Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
d1.count[0]      counter_7_seg|CLK     SB_DFFSR     Q       count[0]      0.540       -1.681
d1.count[2]      counter_7_seg|CLK     SB_DFFSR     Q       count[2]      0.540       -1.632
d1.count[3]      counter_7_seg|CLK     SB_DFFSR     Q       count[3]      0.540       -1.611
d1.count[10]     counter_7_seg|CLK     SB_DFFSR     Q       count[10]     0.540       -1.611
d1.count[11]     counter_7_seg|CLK     SB_DFFSR     Q       count[11]     0.540       -1.583
d2.count[9]      counter_7_seg|CLK     SB_DFFSR     Q       count[9]      0.540       -1.569
d2.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.562
d1.count[12]     counter_7_seg|CLK     SB_DFFSR     Q       count[12]     0.540       -1.555
d1.count[14]     counter_7_seg|CLK     SB_DFFSR     Q       count[14]     0.540       -1.548
d1.count[1]      counter_7_seg|CLK     SB_DFFSR     Q       count[1]      0.540       -1.548
============================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                     Required           
Instance                   Reference             Type       Pin     Net                 Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
hundreds[1]                counter_7_seg|CLK     SB_DFF     D       state_RNI3UQGH      9.420        -1.681
hundreds[3]                counter_7_seg|CLK     SB_DFF     D       state_RNII1IGI      9.420        -1.681
tens[1]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNILST2E     9.420        -1.681
tens[3]                    counter_7_seg|CLK     SB_DFF     D       sync_1_RNIURLHE     9.420        -1.681
units[3]                   counter_7_seg|CLK     SB_DFF     D       sync_1_RNIU9UDC     9.420        -1.569
display1.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_52_i              9.420        -0.064
display2.digit_posn        counter_7_seg|CLK     SB_DFF     D       N_28_0_i            9.420        -0.064
display2.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.DIGIT             counter_7_seg|CLK     SB_DFF     D       DIGIT               9.420        -0.015
display1.digit_data[0]     counter_7_seg|CLK     SB_DFF     D       digit_data          9.420        -0.015
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNI3UQGH               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNI3UQGH               SB_LUT4      O        Out     0.449     9.594       -         
state_RNI3UQGH                  Net          -        -       1.507     -           1         
hundreds[1]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            tens[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.458       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.774       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNIURLHE              SB_LUT4      I0       In      -         9.145       -         
d1.sync_1_RNIURLHE              SB_LUT4      O        Out     0.449     9.594       -         
sync_1_RNIURLHE                 Net          -        -       1.507     -           1         
tens[3]                         SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.681

    Number of logic level(s):                5
    Starting point:                          d1.count[0] / Q
    Ending point:                            hundreds[3] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[0]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                        Net          -        -       1.599     -           4         
d1.count_RNIAQDH[2]             SB_LUT4      I0       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.449     2.588       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.959       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.338       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.708       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.087       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.sync_1_RNIJL7UA              SB_LUT4      I3       In      -         7.458       -         
d1.sync_1_RNIJL7UA              SB_LUT4      O        Out     0.316     7.774       -         
N_29_1                          Net          -        -       1.371     -           2         
d1.state_RNII1IGI               SB_LUT4      I0       In      -         9.145       -         
d1.state_RNII1IGI               SB_LUT4      O        Out     0.449     9.594       -         
state_RNII1IGI                  Net          -        -       1.507     -           1         
hundreds[3]                     SB_DFF       D        In      -         11.101      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.206 is 2.616(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.525
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.420

    - Propagation time:                      11.052
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.632

    Number of logic level(s):                5
    Starting point:                          d1.count[2] / Q
    Ending point:                            tens[1] / D
    The start point is clocked by            counter_7_seg|CLK [rising] on pin C
    The end   point is clocked by            counter_7_seg|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
d1.count[2]                     SB_DFFSR     Q        Out     0.540     0.540       -         
count[2]                        Net          -        -       1.599     -           3         
d1.count_RNIAQDH[2]             SB_LUT4      I1       In      -         2.139       -         
d1.count_RNIAQDH[2]             SB_LUT4      O        Out     0.400     2.539       -         
m59_15_1                        Net          -        -       1.371     -           2         
d1.count_RNI7C242[15]           SB_LUT4      I1       In      -         3.910       -         
d1.count_RNI7C242[15]           SB_LUT4      O        Out     0.379     4.288       -         
m59_15                          Net          -        -       1.371     -           7         
d1.sync_1_RNI1SGU2              SB_LUT4      I1       In      -         5.659       -         
d1.sync_1_RNI1SGU2              SB_LUT4      O        Out     0.379     6.038       -         
un1_thousands_axbxc3_m5_e_5     Net          -        -       1.371     -           10        
d1.state_RNIPIPU8               SB_LUT4      I3       In      -         7.409       -         
d1.state_RNIPIPU8               SB_LUT4      O        Out     0.316     7.725       -         
N_24_1                          Net          -        -       1.371     -           2         
d1.sync_1_RNILST2E              SB_LUT4      I0       In      -         9.096       -         
d1.sync_1_RNILST2E              SB_LUT4      O        Out     0.449     9.545       -         
sync_1_RNILST2E                 Net          -        -       1.507     -           1         
tens[1]                         SB_DFF       D        In      -         11.052      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.157 is 2.567(23.0%) logic and 8.590(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for counter_7_seg 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        74 uses
SB_DFF          93 uses
SB_DFFSR        37 uses
SB_GB           2 uses
VCC             6 uses
SB_LUT4         210 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   130 (3%)
Total load per clock:
   counter_7_seg|CLK: 1

@S |Mapping Summary:
Total  LUTs: 210 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 13 23:42:27 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_counter_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/constraint/counter_7_seg_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter_7_seg

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	72
        LUT, DFF and CARRY	:	58
    Combinational LogicCells
        Only LUT         	:	84
        CARRY Only       	:	4
        LUT with CARRY   	:	12
    LogicCells                  :	230/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.2 (sec)

Final Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	230/3520
    PLBs                        :	43/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter_7_seg|CLK | Frequency: 170.12 MHz | Target: 104.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 586
used logic cells: 230
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 586
used logic cells: 230
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/placer/counter_7_seg_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design counter_7_seg
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 315 
I1212: Iteration  1 :    57 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design counter_7_seg
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           324784K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/packer/counter_7_seg_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/netlister/counter_7_seg_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/simulation_netlist/counter_7_seg_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/timer/counter_7_seg_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/netlist/oadb-counter_7_seg" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
00:26
