<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 105</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page105-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce105.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:774px;white-space:nowrap" class="ft00">Vol. 3A&#160;4-1</p>
<p style="position:absolute;top:96px;left:714px;white-space:nowrap" class="ft01">CHAPTER 4</p>
<p style="position:absolute;top:120px;left:755px;white-space:nowrap" class="ft01">PAGING</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft07"><a href="þÿ">Chapter 3&#160;</a>explains&#160;how segmentation&#160;converts logical addresses&#160;to linear&#160;addresses.&#160;<b>Paging</b>&#160;(or&#160;linear-address&#160;<br/>translation)&#160;is the&#160;process of translating linear&#160;addresses so&#160;that they can&#160;be&#160;used&#160;to access memory&#160;or I/O&#160;<br/>devices. Paging&#160;translates&#160;each linear address to&#160;a&#160;<b>physical&#160;address</b>&#160;and determines, for each&#160;translation,&#160;what&#160;<br/>accesses to&#160;the linear&#160;address are&#160;allowed&#160;(the addressâ€™s&#160;<b>access rights</b>) and the&#160;type&#160;of&#160;caching used for such&#160;<br/>accesses (the&#160;addressâ€™s&#160;<b>memory&#160;type</b>).<br/>Intel-64 processors support&#160;three&#160;different paging&#160;modes.&#160;These&#160;modes are&#160;identified&#160;and&#160;defined in&#160;<a href="o_fe12b1e2a880e0ce-105.html">Section&#160;4.1.&#160;<br/></a><a href="o_fe12b1e2a880e0ce-110.html">Section 4.2&#160;</a>gives an overview&#160;of the translation mechanism that&#160;is used in all&#160;mode<a href="o_fe12b1e2a880e0ce-111.html">s. Section 4.3</a>,<a href="o_fe12b1e2a880e0ce-117.html">&#160;Section 4.4,</a>&#160;and&#160;<br/><a href="o_fe12b1e2a880e0ce-123.html">Section 4.5&#160;</a>discuss&#160;the three&#160;paging modes in detail.<br/><a href="o_fe12b1e2a880e0ce-132.html">Section&#160;4.6 deta</a>ils&#160;how paging&#160;determines&#160;and&#160;<a href="o_fe12b1e2a880e0ce-135.html">uses access rights. Section&#160;4.7&#160;</a>discusses exceptions&#160;that&#160;may&#160;be&#160;<br/>generated by paging (page-fault exceptions).<a href="o_fe12b1e2a880e0ce-137.html">&#160;Section&#160;4.8&#160;co</a>nsiders&#160;data which the processor writes&#160;in response&#160;to&#160;<br/>linear-address&#160;accesses (accessed&#160;and dirty flags).<br/><a href="o_fe12b1e2a880e0ce-138.html">Section&#160;4.9 des</a>cribes how&#160;paging determines&#160;the memory&#160;types used&#160;for accesses&#160;to linear&#160;addre<a href="o_fe12b1e2a880e0ce-139.html">sses. Section&#160;<br/>4.10&#160;pro</a>vides&#160;details of how a&#160;processor&#160;may cache&#160;information about&#160;linear-address tr<a href="o_fe12b1e2a880e0ce-150.html">anslation. Section&#160;4.11&#160;<br/></a>outlines interactions between paging&#160;and&#160;certain VMX feat<a href="o_fe12b1e2a880e0ce-151.html">ures. Section&#160;4.12 giv</a>es&#160;an&#160;overview of how paging&#160;can&#160;<br/>be&#160;used&#160;to&#160;implement virtual memory.</p>
<p style="position:absolute;top:499px;left:68px;white-space:nowrap" class="ft04">4.1&#160;</p>
<p style="position:absolute;top:499px;left:147px;white-space:nowrap" class="ft04">PAGING MODES AND CONTROL BITS</p>
<p style="position:absolute;top:535px;left:68px;white-space:nowrap" class="ft02">Paging behavior is&#160;controlled&#160;by&#160;the following control&#160;bits:</p>
<p style="position:absolute;top:557px;left:68px;white-space:nowrap" class="ft05">â€¢</p>
<p style="position:absolute;top:558px;left:93px;white-space:nowrap" class="ft02">The&#160;WP&#160;and&#160;PG flags in control&#160;register&#160;CR0 (bit&#160;16 and bit&#160;31,&#160;respectively).</p>
<p style="position:absolute;top:580px;left:68px;white-space:nowrap" class="ft05">â€¢</p>
<p style="position:absolute;top:580px;left:93px;white-space:nowrap" class="ft07">The PSE,&#160;PAE,&#160;PGE,&#160;PCIDE, SMEP, SMAP, and PKE flags in&#160;control register&#160;CR4 (bit&#160;4,&#160;bit&#160;5, bit&#160;7,&#160;bit&#160;17,&#160;bit&#160;20,&#160;<br/>bit&#160;21,&#160;and bit&#160;22,&#160;respectively).</p>
<p style="position:absolute;top:619px;left:68px;white-space:nowrap" class="ft05">â€¢</p>
<p style="position:absolute;top:619px;left:93px;white-space:nowrap" class="ft02">The&#160;LME&#160;and NXE flags&#160;in the&#160;IA32_EFER MSR (bit&#160;8 and&#160;bit&#160;11,&#160;respectively).</p>
<p style="position:absolute;top:641px;left:68px;white-space:nowrap" class="ft05">â€¢</p>
<p style="position:absolute;top:642px;left:93px;white-space:nowrap" class="ft02">The AC&#160;flag&#160;in&#160;the EFLAGS&#160;register (bit&#160;18).</p>
<p style="position:absolute;top:666px;left:68px;white-space:nowrap" class="ft07">Software&#160;enables paging&#160;by&#160;using the&#160;MOV&#160;to CR0&#160;instruction&#160;to set CR0.PG. Before doing so, software should&#160;<br/>ensure&#160;that control register&#160;CR3 contains the&#160;physical&#160;address of&#160;the&#160;first paging&#160;structure&#160;that&#160;the&#160;processor will&#160;<br/>use&#160;for linear-address&#160;translation (see<a href="o_fe12b1e2a880e0ce-110.html">&#160;Section 4.2)&#160;</a>and that structure&#160;is initialized as&#160;desired.&#160;<a href="o_fe12b1e2a880e0ce-114.html">See Table&#160;4-3,&#160;<br/></a><a href="o_fe12b1e2a880e0ce-117.html">Table&#160;4-7,</a><a href="o_fe12b1e2a880e0ce-123.html">&#160;and&#160;Table&#160;4-12&#160;for the&#160;</a>use of CR3&#160;in the&#160;different paging&#160;modes.<br/><a href="o_fe12b1e2a880e0ce-105.html">Section 4.1.1&#160;</a>describes how the&#160;values&#160;of CR0.PG,&#160;CR4.PAE,&#160;and&#160;IA32_EFER.LME determine&#160;whether&#160;paging&#160;is&#160;in&#160;<br/>use and, if&#160;so,&#160;<a href="o_fe12b1e2a880e0ce-107.html">which of three paging modes is in use. Section 4.1.2&#160;</a>explains&#160;how to&#160;manage&#160;these bits to establish&#160;<br/>or&#160;make changes in paging&#160;mo<a href="o_fe12b1e2a880e0ce-108.html">des. Section 4.1.3&#160;</a>discusses&#160;how CR0.WP, CR4.PSE,&#160;CR4.PGE,&#160;CR4.PCIDE,&#160;<br/>CR4.SMEP, CR4.SMAP, CR4.PKE,&#160;and IA32_EFER.NXE modify the&#160;operation&#160;of&#160;the different&#160;paging&#160;modes.</p>
<p style="position:absolute;top:839px;left:68px;white-space:nowrap" class="ft06">4.1.1&#160;</p>
<p style="position:absolute;top:839px;left:148px;white-space:nowrap" class="ft06">Three Paging Modes</p>
<p style="position:absolute;top:870px;left:68px;white-space:nowrap" class="ft07">If CR0.PG&#160;=&#160;0,&#160;paging is&#160;not&#160;used. The logical processor&#160;treats all linear&#160;addresses as&#160;if they were&#160;physical&#160;<br/>addresses.&#160;CR4.PAE and&#160;IA32_EFER.LME are&#160;ignored&#160;by the&#160;processor,&#160;as&#160;are CR0.WP,&#160;CR4.PSE,&#160;CR4.PGE,&#160;<br/>CR4.SMEP, CR4.SMAP, and&#160;IA32_EFER.NXE.<br/>Paging is&#160;enabled if CR0.PG&#160;=&#160;1. Paging&#160;can be enabled&#160;only if&#160;protection is&#160;enabled (CR0.PE&#160;=&#160;1).&#160;If paging is&#160;<br/>enabled,&#160;one of three paging&#160;modes is&#160;used. The values&#160;of&#160;CR4.PAE and IA32_EFER.LME determine&#160;which paging&#160;<br/>mode is&#160;used:</p>
<p style="position:absolute;top:982px;left:68px;white-space:nowrap" class="ft05">â€¢</p>
<p style="position:absolute;top:982px;left:93px;white-space:nowrap" class="ft07">If CR0.PG&#160;= 1&#160;and&#160;CR4.PAE&#160;=&#160;0,&#160;<b>32-bit paging</b>&#160;is used. 32-bit paging is detail<a href="o_fe12b1e2a880e0ce-111.html">ed in Section 4.3. 32-bit&#160;</a>paging&#160;<br/>uses&#160;CR0.WP,&#160;CR4.PSE,&#160;CR4.PGE,&#160;CR4.SMEP,&#160;and&#160;CR4.SMAP&#160;as&#160;described&#160;<a href="o_fe12b1e2a880e0ce-108.html">in Section 4.1.3.</a></p>
<p style="position:absolute;top:1021px;left:68px;white-space:nowrap" class="ft05">â€¢</p>
<p style="position:absolute;top:1021px;left:93px;white-space:nowrap" class="ft07">If CR0.PG&#160;=&#160;1,&#160;CR4.PAE&#160;=&#160;1,&#160;and IA32_EFER.LME&#160;=&#160;0,&#160;<b>PAE paging</b>&#160;is&#160;used. PAE&#160;paging is&#160;detaile<a href="o_fe12b1e2a880e0ce-117.html">d in&#160;Section&#160;<br/>4.4</a>.&#160;PAE paging uses&#160;CR0.WP,&#160;CR4.PGE,&#160;CR4.SMEP,&#160;CR4.SMAP,&#160;and&#160;IA32_EFER.NXE&#160;as described&#160;in&#160;<a href="o_fe12b1e2a880e0ce-108.html">Section&#160;<br/>4.1.3.</a></p>
</div>
</body>
</html>
