
---------- Begin Simulation Statistics ----------
final_tick                               178061789500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 476193                       # Simulator instruction rate (inst/s)
host_mem_usage                                8496412                       # Number of bytes of host memory used
host_op_rate                                   554891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   213.20                       # Real time elapsed on the host
host_tick_rate                              835176308                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101525559                       # Number of instructions simulated
sim_ops                                     118304287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.178062                       # Number of seconds simulated
sim_ticks                                178061789500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.604544                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17067125                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17134886                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17134578                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.lookups                17135672                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     303                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   101525559                       # Number of instructions committed
system.cpu.committedOps                     118304287                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.507723                       # CPI: cycles per instruction
system.cpu.dcache.prefetcher.num_hwpf_issued      6887049                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        72519                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      6986633                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      18129483                       # number of prefetches that crossed the page
system.cpu.discardedOps                        438025                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                 29                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           34538495                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17068828                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            66352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions           17001238                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       156487173                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285085                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        356123579                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  33      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                67838720     57.34%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     1      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc          16777216     14.18%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     13      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    15      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::MemRead               33621209     28.42%     99.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 67042      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                118304287                       # Class of committed instruction
system.cpu.tickCycles                       199636406                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             4971                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                4971                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3321                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16646692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33295801                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12981                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12981                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       836608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  836608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13076                       # Request fanout histogram
system.membus.respLayer1.occupancy           68146921                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            14908375                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16583690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16578091                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             7827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           537                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16583153                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49943668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49944910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1069888320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1069933440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7831                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16656940                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000693                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16656932    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16656940                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18625434498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24972854499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            805500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             10388849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      6251149                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16640042                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data            10388849                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      6251149                       # number of overall hits
system.l2.overall_hits::total                16640042                       # number of overall hits
system.l2.demand_misses::.cpu.inst                493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         4163                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9063                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               493                       # number of overall misses
system.l2.overall_misses::.cpu.data              4407                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         4163                       # number of overall misses
system.l2.overall_misses::total                  9063                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37054500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    347180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    313181203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        697415703                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37054500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    347180000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    313181203                       # number of overall miss cycles
system.l2.overall_miss_latency::total       697415703                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              537                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10393256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      6255312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16649105                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             537                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10393256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      6255312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16649105                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.918063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.000666                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.918063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.000666                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75161.257606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78779.214885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 75229.690848                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76951.969878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75161.257606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78779.214885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 75229.690848                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76951.969878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher          694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 694                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher          694                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                694                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         3469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         3469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         4703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13072                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32124500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    303110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    255811397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    591045897                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32124500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    303110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    255811397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    299156432                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    890202329                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.918063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.000555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.918063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.000555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000785                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65161.257606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68779.214885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73742.115019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70623.240172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65161.257606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68779.214885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73742.115019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63609.702743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68099.933369                       # average overall mshr miss latency
system.l2.replacements                              4                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68437                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              166                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          166                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         4703                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4703                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    299156432                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    299156432                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63609.702743                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63609.702743                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             65324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  91                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         65415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.001391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81335.164835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81335.164835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6491500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6491500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.001391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71335.164835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71335.164835                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37054500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37054500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.918063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75161.257606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75161.257606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.918063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65161.257606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65161.257606                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      10323525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      6251149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16574674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         4163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    339778500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    313181203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    652959703                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     10327841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      6255312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16583153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.000666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78725.324374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 75229.690848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77009.046232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    296618500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    255811397                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    552429897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.000555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68725.324374                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73742.115019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70960.808863                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               4                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        74000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        74000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8846.243447                       # Cycle average of tags in use
system.l2.tags.total_refs                    33299802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2546.635210                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.986654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       351.824194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3321.933896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  2278.577951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2889.920752                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.202755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.139073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.176387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.539932                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8172                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4603                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.498779                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.299072                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 266379452                       # Number of tag accesses
system.l2.tags.data_accesses                266379452                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       222016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       300992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             836608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31552                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         3469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         4703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13072                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            177197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1583989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      1246848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1690380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4698414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       177197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           177197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           177197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1583989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      1246848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1690380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4698414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      3469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      4703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000630508                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71842                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    149432808                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               394532808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11431.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30181.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.088066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.113473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.473822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1637     52.23%     52.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           95      3.03%     55.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          551     17.58%     72.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      2.07%     74.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          531     16.94%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.15%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      0.64%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      1.31%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          158      5.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3134                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 836608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  836608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  178061687000                       # Total gap between requests
system.mem_ctrls.avgGap                   13621610.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       222016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       300992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 177196.916242381121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1583989.472373577300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 1246848.077981379582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1690379.507277725032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         3469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         4703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11950500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    121816226                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    109836319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    150929763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24240.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27641.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     31662.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     32092.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11302620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5988510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47124000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14055587520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4808135820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      64326770880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83254909350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.561904                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 167185259533                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5945680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4930849967                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11131260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5905020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            46210080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14055587520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4780377960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64350145920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83249357760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.530726                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 167246195640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5945680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4869913860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     46376621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46376621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     46376621                       # number of overall hits
system.cpu.icache.overall_hits::total        46376621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          537                       # number of overall misses
system.cpu.icache.overall_misses::total           537                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38863000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38863000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38863000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38863000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     46377158                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     46377158                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     46377158                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     46377158                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72370.577281                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72370.577281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72370.577281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72370.577281                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.icache.writebacks::total               168                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38326000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38326000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71370.577281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71370.577281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71370.577281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71370.577281                       # average overall mshr miss latency
system.cpu.icache.replacements                    168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     46376621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46376621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           537                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38863000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38863000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     46377158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     46377158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72370.577281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72370.577281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38326000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38326000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71370.577281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71370.577281                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.969424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            46377158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          86363.422719                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.969424                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.622987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.622987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          92754853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         92754853                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     21456558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21456558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21456558                       # number of overall hits
system.cpu.dcache.overall_hits::total        21456558                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     12362930                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12362930                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     12362930                       # number of overall misses
system.cpu.dcache.overall_misses::total      12362930                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 157495600500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 157495600500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 157495600500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 157495600500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33819488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33819488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33819488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33819488                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.365556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.365556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.365556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.365556                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12739.342575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12739.342575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12739.342575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12739.342575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22449                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2787                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.054898                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           1993641                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        68437                       # number of writebacks
system.cpu.dcache.writebacks::total             68437                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1969673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1969673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1969673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1969673                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10393257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10393257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10393257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      6255312                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16648569                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 127552932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 127552932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 127552932500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  72904247467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 200457179967                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.307316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.307316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.307316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.492277                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12272.662217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12272.662217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12272.662217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11654.773969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12040.505101                       # average overall mshr miss latency
system.cpu.dcache.replacements               16646524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21455056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21455056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     12297421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12297421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 156629519000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 156629519000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33752477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33752477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.364341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.364341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12736.777817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12736.777817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1969581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1969581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     10327840                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10327840                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 126757779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 126757779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.305988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.305988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12273.406588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12273.406588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    865774500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    865774500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.977583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.977583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13217.527709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13217.527709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    795033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    795033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.976255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.976255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12154.051947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12154.051947                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      6255312                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      6255312                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  72904247467                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  72904247467                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11654.773969                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 11654.773969                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       307000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       307000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 43857.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 43857.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data            3                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            3                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       120000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       120000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        30000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        30000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        99500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        99500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        49750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        49750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        97500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        97500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        48750                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        48750                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.947255                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38105161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16648572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.288795                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1331.580819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   712.366436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.650186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.347835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          687                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          684                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.335449                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.664551                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          84287616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         84287616                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 178061789500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
