/*
 * Copyright (c) 2023 Broadcom.
 * The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * This program and the accompanying materials are made
 * available under the terms of the Eclipse Public License 2.0
 * which is available at https://www.eclipse.org/legal/epl-2.0/
 *
 * SPDX-License-Identifier: EPL-2.0
 *
 * Contributors:
 *   Broadcom, Inc. - initial API and implementation
 */

// clang-format off

DEFINE_INSTRUCTION_FORMAT(E_0, mach_format::E)
DEFINE_INSTRUCTION_FORMAT(I_1, mach_format::I, imm_8_U)
DEFINE_INSTRUCTION_FORMAT(IE_2, mach_format::IE, imm_4_U, imm_4_U)
DEFINE_INSTRUCTION_FORMAT(MII_3, mach_format::MII, mask_4_U, rel_addr_imm_12_S, rel_addr_imm_24_S)
DEFINE_INSTRUCTION_FORMAT(RI_a_2_s, mach_format::RI_a, reg_4_U, imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RI_a_2_u, mach_format::RI_a, reg_4_U, imm_16_U)
DEFINE_INSTRUCTION_FORMAT(RI_b_2, mach_format::RI_b, reg_4_U, rel_addr_imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RI_c_2, mach_format::RI_c, mask_4_U, rel_addr_imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RIE_a_3, mach_format::RIE_a, reg_4_U, imm_16_S, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RIE_b_4, mach_format::RIE_b, reg_4_U, reg_4_U, mask_4_U, rel_addr_imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RIE_c_4, mach_format::RIE_c, reg_4_U, imm_8_S, mask_4_U, rel_addr_imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RIE_d_3, mach_format::RIE_d, reg_4_U, reg_4_U, imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RIE_e_3, mach_format::RIE_e, reg_4_U, reg_4_U, rel_addr_imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RIE_f_5, mach_format::RIE_f, reg_4_U, reg_4_U, imm_8_U, imm_8_U, imm_8_U_opt)
DEFINE_INSTRUCTION_FORMAT(RIE_g_3, mach_format::RIE_g, reg_4_U, imm_16_S, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RIL_a_2, mach_format::RIL_a, reg_4_U, imm_32_S)
DEFINE_INSTRUCTION_FORMAT(RIL_b_2, mach_format::RIL_b, reg_4_U, rel_addr_imm_32_S)
DEFINE_INSTRUCTION_FORMAT(RIL_c_2, mach_format::RIL_c, mask_4_U, rel_addr_imm_32_S)
DEFINE_INSTRUCTION_FORMAT(RIS_4, mach_format::RIS, reg_4_U, imm_8_S, mask_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(RR_1, mach_format::RR, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RR_2_m, mach_format::RR, mask_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RR_2, mach_format::RR, reg_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RRD_3, mach_format::RRD, reg_4_U, reg_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RRE_0, mach_format::RRE)
DEFINE_INSTRUCTION_FORMAT(RRE_1, mach_format::RRE, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RRE_2, mach_format::RRE, reg_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_a_3, mach_format::RRF_a, reg_4_U, reg_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_a_4, mach_format::RRF_a, reg_4_U, reg_4_U, reg_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_a_4_opt, mach_format::RRF_a, reg_4_U, reg_4_U, reg_4_U_opt, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(RRF_b_3, mach_format::RRF_b, reg_4_U, reg_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_b_4, mach_format::RRF_b, reg_4_U, reg_4_U, reg_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_b_4_opt, mach_format::RRF_b, reg_4_U, reg_4_U, reg_4_U, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(RRF_c_3, mach_format::RRF_c, reg_4_U, reg_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_c_3_opt, mach_format::RRF_c, reg_4_U, reg_4_U, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(RRF_d_3, mach_format::RRF_d, reg_4_U, reg_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_e_3, mach_format::RRF_e, reg_4_U, mask_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(RRF_e_4, mach_format::RRF_e, reg_4_U, mask_4_U, reg_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RRS_4, mach_format::RRS, reg_4_U, reg_4_U, mask_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(RS_a_2, mach_format::RS_a, reg_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(RS_a_3, mach_format::RS_a, reg_4_U, reg_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(RS_b_3, mach_format::RS_b, reg_4_U, mask_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(RSI_3, mach_format::RSI, reg_4_U, reg_4_U, rel_addr_imm_16_S)
DEFINE_INSTRUCTION_FORMAT(RSL_a_1, mach_format::RSL_a, db_12_4x4L_U)
DEFINE_INSTRUCTION_FORMAT(RSL_b_3, mach_format::RSL_b, reg_4_U, db_12_8x4L_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RSY_a_3, mach_format::RSY_a, reg_4_U, reg_4_U, db_20_4_S)
DEFINE_INSTRUCTION_FORMAT(RSY_b_3_su, mach_format::RSY_b, reg_4_U, db_20_4_S, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RSY_b_3_us, mach_format::RSY_b, reg_4_U, mask_4_U, db_20_4_S)
DEFINE_INSTRUCTION_FORMAT(RSY_b_3_ux, mach_format::RSY_b, reg_4_U, mask_4_U, dxb_20_4x4_S)
DEFINE_INSTRUCTION_FORMAT(RX_a_2_ux, mach_format::RX_a, reg_4_U, dxb_12_4x4_U)
DEFINE_INSTRUCTION_FORMAT(RX_b_2, mach_format::RX_b, mask_4_U, dxb_12_4x4_U)
DEFINE_INSTRUCTION_FORMAT(RXE_2, mach_format::RXE, reg_4_U, dxb_12_4x4_U)
DEFINE_INSTRUCTION_FORMAT(RXE_3_xm, mach_format::RXE, reg_4_U, dxb_12_4x4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(RXF_3_x, mach_format::RXF, reg_4_U, reg_4_U, dxb_12_4x4_U)
DEFINE_INSTRUCTION_FORMAT(RXY_a_2, mach_format::RXY_a, reg_4_U, dxb_20_4x4_S)
DEFINE_INSTRUCTION_FORMAT(RXY_b_2, mach_format::RXY_b, mask_4_U, dxb_20_4x4_S)
DEFINE_INSTRUCTION_FORMAT(S_0, mach_format::S)
DEFINE_INSTRUCTION_FORMAT(S_1_u, mach_format::S, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(S_1_s, mach_format::S, db_20_4_S)
DEFINE_INSTRUCTION_FORMAT(SI_1, mach_format::SI, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(SI_2_s, mach_format::SI, db_12_4_U, imm_8_S)
DEFINE_INSTRUCTION_FORMAT(SI_2_u, mach_format::SI, db_12_4_U, imm_8_U)
//DEFINE_INSTRUCTION_FORMAT(DIAGNOSE, mach_format::DIAGNOSE) // undocumented class of instructions
DEFINE_INSTRUCTION_FORMAT(SIL_2_s, mach_format::SIL, db_12_4_U, imm_16_S)
DEFINE_INSTRUCTION_FORMAT(SIL_2_u, mach_format::SIL, db_12_4_U, imm_16_U)
DEFINE_INSTRUCTION_FORMAT(SIY_2_ss, mach_format::SIY, db_20_4_S, imm_8_S)
DEFINE_INSTRUCTION_FORMAT(SIY_2_su, mach_format::SIY, db_20_4_S, imm_8_U)
DEFINE_INSTRUCTION_FORMAT(SMI_3, mach_format::SMI, mask_4_U, rel_addr_imm_16_S, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(SS_a_2_u, mach_format::SS_a, db_12_8x4L_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(SS_a_2_s, mach_format::SS_a, db_12_8x4L_U, db_20_4_S)
DEFINE_INSTRUCTION_FORMAT(SS_b_2, mach_format::SS_b, db_12_4x4L_U, db_12_4x4L_U)
DEFINE_INSTRUCTION_FORMAT(SS_c_3, mach_format::SS_c, db_12_4x4L_U, db_12_4_U, imm_4_U)
DEFINE_INSTRUCTION_FORMAT(SS_d_3, mach_format::SS_d, drb_12_4x4_U, db_12_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(SS_e_4_br, mach_format::SS_e, reg_4_U, db_12_4_U, reg_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(SS_e_4_rb, mach_format::SS_e, reg_4_U, reg_4_U, db_12_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(SS_f_2, mach_format::SS_f, db_12_4_U, db_12_8x4L_U)
DEFINE_INSTRUCTION_FORMAT(SSE_2, mach_format::SSE, db_12_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(SSF_3_dr, mach_format::SSF, db_12_4_U, db_12_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(SSF_3_rd, mach_format::SSF, reg_4_U, db_12_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_a_2, mach_format::VRI_a, vec_reg_5_U, imm_16_U)
DEFINE_INSTRUCTION_FORMAT(VRI_a_3, mach_format::VRI_a, vec_reg_5_U, imm_16_S, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_b_4, mach_format::VRI_b, vec_reg_5_U, imm_8_U, imm_8_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_c_4, mach_format::VRI_c, vec_reg_5_U, vec_reg_5_U, imm_16_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_d_4, mach_format::VRI_d, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, imm_8_U)
DEFINE_INSTRUCTION_FORMAT(VRI_d_5, mach_format::VRI_d, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, imm_8_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_e_5, mach_format::VRI_e, vec_reg_5_U, vec_reg_5_U, imm_12_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_f_5, mach_format::VRI_f, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, imm_8_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_g_5_s, mach_format::VRI_g, vec_reg_5_U, vec_reg_5_U, imm_8_U, imm_8_S, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_g_5_u, mach_format::VRI_g, vec_reg_5_U, vec_reg_5_U, imm_8_U, imm_8_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_h_3, mach_format::VRI_h, vec_reg_5_U, imm_16_S, imm_4_U)
DEFINE_INSTRUCTION_FORMAT(VRI_i_4, mach_format::VRI_i, vec_reg_5_U, reg_4_U, imm_8_S, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_a_2, mach_format::VRR_a, vec_reg_5_U, vec_reg_5_U)
DEFINE_INSTRUCTION_FORMAT(VRR_a_3, mach_format::VRR_a, vec_reg_5_U, vec_reg_5_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_a_4, mach_format::VRR_a, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_a_4_opt, mach_format::VRR_a, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(VRR_a_5, mach_format::VRR_a, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_b_3, mach_format::VRR_b, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U)
DEFINE_INSTRUCTION_FORMAT(VRR_b_5, mach_format::VRR_b, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_b_5_opt, mach_format::VRR_b, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(VRR_c_3, mach_format::VRR_c, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U)
DEFINE_INSTRUCTION_FORMAT(VRR_c_4, mach_format::VRR_c, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_c_5, mach_format::VRR_c, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_c_6, mach_format::VRR_c, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_d_5, mach_format::VRR_d, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_d_6, mach_format::VRR_d, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_d_6_opt, mach_format::VRR_d, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(VRR_e_4, mach_format::VRR_e, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U)
DEFINE_INSTRUCTION_FORMAT(VRR_e_6, mach_format::VRR_e, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_f_3, mach_format::VRR_f, vec_reg_5_U, reg_4_U, reg_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_g_1, mach_format::VRR_g, vec_reg_5_U)
DEFINE_INSTRUCTION_FORMAT(VRR_h_3, mach_format::VRR_h, vec_reg_5_U, vec_reg_5_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_i_3, mach_format::VRR_i, reg_4_U, vec_reg_5_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_j_4, mach_format::VRR_j, vec_reg_5_U, vec_reg_5_U, vec_reg_5_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRR_k_3, mach_format::VRR_k,  vec_reg_5_U, vec_reg_5_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRS_a_4, mach_format::VRS_a, vec_reg_5_U, vec_reg_5_U, db_12_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRS_a_4_opt, mach_format::VRS_a, vec_reg_5_U, vec_reg_5_U, db_12_4_U, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(VRS_b_3, mach_format::VRS_b, vec_reg_5_U, reg_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(VRS_b_4, mach_format::VRS_b, vec_reg_5_U, reg_4_U, db_12_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRS_c_4, mach_format::VRS_c, reg_4_U, vec_reg_5_U, db_12_4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRS_d_3, mach_format::VRS_d, vec_reg_5_U, reg_4_U, db_12_4_U)
DEFINE_INSTRUCTION_FORMAT(VRV_3, mach_format::VRV, vec_reg_5_U, dvb_12_5x4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRX_3, mach_format::VRX, vec_reg_5_U, dxb_12_4x4_U, mask_4_U)
DEFINE_INSTRUCTION_FORMAT(VRX_3_opt, mach_format::VRX, vec_reg_5_U, dxb_12_4x4_U, mask_4_U_opt)
DEFINE_INSTRUCTION_FORMAT(VSI_3, mach_format::VSI, vec_reg_5_U, db_12_4_U, imm_8_U)

DEFINE_CC_SET(no_cc, "The code remains unchanged")
DEFINE_CC_SET(arithmetic, "Result zero; no overflow", "Result less than zero; no overflow", "Result greater than zero; no overflow", "Overflow")
DEFINE_CC_SET(arithmetic_no_overflow, "Result zero", "Result less than zero", "Result greater than zero", "")
DEFINE_CC_SET(arithmetic_logical, "Result zero; no carry", "Result not zero; no carry", "Result zero; carry", "Result not zero; carry")
DEFINE_CC_SET(logical, "Result zero", "Result not zero", "", "")
DEFINE_CC_SET(comparison, "Operands equal", "First operand low", "First operand high", "")
DEFINE_CC_SET(comparison_interruptible, "Operands equal", "First operand low", "First operand high", "CPU-determined number of bytes compared without finding an inequality")
DEFINE_CC_SET(second_interruptible, "Entire second operand processed", "", "", "CPU-determined number of the second operands processed")
DEFINE_CC_SET(cipher_interruptible, "Normal completion", "", "", "Partial completion")
DEFINE_CC_SET(cipher, "Normal completion", "Verification-pattern mismatch", "", "Partial completion")
DEFINE_CC_SET(cipher_with_incomplete, "Normal completion", "Verification-pattern mismatch", "Incomplete processing", "Partial completion")
DEFINE_CC_SET(cfc_special, "Operands equal", "Operand 1 (or 3) is low", "Operand 1 (or 3) is high", "")
DEFINE_CC_SET(cas, "First and second operands match, the third operand replaced by the second", "First and second operands do not match, the first operand replaced by the second", "", "")
DEFINE_CC_SET(cass, "First and third operands match, the first operand replaced by the replacement value and the second operads replaced by the store value", "First and third operands do not match, third operand replaced by the first", "", "")
DEFINE_CC_SET(clst_special, "Operands equal; operands unchanged", "First operand low; operands updated", "First operand high; operands updated", "CPU-determined number of bytes compared without finding an inequality; operands updated")
DEFINE_CC_SET(cuse_special, "Substring found", "End of long operand reached, last bytes compared equal", "End of long operand reached, last bytes compared not equal", "CPU-determined number of bytes compared, last bytes compared not equal")
DEFINE_CC_SET(cmpsc_special, "End of second operand reached", "End of first operand only reached", "", "CPU-determined number of data processed")
DEFINE_CC_SET(unicode_convert_8, "Entire second operand processed", "End of first operand reached", "Invalid UTF-8 character", "CPU-determined number of characters processed")
DEFINE_CC_SET(unicode_convert_16, "Entire second operand processed", "End of first operand reached", "Invalid Unicode low surrogate", "CPU-determined number of characters processed")
DEFINE_CC_SET(unicode_convert_32, "Entire second operand processed", "End of first operand reached", "Invalid UTF-32 character", "CPU-determined number of characters processed")
DEFINE_CC_SET(execute, "Set by the target instructions")
DEFINE_CC_SET(flogr_special, "All zeros", "", "One bit found", "")
DEFINE_CC_SET(insert_character, "All inserted bits are zeros, or mask is zero", "Leftmost inserted bit is one", "Leftmost inserted bit is zero, but not all bits are zeros", "")
DEFINE_CC_SET(lcbb_special, "Operand one is 16", "", "", "Operand one is less than 16")
DEFINE_CC_SET(load_negative, "Result zero", "Result less than zero", "", "")
DEFINE_CC_SET(lpd_special, "Loaded by interlocked fetch", "", "", "Not loaded by interlocked fetch")
DEFINE_CC_SET(load_positive, "Result zero", "", "Result greater than zero", "Overflow")
DEFINE_CC_SET(mvcl_special, "Operands have equal lengths", "First operand shorted", "First operand longer", "Destructive overlap, no moves performed")
DEFINE_CC_SET(mvcle_special, "Operands have equal lengths", "First operand shorted", "First operand longer", "CPU-determined number of bytes moved")
DEFINE_CC_SET(mvst_special, "", "Entire second operand moved, first operand updated, second operand unchanged", "", "CPU-determined number of bytes moved, both operands updated")
DEFINE_CC_SET(pcc_special, "Normal completion", "Verification-pattern mismatch", "Invalid bit index, or message length, or result is infinity", "Partial completion")
DEFINE_CC_SET(plo_special, "Comparisons equal, replacement values stored or load performed, function code valid (T=1)", "First operand not equal", "Third operand not equal (DCS only)", "Function code invalid (T=1 only)")
DEFINE_CC_SET(string_search, "", "Character found, first operand updated with its address, second operands unchanged", "Character not found, operands unchanged", "CPU-determined number of characters searched, first operand unchanged, second operand updated")
DEFINE_CC_SET(spm_special, "Set to bits 34 and 35 of first operand")
DEFINE_CC_SET(stck, "Clock in set state", "Close in non-set state", "Clock in error state", "Clock in stopped or non-operational state")
DEFINE_CC_SET(stfle_special, "Complete facility list stored", "", "", "Incomplete facility list stored")
DEFINE_CC_SET(subtract_logical, "", "Result not zero, borrow", "Result zero, no borrow", "Result not zero, no borrow")
DEFINE_CC_SET(subtract_logical_borrow, "Result zero, borrow", "Result not zero, borrow", "Result zero, no borrow", "Result not zero, no borrow")
DEFINE_CC_SET(svc_special, "Saved as old PSW, replaced by value in new PSW")
DEFINE_CC_SET(tam_special, "AMODE24", "AMODE31", "", "AMODE64")
DEFINE_CC_SET(ts_special, "Leftmost bit zero", "Leftmost bit one", "", "")
DEFINE_CC_SET(tm_old_special, "Selected bits all zeros, or zero mask", "Selected bits are mixed", "", "Selected bits all one")
DEFINE_CC_SET(tm_new_special, "Selected bits all zeros, or zero mask", "Selected bits are mixed, leftmost zero", "Selected bits are mixed, leftmost one", "Selected bits all one")
DEFINE_CC_SET(tabort_special, "Set by transaction-abort processing")
DEFINE_CC_SET(tbegin_special, "Transaction initialized", "Aborted, unknown cause, re-execution not productive", "Aborted, transient cause, re-execution may be productive", "Aborted, persistent cause, re-execution not productive")
DEFINE_CC_SET(tbeginc_special, "Transaction initialized", "", "", "")
DEFINE_CC_SET(tend_special, "CPU was in transactional mode", "", "CPU was not in transactional mode", "")
DEFINE_CC_SET(trt_like, "All function bytes zero", "Non-zero byte, first operand not exhausted", "Non-zero byte, first operand exhausted", "")
DEFINE_CC_SET(trt_like_interruptible, "First operand processed without selecting a non-zero function code", "Non-zero function code selected", "", "CPU-determined number of bytes processed")
DEFINE_CC_SET(trxx_special, "Entire second operand processed, no resulting function character was equal to the test character", "Second operand character selected requested function code", "", "CPU-determined number of characters processed")
DEFINE_CC_SET(unpack_new, "Sign is plus", "Sign is minus", "", "Sign is invalid")
DEFINE_CC_SET(update_tree_special, "Compare value equal at current node", "Compare value not located, or no comparison made", "", "GR(W)5 not zero and GR(W)0 negative")
DEFINE_CC_SET(edit_special, "Last field zero or zero length", "Last field less than zero", "Last field greater than zero", "")
DEFINE_CC_SET(test_decimal_special, "All digits and the sign are valid", "All digits are valid, sign invalid", "One or more digits invalid, sign valid", "One or more digits invalid, sign invalid")
DEFINE_CC_SET(fp_conversion, "Source was zero", "Source was less than zero", "Source was greater than zero", "Special cases (NaN, infinity, target overflow)")
DEFINE_CC_SET(pfpo_special, "Normal result, or function is valid", "Non-trap exception", "Trap exception with alternate action", "Function is invalid")
DEFINE_CC_SET(cas_like_special, "First and second operands equal, second operand replaced by odd register of first operand", "First and second operands not equal, first operand replaced by second operand", "", "")
DEFINE_CC_SET(unpredictable, "The code is unpredictable")
DEFINE_CC_SET(esta_special, "Branch state entry", "Program-call state entry", "", "")
DEFINE_CC_SET(iac_special, "Primary space mode", "Secondary space mode", "Access-register mode", "Home space mode")
DEFINE_CC_SET(lasp_special, "Translation and authorization complete, parameters loaded", "Primary ASM or subspace not available, parameters not loaded", "Secondary ASN not available or not authorized, or secondary subspace not available, parameters not loaded", "Space-switch event specified, parameters not loaded")
DEFINE_CC_SET(lptea_special, "PTE address returned, P bit is 0 in all DAT-table entries", "PTE address returned, P bit is 1 in one of DAT-table entries", "Invalid bit is 1 in the region or segment table entry", "Exception condition exists")
DEFINE_CC_SET(load_psw, "Replaced by the value in the new PSW")
DEFINE_CC_SET(load_real_special, "Translation available", "Segment-table entry invalid", "Page-table entry invalid", "ASCE not available, region or segment entry outside of table")
DEFINE_CC_SET(move_page_special, "Data move and key is set if requested", "First operand page entry invalid", "Second operand page entry invalid", "")
DEFINE_CC_SET(move_asn, "True length less than or equal to 256", "", "", "True length greater than 256")
DEFINE_CC_SET(mvcos_special, "True length less than or equal to 4096", "", "", "True length greater than 4096")
DEFINE_CC_SET(pagein_special, "Page-in operation completed", "Expanded-storage data error", "", "Expanded-storage block not available")
DEFINE_CC_SET(pageout_special, "Page-out operation completed", "Expanded-storage data error", "", "Expanded-storage block not available")
DEFINE_CC_SET(ptff_special, "Requested function performed", "", "", "Requested function not available")
DEFINE_CC_SET(ptf_special, "Topology-change initiated, or Topology-change report not pending", "Topology-change report pending", "Request rejected", "")
DEFINE_CC_SET(qpaci_special, "Complete information stored", "", "", "Incomplete information stored")
DEFINE_CC_SET(rrbe_special, "Reference bit zero, change bit zero", "Reference bit zero, change bit one", "Reference bit one, change bit zero", "Reference bit one, change bit one")
DEFINE_CC_SET(sck_special, "Clock value set", "Clock value secure", "", "Clock in not-operational state")
DEFINE_CC_SET(sske_special, "Storage key not set", "Entire storage key set", "Partial storage key set", "Entire storage key set, first operand unpredictable")
DEFINE_CC_SET(signal_special, "Order code accepted", "Status stored", "Busy", "Not operational")
DEFINE_CC_SET(tar_special, "ALET is zero", "ALET designates DU access list entry and does not cause ART exception", "ALET designates primary access list entry and does not cause ART exception", "ALET is 1 or causes ART exception")
DEFINE_CC_SET(test_block_special, "Block usable", "Block not usable", "", "")
DEFINE_CC_SET(tpei_special, "No tested external interruptions are pending", "One or more pending external interruptions", "", "")
DEFINE_CC_SET(tprot_special, "Fetching permitted, storing permitted", "Fetching permitted, not storing permitted", "Fetching not permitted, storing not permitted", "Translation not available")
DEFINE_CC_SET(cancel_special, "Start function canceled", "Status pending", "Not applicable", "Not operational")
DEFINE_CC_SET(clear_subchannel_special, "Function initiated", "", "", "Not operational")
DEFINE_CC_SET(halt_subchannel_special, "Function initiated", "Status pending with other than intermediate status", "Busy", "Not operational")
DEFINE_CC_SET(channel_special, "Function initiated", "Status pending", "Busy", "Not operational")
DEFINE_CC_SET(rchp_special, "Function initiated", "", "Busy", "Not operational")
DEFINE_CC_SET(rsch_special, "Function initiated", "Status pending", "Function not applicable", "Not operational")
DEFINE_CC_SET(stcrw_special, "CRW stored", "Zeros stored", "", "")
DEFINE_CC_SET(stsch_special, "SCHIB stored", "", "", "Not operation")
DEFINE_CC_SET(tpi_special, "Interruption code not stored", "Interruption code stored", "", "")
DEFINE_CC_SET(tsch_special, "IRB stored, subchannel status pending", "IRB stored, subchannel not status pending", "", "Not operational")
DEFINE_CC_SET(fp_arithmetic, "Result is zero", "Result is less than zero", "Result is greater than zero", "Result is NaN")
DEFINE_CC_SET(fp_compare, "Operands equal", "First operand low", "First operand high", "Operands unordered")
DEFINE_CC_SET(fp_integer_div, "Remainder final, normal quotient", "Remainder final, quotient overflow or NaN", "Remainder partial, normal quotient", "Remainder partial, quotient overflow")
DEFINE_CC_SET(fp_negative, "Result is zero", "Result is less than zero", "", "Result is NaN")
DEFINE_CC_SET(fp_positive, "Result is zero", "", "Result is greater than zero", "Result is NaN")
DEFINE_CC_SET(test_data, "Selected bit is 0 (no match)", "Selected bit is 1 (match)", "", "")
DEFINE_CC_SET(compare_exp, "Biased exponents equal", "First operand biased exponent low", "First operand biased exponent high", "Unordered")
DEFINE_CC_SET(vector_saturate, "No saturation", "One or more but not all elements saturated", "", "All elements saturated", "only set when CS=1")
DEFINE_CC_SET(vector_equal, "All elements equal", "Some elements equal", "", "No element equal", "only set when CS=1")
DEFINE_CC_SET(vector_high, "All elements high", "Some elements high", "", "No element high", "only set when CS=1")
DEFINE_CC_SET(vector_find, "If ZS=1, No matching elements before an element containing zero in the second operand", "One or more matches in the second operand and, if ZS=1, no zero matches", "If ZS=1, at least one indication in the first intermediate result is true with a lower index than a true indication in the second intermediate result", "All intermediate results are false", "only set when CS=1")
DEFINE_CC_SET(vector_find_equal, "If ZS=1, no equal comparisons with index less than zero comparisons", "Equal comparisons detected, if ZS=1, no zero comparisons were done", "If ZS=1, Equal comparisons detected, if ZS=1, zero comparisons were done", "No comparisons, if ZS=1, no zero elements either", "only set when CS=1")
DEFINE_CC_SET(vector_find_neq, "If ZS=1, zero detected in both operands before mismatch was detected", "Mismatch found, second operands is less than third", "Mismatch found, second operand is greater than third", "All elements compare equal, if ZS=1 no zeros were found in the second operand", "only set when CS=1")
DEFINE_CC_SET(vistr_special, "Zero element found", "", "", "All elements are non-zero", "only set when CS=1")
DEFINE_CC_SET(vstrc_special, "If ZS=1, no matching elements found before zero element in the second operand", "At least one match in the second operand and, if ZS=1, no zero matches", "if ZS=1, at least one match before the zero match", "No matches", "only set when CS=1")
DEFINE_CC_SET(vector_string_search_special, "No match or partial match was found, ZS=0 or no zeros detected", "No match found, ZS=1 and zero byte was detected", "Full match", "Partial match")
DEFINE_CC_SET(vfce_special, "All elements equal", "Mix of equal and unequal or unordered", "", "All elements are not equal or unordered", "only set when CS=1")
DEFINE_CC_SET(vfch_special, "All elements greater than", "Mix of greater than and equal, lower or unordered", "", "All elements are lower, equal or unordered", "only set when CS=1")
DEFINE_CC_SET(vfche_special, "All elements greater than or equal", "Mix of greater than or equal and lower or unordered", "", "All elements are lower or unordered", "only set when CS=1")
DEFINE_CC_SET(vector_test_data, "Selected bit is 1 for all elements", "Selected bit is 1 for some elements", "", "Selected bit is 0 for all elements")
DEFINE_CC_SET(vector_decimal_arithmetic, "Result is zero", "Result is less than zero", "Result is greater than zero", "Overflow", "only set when CS=1")
DEFINE_CC_SET(vector_convert, "No overflow", "", "", "Overflow", "only set when CS=1")
DEFINE_CC_SET(vclzdp_special, "All digits and sign are valid, source is zero except NZ=1 and sign negative", "All digits and sign are valid, source is negative or NZ=1 and sign negative and source is zero", "All digits and sign are valid, source is positive or zero", "A digit or sign is invalid", "only set when CS=1")
DEFINE_CC_SET(vpkzr_special, "Result is zero", "Result is less than zero", "Result is greater than zero", "Overflow or invalid digit or invalid sign", "only set when CS=1")
DEFINE_CC_SET(vpsop_special, "Result is zero", "Result is less than zero", "Result is greater than zero, or non-zero with invalid sign", "Overflow", "only set when CS=1")
DEFINE_CC_SET(kdsa_special, "Query completes; signature verified; or sign normal completion", "Verify: failure; Sign: key verification-pattern mismatch", "Verify: signature is incorrect or bad key", "Partial completion")
DEFINE_CC_SET(dfltcc_special, "Normal completion", "The first operand length is insufficient", "The second operand length is insufficient, or invalid input", "CPU-determined number of bytes processed")
DEFINE_CC_SET(nnpa_special, "Normal completion", "Response code is set", "", "CPU-determined number of bytes processed")
DEFINE_CC_SET(sortl_special, "Normal completion", "The first operand length is smaller than the record size; or merge mode is zero and the length of the second operand is less than 16", "An incomplete input list was encountered, or EILCL is non-zero and the length of an input list became equal to zero during the operation", "CPU-determined number of bytes processed")
DEFINE_CC_SET(not_documented, "Undocumented")
DEFINE_CC_SET(old_pop, "See S/370 PoP (e.g. GA22-7000-7)")
DEFINE_CC_SET(old_vector, "See S/370 vector extension (e.g. SA22-7125-2)")
DEFINE_CC_SET(ecpga_special, "Normal completion", "", "", "CPU not installed")
DEFINE_CC_SET(counter, "Normal completion", "", "", "Counter not available")
DEFINE_CC_SET(counter_constrols, "Normal completion", "", "", "Controls not set")
DEFINE_CC_SET(lsctl_special, "Normal completion", "", "", "State controls not set")
DEFINE_CC_SET(stcctm_special, "All counters in counter set stored", "Not all available counters requested", "More than available counters requested", "No counters stored")

DEFINE_INSTRUCTION(A, RX_a_2_ux, 530, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add (32)", arithmetic)
DEFINE_INSTRUCTION(AD, RX_a_2_ux, 1462, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Normalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(ADB, RXE_2, 1495, UNI_ESA_SINCE_ZOP, "Add (long BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(ADBR, RRE_2, 1495, UNI_ESA_SINCE_ZOP, "Add (long BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(ADDFRR, RRE_2, 0, ESA_XA, "Add FRR")
DEFINE_INSTRUCTION(ADR, RR_2, 1462, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Normalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(ADTR, RRF_a_3, 1541, UNI_SINCE_Z9, "Add (long DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(ADTRA, RRF_a_4, 1541, UNI_SINCE_Z11, "Add (long DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(AE, RX_a_2_ux, 1462, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Normalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(AEB, RXE_2, 1495, UNI_ESA_SINCE_ZOP, "Add (short BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(AEBR, RRE_2, 1495, UNI_ESA_SINCE_ZOP, "Add (short BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(AER, RR_2, 1462, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Normalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(AFI, RIL_a_2, 530, UNI_SINCE_Z9, "Add Immediate (32)", arithmetic)
DEFINE_INSTRUCTION(AG, RXY_a_2, 530, UNI_SINCE_ZOP, "Add (64)", arithmetic)
DEFINE_INSTRUCTION(AGF, RXY_a_2, 530, UNI_SINCE_ZOP, "Add (64<-32)", arithmetic)
DEFINE_INSTRUCTION(AGFI, RIL_a_2, 530, UNI_SINCE_Z9, "Add Immediate (64<-32)", arithmetic)
DEFINE_INSTRUCTION(AGFR, RRE_2, 530, UNI_SINCE_ZOP, "Add (64<-32)", arithmetic)
DEFINE_INSTRUCTION(AGH, RXY_a_2, 532, UNI_SINCE_Z14, "Add Halfword (64<-16)", arithmetic)
DEFINE_INSTRUCTION(AGHI, RI_a_2_s, 532, UNI_SINCE_ZOP, "Add Halfword Immediate (64<-16)", arithmetic)
DEFINE_INSTRUCTION(AGHIK, RIE_d_3, 532, UNI_SINCE_Z11, "Add Immediate (64<-16)", arithmetic)
DEFINE_INSTRUCTION(AGR, RRE_2, 530, UNI_SINCE_ZOP, "Add (64)", arithmetic)
DEFINE_INSTRUCTION(AGRK, RRF_a_3, 530, UNI_SINCE_Z11, "Add (64)", arithmetic)
DEFINE_INSTRUCTION(AGSI, SIY_2_ss, 530, UNI_SINCE_Z10, "Add Immediate (64<-8)", arithmetic)
DEFINE_INSTRUCTION(AH, RX_a_2_ux, 532, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Halfword (32<-16)", arithmetic)
DEFINE_INSTRUCTION(AHHHR, RRF_a_3, 532, UNI_SINCE_Z11, "Add High (32)", arithmetic)
DEFINE_INSTRUCTION(AHHLR, RRF_a_3, 532, UNI_SINCE_Z11, "Add High (32)", arithmetic)
DEFINE_INSTRUCTION(AHI, RI_a_2_s, 532, UNI_ESA_SINCE_ZOP, "Add Halfword Immediate (32<-16)", arithmetic)
DEFINE_INSTRUCTION(AHIK, RIE_d_3, 532, UNI_SINCE_Z11, "Add Immediate (32<-16)", arithmetic)
DEFINE_INSTRUCTION(AHY, RXY_a_2, 532, UNI_SINCE_YOP, "Add Halfword (32<-16)", arithmetic)
DEFINE_INSTRUCTION(AIH, RIL_a_2, 533, UNI_SINCE_Z11, "Add Immediate High (32)", arithmetic)
DEFINE_INSTRUCTION(AL, RX_a_2_ux, 533, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Logical (32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALC, RXY_a_2, 535, UNI_ESA_SINCE_ZOP, "Add Logical with Carry (32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALCG, RXY_a_2, 535, UNI_SINCE_ZOP, "Add Logical with Carry (64)", arithmetic_logical)
DEFINE_INSTRUCTION(ALCGR, RRE_2, 534, UNI_SINCE_ZOP, "Add Logical with Carry (64)", arithmetic_logical)
DEFINE_INSTRUCTION(ALCR, RRE_2, 534, UNI_ESA_SINCE_ZOP, "Add Logical with Carry (32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALFI, RIL_a_2, 534, UNI_SINCE_Z9, "Add Logical Immediate (32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALG, RXY_a_2, 533, UNI_SINCE_ZOP, "Add Logical (64)", arithmetic_logical)
DEFINE_INSTRUCTION(ALGF, RXY_a_2, 533, UNI_SINCE_ZOP, "Add Logical (64<-32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALGFI, RIL_a_2, 532, UNI_SINCE_Z9, "Add Logical Immediate (64<-32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALGFR, RRE_2, 533, UNI_SINCE_ZOP, "Add Logical (64<-32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALGHSIK, RIE_d_3, 535, UNI_SINCE_Z11, "Add Logical with Signed Immediate (64<-16)", arithmetic_logical)
DEFINE_INSTRUCTION(ALGR, RRE_2, 533, UNI_SINCE_ZOP, "Add Logical (64)", arithmetic_logical)
DEFINE_INSTRUCTION(ALGRK, RRF_a_3, 533, UNI_SINCE_Z11, "Add Logical (64)", arithmetic_logical)
DEFINE_INSTRUCTION(ALGSI, SIY_2_ss, 535, UNI_SINCE_Z10, "Add Logical with Signed Immediate (64<-8)", arithmetic_logical)
DEFINE_INSTRUCTION(ALHHHR, RRF_a_3, 534, UNI_SINCE_Z11, "Add Logical High (32)", arithmetic)
DEFINE_INSTRUCTION(ALHHLR, RRF_a_3, 534, UNI_SINCE_Z11, "Add Logical High (32)", arithmetic)
DEFINE_INSTRUCTION(ALHSIK, RIE_d_3, 535, UNI_SINCE_Z11, "Add Logical with Signed Immediate (32<-16)", arithmetic_logical)
DEFINE_INSTRUCTION(ALR, RR_2, 533, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Logical (32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALRK, RRF_a_3, 533, UNI_SINCE_Z11, "Add Logical (32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALSI, SIY_2_ss, 535, UNI_SINCE_Z10, "Add Logical with Signed Immediate (32<-8)", arithmetic_logical)
DEFINE_INSTRUCTION(ALSIH, RIL_a_2, 536, UNI_SINCE_Z11, "Add Logical with Signed Immediate High (32)", arithmetic_logical)
DEFINE_INSTRUCTION(ALSIHN, RIL_a_2, 536, UNI_SINCE_Z11, "Add Logical with Signed Immediate High (32)")
DEFINE_INSTRUCTION(ALY, RXY_a_2, 533, UNI_SINCE_YOP, "Add Logical (32)", arithmetic_logical)
DEFINE_INSTRUCTION(AP, SS_b_2, 954, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Decimal", arithmetic)
DEFINE_INSTRUCTION(AR, RR_2, 523, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add (32)", arithmetic)
DEFINE_INSTRUCTION(ARK, RRF_a_3, 530, UNI_SINCE_Z11, "Add (32)", arithmetic)
DEFINE_INSTRUCTION(ASI, SIY_2_ss, 530, UNI_SINCE_Z10, "Add Immediate (32<-8)", arithmetic)
DEFINE_INSTRUCTION(AU, RX_a_2_ux, 1463, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Unnormalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(AUR, RR_2, 1463, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Unnormalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(AW, RX_a_2_ux, 1463, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Unnormalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(AWR, RR_2, 1463, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Unnormalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(AXBR, RRE_2, 1495, UNI_ESA_SINCE_ZOP, "Add (extended BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(AXR, RR_2, 1462, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Add Normalized (extended HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(AXTR, RRF_a_3, 1541, UNI_SINCE_Z9, "Add (extended DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(AXTRA, RRF_a_4, 1541, UNI_SINCE_Z11, "Add (extended DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(AY, RXY_a_2, 530, UNI_SINCE_YOP, "Add (32)", arithmetic)
DEFINE_INSTRUCTION(BAKR, RRE_2, 1027, UNI_ESA_SINCE_ZOP, "Branch and Stack")
DEFINE_INSTRUCTION(BAL, RX_a_2_ux, 539, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch and Link")
DEFINE_INSTRUCTION(BALR, RR_2, 539, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch and Link")
DEFINE_INSTRUCTION(BAS, RX_a_2_ux, 540, UNI_ESA_XA_370_SINCE_ZOP, "Branch and Save")
DEFINE_INSTRUCTION(BASR, RR_2, 540, UNI_ESA_XA_370_SINCE_ZOP, "Branch and Save")
DEFINE_INSTRUCTION(BASSM, RR_2, 540, UNI_ESA_XA_SINCE_ZOP, "Branch and Save and Set Mode")
DEFINE_INSTRUCTION(BC, RX_b_2, 544, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch on Condition")
DEFINE_INSTRUCTION(BCR, RR_2_m, 544, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch on Condition")
DEFINE_INSTRUCTION(BCT, RX_a_2_ux, 545, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch on Count (32)")
DEFINE_INSTRUCTION(BCTG, RXY_a_2, 545, UNI_SINCE_ZOP, "Branch on Count (64)")
DEFINE_INSTRUCTION(BCTGR, RRE_2, 545, UNI_SINCE_ZOP, "Branch on Count (64)")
DEFINE_INSTRUCTION(BCTR, RR_2, 545, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch on Count (32)")
DEFINE_INSTRUCTION(BIC, RXY_b_2, 543, UNI_SINCE_Z14, "Branch Indirect On Condition")
DEFINE_INSTRUCTION(BPP, SMI_3, 546, UNI_SINCE_Z12, "Branch Prediction Preload")
DEFINE_INSTRUCTION(BPRP, MII_3, 546, UNI_SINCE_Z12, "Branch Prediction Relative Preload")
DEFINE_INSTRUCTION(BRAS, RI_b_2, 549, UNI_ESA_SINCE_ZOP, "Branch Relative And Save")
DEFINE_INSTRUCTION(BRASL, RIL_b_2, 549, UNI_ESA_SINCE_ZOP, "Branch Relative and Save Long")
DEFINE_INSTRUCTION(BRC, RI_c_2, 550, UNI_ESA_SINCE_ZOP, "Branch Relative on Condition")
DEFINE_INSTRUCTION(BRCL, RIL_c_2, 550, UNI_ESA_SINCE_ZOP, "Branch Relative on Condition Long")
DEFINE_INSTRUCTION(BRCT, RI_b_2, 551, UNI_ESA_SINCE_ZOP, "Branch Relative on Count (32)")
DEFINE_INSTRUCTION(BRCTG, RI_b_2, 551, UNI_SINCE_ZOP, "Branch Relative on Count (64)")
DEFINE_INSTRUCTION(BRCTH, RIL_b_2, 551, UNI_SINCE_Z11, "Branch Relative on Count High (32)")
DEFINE_INSTRUCTION(BRXH, RSI_3, 552, UNI_ESA_SINCE_ZOP, "Branch Relative on Index High (32)")
DEFINE_INSTRUCTION(BRXHG, RIE_e_3, 552, UNI_SINCE_ZOP, "Branch Relative on Index High (64)")
DEFINE_INSTRUCTION(BRXLE, RSI_3, 552, UNI_ESA_SINCE_ZOP, "Branch Relative on Index Low or Equal (32)")
DEFINE_INSTRUCTION(BRXLG, RIE_e_3, 552, UNI_SINCE_ZOP, "Branch Relative on Index Low or Equal (64)")
DEFINE_INSTRUCTION(BSA, RRE_2, 1023, UNI_ESA_SINCE_ZOP, "Branch and Set Authority", privileged_conditionally)
DEFINE_INSTRUCTION(BSG, RRE_2, 1029, UNI_ESA_SINCE_ZOP, "Branch in Subspace Group")
DEFINE_INSTRUCTION(BSM, RR_2, 542, UNI_ESA_XA_SINCE_ZOP, "Branch and Set Mode")
DEFINE_INSTRUCTION(BXH, RS_a_3, 545, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch on Index High (32)")
DEFINE_INSTRUCTION(BXHG, RSY_a_3, 545, UNI_SINCE_ZOP, "Branch on Index High (64)")
DEFINE_INSTRUCTION(BXLE, RS_a_3, 545, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Branch on Index Low or Equal (32)")
DEFINE_INSTRUCTION(BXLEG, RSY_a_3, 545, UNI_SINCE_ZOP, "Branch on Index Low or Equal (64)")
DEFINE_INSTRUCTION(C, RX_a_2_ux, 640, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare (32)", comparison)
DEFINE_INSTRUCTION(CD, RX_a_2_ux, 1464, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare (long HFP)", comparison)
DEFINE_INSTRUCTION(CDB, RXE_2, 1497, UNI_ESA_SINCE_ZOP, "Compare (long BFP)", fp_compare)
DEFINE_INSTRUCTION(CDBR, RRE_2, 1497, UNI_ESA_SINCE_ZOP, "Compare (long BFP)", fp_compare)
DEFINE_INSTRUCTION(CDFBR, RRE_2, 1499, UNI_ESA_SINCE_ZOP, "Convert from Fixed (long BFP<-32)")
DEFINE_INSTRUCTION(CDFBRA, RRF_e_4, 1499, UNI_SINCE_Z11, "Convert from Fixed (long BFP<-32)")
DEFINE_INSTRUCTION(CDFR, RRE_2, 1465, UNI_ESA_SINCE_ZOP, "Convert from Fixed (long HFP<-32)")
DEFINE_INSTRUCTION(CDFTR, RRF_e_4, 1546, UNI_SINCE_Z11, "Convert from Fixed (long DFP<-32)")
DEFINE_INSTRUCTION(CDGBR, RRE_2, 1499, UNI_SINCE_ZOP, "Convert from Fixed (long BFP<-64)")
DEFINE_INSTRUCTION(CDGBRA, RRF_e_4, 1499, UNI_SINCE_Z11, "Convert from Fixed (long BFP<-64)")
DEFINE_INSTRUCTION(CDGR, RRE_2, 1465, UNI_SINCE_ZOP, "Convert from Fixed (long HFP<-64)")
DEFINE_INSTRUCTION(CDGTR, RRE_2, 1546, UNI_SINCE_Z9, "Convert from Fixed (long DFP<-64)")
DEFINE_INSTRUCTION(CDGTRA, RRF_e_4, 1546, UNI_SINCE_Z11, "Convert from Fixed (long DFP<-64)")
DEFINE_INSTRUCTION(CDLFBR, RRF_e_4, 1501, UNI_SINCE_Z11, "Convert from Logical (long BFP<-32)")
DEFINE_INSTRUCTION(CDLFTR, RRF_e_4, 1547, UNI_SINCE_Z11, "Convert from Logical (long DFP<-32)")
DEFINE_INSTRUCTION(CDLGBR, RRF_e_4, 1501, UNI_SINCE_Z11, "Convert from Logical (long BFP<-64)")
DEFINE_INSTRUCTION(CDLGTR, RRF_e_4, 1547, UNI_SINCE_Z11, "Convert from Logical (long DFP<-64)")
DEFINE_INSTRUCTION(CDPT, RSL_b_3, 1548, UNI_SINCE_Z13, "Convert from Packed (To Long DFP)")
DEFINE_INSTRUCTION(CDR, RR_2, 1464, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare (long HFP)", comparison)
DEFINE_INSTRUCTION(CDS, RS_a_3, 649, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Double and Swap (32)", cas)
DEFINE_INSTRUCTION(CDSG, RSY_a_3, 649, UNI_SINCE_ZOP, "Compare Double and Swap (64)", cas)
DEFINE_INSTRUCTION(CDSTR, RRE_2, 1550, UNI_SINCE_Z9, "Convert from Signed Packed (long DFP<-64)")
DEFINE_INSTRUCTION(CDSY, RSY_a_3, 649, UNI_SINCE_YOP, "Compare Double and Swap (32)", cas)
DEFINE_INSTRUCTION(CDTR, RRE_2, 1544, UNI_SINCE_Z9, "Compare (long DFP)", fp_compare)
DEFINE_INSTRUCTION(CDUTR, RRE_2, 1550, UNI_SINCE_Z9, "Convert from Unsigned Packed (long DFP<-64)")
DEFINE_INSTRUCTION(CDZT, RSL_b_3, 1551, UNI_SINCE_Z12, "Comvert from Zoned (to long DFP)")
DEFINE_INSTRUCTION(CE, RX_a_2_ux, 1464, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare (short HFP)", comparison)
DEFINE_INSTRUCTION(CEB, RXE_2, 1497, UNI_ESA_SINCE_ZOP, "Compare (short BFP)", fp_compare)
DEFINE_INSTRUCTION(CEBR, RRE_2, 1497, UNI_ESA_SINCE_ZOP, "Compare (short BFP)", fp_compare)
DEFINE_INSTRUCTION(CEDTR, RRE_2, 1545, UNI_SINCE_Z9, "Compare Biased Exponent (long DFP)", compare_exp)
DEFINE_INSTRUCTION(CEFBR, RRE_2, 1499, UNI_ESA_SINCE_ZOP, "Convert from Fixed (short BFP<-32)")
DEFINE_INSTRUCTION(CEFBRA, RRF_e_4, 1499, UNI_SINCE_Z11, "Convert from Fixed (short BFP<-32)")
DEFINE_INSTRUCTION(CEFR, RRE_2, 1465, UNI_ESA_SINCE_ZOP, "Convert from Fixed (short HFP<-32)")
DEFINE_INSTRUCTION(CEGBR, RRE_2, 1499, UNI_SINCE_ZOP, "Convert from Fixed (short BFP<-64)")
DEFINE_INSTRUCTION(CEGBRA, RRF_e_4, 1499, UNI_SINCE_Z11, "Convert from Fixed (short BFP<-64)")
DEFINE_INSTRUCTION(CEGR, RRE_2, 1465, UNI_SINCE_ZOP, "Convert from Fixed (short HFP<-64)")
DEFINE_INSTRUCTION(CELFBR, RRF_e_4, 1501, UNI_SINCE_Z11, "Convert from Logical (short BFP<-32)")
DEFINE_INSTRUCTION(CELGBR, RRF_e_4, 1501, UNI_SINCE_Z11, "Convert from Logical (short BFP<-64)")
DEFINE_INSTRUCTION(CER, RR_2, 1464, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare (short HFP)", comparison)
DEFINE_INSTRUCTION(CEXTR, RRE_2, 1545, UNI_SINCE_Z9, "Compare Biased Exponent (extended DFP)", compare_exp)
DEFINE_INSTRUCTION(CFC, S_1_u, 642, UNI_ESA_XA_SINCE_ZOP, "Compare and Form Codeword", cfc_special, has_parameter_list)
DEFINE_INSTRUCTION(CFDBR, RRF_e_3, 1502, UNI_ESA_SINCE_ZOP, "Convert to Fixed (32<-long BFP)", fp_conversion)
DEFINE_INSTRUCTION(CFDBRA, RRF_e_4, 1502, UNI_SINCE_Z11, "Convert to Fixed (32<-long BFP)", fp_conversion)
DEFINE_INSTRUCTION(CFDR, RRF_e_3, 1465, UNI_ESA_SINCE_ZOP, "Convert to Fixed (32<-long HFP)", fp_conversion)
DEFINE_INSTRUCTION(CFDTR, RRF_e_4, 1551, UNI_SINCE_Z11, "Convert to Fixed (32<-long DFP)", fp_conversion)
DEFINE_INSTRUCTION(CFEBR, RRF_e_3, 1502, UNI_ESA_SINCE_ZOP, "Convert to Fixed (32<-short BFP)", fp_conversion)
DEFINE_INSTRUCTION(CFEBRA, RRF_e_4, 1502, UNI_SINCE_Z11, "Convert to Fixed (32<-short BFP)", fp_conversion)
DEFINE_INSTRUCTION(CFER, RRF_e_3, 1465, UNI_ESA_SINCE_ZOP, "Convert to Fixed (32<-short HFP)", fp_conversion)
DEFINE_INSTRUCTION(CFI, RIL_a_2, 640, UNI_SINCE_Z9, "Compare Immediate (32)", comparison)
DEFINE_INSTRUCTION(CFXBR, RRF_e_3, 1502, UNI_ESA_SINCE_ZOP, "Convert to Fixed (32<-extended BFP)", fp_conversion)
DEFINE_INSTRUCTION(CFXBRA, RRF_e_4, 1502, UNI_SINCE_Z11, "Convert to Fixed (32<-extended BFP)", fp_conversion)
DEFINE_INSTRUCTION(CFXR, RRF_e_3, 1465, UNI_ESA_SINCE_ZOP, "Convert to Fixed (32<-extended HFP)", fp_conversion)
DEFINE_INSTRUCTION(CFXTR, RRF_e_4, 1551, UNI_SINCE_Z11, "Convert to Fixed (32<-extended DFP)", fp_conversion)
DEFINE_INSTRUCTION(CG, RXY_a_2, 640, UNI_SINCE_ZOP, "Compare (64)", comparison)
DEFINE_INSTRUCTION(CGDBR, RRF_e_3, 1502, UNI_SINCE_ZOP, "Convert to Fixed (64<-long BFP)", fp_conversion)
DEFINE_INSTRUCTION(CGDBRA, RRF_e_4, 1502, UNI_SINCE_Z11, "Convert to Fixed (64<-long BFP)", fp_conversion)
DEFINE_INSTRUCTION(CGDR, RRF_e_3, 1465, UNI_SINCE_ZOP, "Convert to Fixed (64<-long HFP)", fp_conversion)
DEFINE_INSTRUCTION(CGDTR, RRF_e_3, 1552, UNI_SINCE_Z9, "Convert to Fixed (64<-long DFP)", fp_conversion)
DEFINE_INSTRUCTION(CGDTRA, RRF_e_4, 1552, UNI_SINCE_Z11, "Convert to Fixed (64<-long DFP)", fp_conversion)
DEFINE_INSTRUCTION(CGEBR, RRF_e_3, 1502, UNI_SINCE_ZOP, "Convert to Fixed (64<-short BFP)", fp_conversion)
DEFINE_INSTRUCTION(CGEBRA, RRF_e_4, 1502, UNI_SINCE_Z11, "Convert to Fixed (64<-short BFP)", fp_conversion)
DEFINE_INSTRUCTION(CGER, RRF_e_3, 1465, UNI_SINCE_ZOP, "Convert to Fixed (64<-short HFP)", fp_conversion)
DEFINE_INSTRUCTION(CGF, RXY_a_2, 640, UNI_SINCE_ZOP, "Compare (64<-32)", comparison)
DEFINE_INSTRUCTION(CGFI, RIL_a_2, 640, UNI_SINCE_Z9, "Compare Immediate (64<-32)", comparison)
DEFINE_INSTRUCTION(CGFR, RRE_2, 640, UNI_SINCE_ZOP, "Compare (64<-32)", comparison)
DEFINE_INSTRUCTION(CGFRL, RIL_b_2, 640, UNI_SINCE_Z10, "Compare Relative Long (64<-32)", comparison)
DEFINE_INSTRUCTION(CGH, RXY_a_2, 655, UNI_SINCE_Z10, "Compare Halfword (64<-16)", comparison)
DEFINE_INSTRUCTION(CGHI, RI_a_2_s, 655, UNI_SINCE_ZOP, "Compare Halfword Immediate (64<-16)", comparison)
DEFINE_INSTRUCTION(CGHRL, RIL_b_2, 655, UNI_SINCE_Z10, "Compare Halfword Relative Long (64<-16)", comparison)
DEFINE_INSTRUCTION(CGHSI, SIL_2_s, 655, UNI_SINCE_Z10, "Compare Halfword Immediate (64<-16)", comparison)
DEFINE_INSTRUCTION(CGIB, RIS_4, 641, UNI_SINCE_Z10, "Compare Immediate and Branch (64<-8)")
DEFINE_INSTRUCTION(CGIJ, RIE_c_4, 641, UNI_SINCE_Z10, "Compare Immediate and Branch Relative (64<-8)")
DEFINE_INSTRUCTION(CGIT, RIE_a_3, 654, UNI_SINCE_Z10, "Compare Immediate and Trap (64<-16)")
DEFINE_INSTRUCTION(CGR, RRE_2, 640, UNI_SINCE_ZOP, "Compare (64)", comparison)
DEFINE_INSTRUCTION(CGRB, RRS_4, 641, UNI_SINCE_Z10, "Compare and Branch (64)")
DEFINE_INSTRUCTION(CGRJ, RIE_b_4, 641, UNI_SINCE_Z10, "Compare and Branch Relative (64)")
DEFINE_INSTRUCTION(CGRL, RIL_b_2, 640, UNI_SINCE_Z10, "Compare Relative Long (64)", comparison)
DEFINE_INSTRUCTION(CGRT, RRF_c_3, 654, UNI_SINCE_Z10, "Compare and Trap (64)")
DEFINE_INSTRUCTION(CGXBR, RRF_e_3, 1502, UNI_SINCE_ZOP, "Convert to Fixed (64<-extended BFP)", fp_conversion)
DEFINE_INSTRUCTION(CGXBRA, RRF_e_4, 1502, UNI_SINCE_Z11, "Convert to Fixed (64<-extended BFP)", fp_conversion)
DEFINE_INSTRUCTION(CGXR, RRF_e_3, 1465, UNI_SINCE_ZOP, "Convert to Fixed (64<-extended HFP)", fp_conversion)
DEFINE_INSTRUCTION(CGXTR, RRF_e_3, 1552, UNI_SINCE_Z9, "Convert to Fixed (64<-extended DFP)", fp_conversion)
DEFINE_INSTRUCTION(CGXTRA, RRF_e_4, 1552, UNI_SINCE_Z11, "Convert to Fixed (64<-extended DFP)", fp_conversion)
DEFINE_INSTRUCTION(CH, RX_a_2_ux, 655, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Halfword (32<-16)", comparison)
DEFINE_INSTRUCTION(CHF, RXY_a_2, 656, UNI_SINCE_Z11, "Compare High (32)", comparison)
DEFINE_INSTRUCTION(CHHR, RRE_2, 656, UNI_SINCE_Z11, "Compare High (32)", comparison)
DEFINE_INSTRUCTION(CHHSI, SIL_2_s, 655, UNI_SINCE_Z10, "Compare Halfword Immediate (16<-16)", comparison)
DEFINE_INSTRUCTION(CHI, RI_a_2_s, 655, UNI_ESA_SINCE_ZOP, "Compare Halfword Immediate (32<-16)", comparison)
DEFINE_INSTRUCTION(CHLR, RRE_2, 656, UNI_SINCE_Z11, "Compare High (32)", comparison)
DEFINE_INSTRUCTION(CHRL, RIL_b_2, 655, UNI_SINCE_Z10, "Compare Halfword Relative Long (32<-16)", comparison)
DEFINE_INSTRUCTION(CHSI, SIL_2_s, 655, UNI_SINCE_Z10, "Compare Halfword Immediate (32<-16)", comparison)
DEFINE_INSTRUCTION(CHY, RXY_a_2, 655, UNI_SINCE_YOP, "Compare Halfword (32<-16)", comparison)
DEFINE_INSTRUCTION(CIB, RIS_4, 641, UNI_SINCE_Z10, "Compare Immediate and Branch (32<-8)")
DEFINE_INSTRUCTION(CIH, RIL_a_2, 656, UNI_SINCE_Z11, "Compare Immediate High (32)", comparison)
DEFINE_INSTRUCTION(CIJ, RIE_c_4, 641, UNI_SINCE_Z10, "Compare Immediate and Branch Relative (32<-8)")
DEFINE_INSTRUCTION(CIT, RIE_a_3, 654, UNI_SINCE_Z10, "Compare Immediate and Trap (32<-16)")
DEFINE_INSTRUCTION(CKSM, RRE_2, 553, UNI_ESA_SINCE_ZOP, "Checksum", second_interruptible)
DEFINE_INSTRUCTION(CL, RX_a_2_ux, 657, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Logical (32)", comparison)
DEFINE_INSTRUCTION(CLC, SS_a_2_u, 657, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Logical (character)", comparison)
DEFINE_INSTRUCTION(CLCL, RR_2, 663, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Logical Long", comparison)
DEFINE_INSTRUCTION(CLCLE, RS_a_3, 665, UNI_ESA_SINCE_ZOP, "Compare Logical Long Extended", comparison_interruptible)
DEFINE_INSTRUCTION(CLCLU, RSY_a_3, 668, UNI_SINCE_ZOP, "Compare Logical Long Unicode", comparison_interruptible)
DEFINE_INSTRUCTION(CLFDBR, RRF_e_4, 1505, UNI_SINCE_Z11, "Convert to Logical (32<-long BFP)", fp_conversion)
DEFINE_INSTRUCTION(CLFDTR, RRF_e_4, 1554, UNI_SINCE_Z11, "Convert to Logical (32<-long DFP)", fp_conversion)
DEFINE_INSTRUCTION(CLFEBR, RRF_e_4, 1505, UNI_SINCE_Z11, "Convert to Logical (32<-short BFP)", fp_conversion)
DEFINE_INSTRUCTION(CLFHSI, SIL_2_u, 657, UNI_SINCE_Z10, "Compare Logical Immediate (32<-16)", comparison)
DEFINE_INSTRUCTION(CLFI, RIL_a_2, 657, UNI_SINCE_Z9, "Compare Logical Immediate (32)", comparison)
DEFINE_INSTRUCTION(CLFIT, RIE_a_3, 661, UNI_SINCE_Z10, "Compare Logical Immediate and Trap (32<-16)")
DEFINE_INSTRUCTION(CLFXBR, RRF_e_4, 1505, UNI_SINCE_Z11, "Convert to Logical (32<-extended BFP)", fp_conversion)
DEFINE_INSTRUCTION(CLFXTR, RRF_e_4, 1554, UNI_SINCE_Z11, "Convert to Logical (32<-extended DFP)", fp_conversion)
DEFINE_INSTRUCTION(CLG, RXY_a_2, 657, UNI_SINCE_ZOP, "Compare Logical (64)", comparison)
DEFINE_INSTRUCTION(CLGDBR, RRF_e_4, 1505, UNI_SINCE_Z11, "Convert to Logical (64<-long BFP)", fp_conversion)
DEFINE_INSTRUCTION(CLGDTR, RRF_e_4, 1554, UNI_SINCE_Z11, "Convert to Logical (64<-long DFP)", fp_conversion)
DEFINE_INSTRUCTION(CLGEBR, RRF_e_4, 1505, UNI_SINCE_Z11, "Convert to Logical (64<-short BFP)", fp_conversion)
DEFINE_INSTRUCTION(CLGF, RXY_a_2, 657, UNI_SINCE_ZOP, "Compare Logical (64<-32)", comparison)
DEFINE_INSTRUCTION(CLGFI, RIL_a_2, 657, UNI_SINCE_Z9, "Compare Logical Immediate (64<-32)", comparison)
DEFINE_INSTRUCTION(CLGFR, RRE_2, 657, UNI_SINCE_ZOP, "Compare Logical (64<-32)", comparison)
DEFINE_INSTRUCTION(CLGFRL, RIL_b_2, 658, UNI_SINCE_Z10, "Compare Logical Relative Long (64<-32)", comparison)
DEFINE_INSTRUCTION(CLGHRL, RIL_b_2, 658, UNI_SINCE_Z10, "Compare Logical Relative Long (64<-16)", comparison)
DEFINE_INSTRUCTION(CLGHSI, SIL_2_u, 657, UNI_SINCE_Z10, "Compare Logical Immediate (64<-16)", comparison)
DEFINE_INSTRUCTION(CLGIB, RIS_4, 659, UNI_SINCE_Z10, "Compare Logical Immediate and Branch (64<-8)")
DEFINE_INSTRUCTION(CLGIJ, RIE_c_4, 659, UNI_SINCE_Z10, "Compare Logical Immediate and Branch Relative (64<-8)")
DEFINE_INSTRUCTION(CLGIT, RIE_a_3, 661, UNI_SINCE_Z10, "Compare Logical Immediate and Trap (64<-16)")
DEFINE_INSTRUCTION(CLGR, RRE_2, 657, UNI_SINCE_ZOP, "Compare Logical (64)", comparison)
DEFINE_INSTRUCTION(CLGRB, RRS_4, 659, UNI_SINCE_Z10, "Compare Logical and Branch (64)")
DEFINE_INSTRUCTION(CLGRJ, RIE_b_4, 659, UNI_SINCE_Z10, "Compare Logical and Branch Relative (64)")
DEFINE_INSTRUCTION(CLGRL, RIL_b_2, 658, UNI_SINCE_Z10, "Compare Logical Relative Long (64)", comparison)
DEFINE_INSTRUCTION(CLGRT, RRF_c_3, 660, UNI_SINCE_Z10, "Compare Logical and Trap (64)")
DEFINE_INSTRUCTION(CLGT, RSY_b_3_ux, 660, UNI_SINCE_Z12, "Compare Logical and Trap (64)")
DEFINE_INSTRUCTION(CLGXBR, RRF_e_4, 1505, UNI_SINCE_Z11, "Convert to Logical (64<-extended BFP)", fp_conversion)
DEFINE_INSTRUCTION(CLGXTR, RRF_e_4, 1554, UNI_SINCE_Z11, "Convert to Logical (64<-extended DFP)", fp_conversion)
DEFINE_INSTRUCTION(CLHF, RXY_a_2, 662, UNI_SINCE_Z11, "Compare Logical High (32)", comparison)
DEFINE_INSTRUCTION(CLHHR, RRE_2, 662, UNI_SINCE_Z11, "Compare Logical High (32)", comparison)
DEFINE_INSTRUCTION(CLHHSI, SIL_2_u, 657, UNI_SINCE_Z10, "Compare Logical Immediate (16<-16)", comparison)
DEFINE_INSTRUCTION(CLHLR, RRE_2, 662, UNI_SINCE_Z11, "Compare Logical High (32)", comparison)
DEFINE_INSTRUCTION(CLHRL, RIL_b_2, 658, UNI_SINCE_Z10, "Compare Logical Relative Long (32<-16)", comparison)
DEFINE_INSTRUCTION(CLI, SI_2_u, 657, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Logical Immediate", comparison)
DEFINE_INSTRUCTION(CLIB, RIS_4, 659, UNI_SINCE_Z10, "Compare Logical Immediate and Branch (32<-8)")
DEFINE_INSTRUCTION(CLIH, RIL_a_2, 663, UNI_SINCE_Z11, "Compare Logical Immediate High (32)", comparison)
DEFINE_INSTRUCTION(CLIJ, RIE_c_4, 659, UNI_SINCE_Z10, "Compare Logical Immediate and Branch Relative (32<-8)")
DEFINE_INSTRUCTION(CLIY, SIY_2_su, 657, UNI_SINCE_YOP, "Compare Logical Immediate", comparison)
DEFINE_INSTRUCTION(CLM, RS_b_3, 662, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Logical Characters under Mask (low)", comparison)
DEFINE_INSTRUCTION(CLMH, RSY_b_3_us, 662, UNI_SINCE_ZOP, "Compare Logical Characters under Mask (high)", comparison)
DEFINE_INSTRUCTION(CLMY, RSY_b_3_us, 662, UNI_SINCE_YOP, "Compare Logical Characters under Mask (low)", comparison)
DEFINE_INSTRUCTION(CLR, RR_2, 657, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Logical (32)", comparison)
DEFINE_INSTRUCTION(CLRB, RRS_4, 659, UNI_SINCE_Z10, "Compare Logical and Branch (32)")
DEFINE_INSTRUCTION(CLRCH, S_1_u, 0, UNI_370, "Clear Channel", old_pop)
DEFINE_INSTRUCTION(CLRIO, S_1_u, 0, UNI_370_DOS, "Clear I/O", old_pop)
DEFINE_INSTRUCTION(CLRJ, RIE_b_4, 659, UNI_SINCE_Z10, "Compare Logical and Branch Relative (32)")
DEFINE_INSTRUCTION(CLRL, RIL_b_2, 658, UNI_SINCE_Z10, "Compare Logical Relative Long (32)", comparison)
DEFINE_INSTRUCTION(CLRT, RRF_c_3, 660, UNI_SINCE_Z10, "Compare Logical and Trap (32)")
DEFINE_INSTRUCTION(CLST, RRE_2, 671, UNI_ESA_SINCE_ZOP, "Compare Logical String", clst_special)
DEFINE_INSTRUCTION(CLT, RSY_b_3_ux, 660, UNI_SINCE_Z12, "Compare Logical and Trap (32)")
DEFINE_INSTRUCTION(CLY, RXY_a_2, 657, UNI_SINCE_YOP, "Compare Logical (32)", comparison)
DEFINE_INSTRUCTION(CMPSC, RRE_2, 654, UNI_ESA_SINCE_ZOP, "Compression Call", cmpsc_special, has_parameter_list)
DEFINE_INSTRUCTION(CONCS, S_1_u, 0, UNI_370, "Connect Channel Set", old_pop)
DEFINE_INSTRUCTION(CP, SS_b_2, 955, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare Decimal", comparison)
DEFINE_INSTRUCTION(CPDT, RSL_b_3, 1555, UNI_SINCE_Z13, "Convert to Packed (From Long DFP)", fp_conversion)
DEFINE_INSTRUCTION(CPSDR, RRF_b_3, 992, UNI_SINCE_Z9, "Copy Sign (L)")
DEFINE_INSTRUCTION(CPXT, RSL_b_3, 1555, UNI_SINCE_Z13, "Convert to Packed (From Extended DFP)", fp_conversion)
DEFINE_INSTRUCTION(CPYA, RRE_2, 759, UNI_ESA_SINCE_ZOP, "Copy Access")
DEFINE_INSTRUCTION(CR, RR_2, 640, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare (32)", comparison)
DEFINE_INSTRUCTION(CRB, RRS_4, 640, UNI_SINCE_Z10, "Compare and Branch (32)")
DEFINE_INSTRUCTION(CRDTE, RRF_b_4_opt, 1034, UNI_SINCE_Z12, "Compare and Replace DAT Table Entry", cas_like_special, privileged)
DEFINE_INSTRUCTION(CRJ, RIE_b_4, 640, UNI_SINCE_Z10, "Compare and Branch Relative (32)")
DEFINE_INSTRUCTION(CRL, RIL_b_2, 640, UNI_SINCE_Z10, "Compare Relative Long (32)", comparison)
DEFINE_INSTRUCTION(CRT, RRF_c_3, 654, UNI_SINCE_Z10, "Compare and Trap (32)")
DEFINE_INSTRUCTION(CS, RS_a_3, 649, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Compare and Swap (32)", cas)
DEFINE_INSTRUCTION(CSCH, S_0, 1261, UNI_ESA_XA_SINCE_ZOP, "Clear Subchannel", clear_subchannel_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(CSDTR, RRF_d_3, 1557, UNI_SINCE_Z9, "Convert to Signed Packed (64<-long DFP)")
DEFINE_INSTRUCTION(CSG, RSY_a_3, 649, UNI_SINCE_ZOP, "Compare and Swap (64)", cas)
DEFINE_INSTRUCTION(CSP, RRE_2, 1037, UNI_SINCE_ZOP, "Compare and Swap and Purge (32)", cas_like_special, privileged)
DEFINE_INSTRUCTION(CSPG, RRE_2, 1037, UNI_SINCE_YOP, "Compare and Swap and Purge (64)", cas_like_special, privileged)
DEFINE_INSTRUCTION(CSST, SSF_3_dr, 651, UNI_SINCE_Z9, "Compare and Swap and Store", cass, has_parameter_list)
DEFINE_INSTRUCTION(CSXTR, RRF_d_3, 1557, UNI_SINCE_Z9, "Convert to Signed Packed (128<-extended DFP)")
DEFINE_INSTRUCTION(CSY, RSY_a_3, 649, UNI_SINCE_YOP, "Compare and Swap (32)", cas)
DEFINE_INSTRUCTION(CU12, RRF_c_3_opt, 751, UNI_SINCE_YOP, "Convert UTF-8 to UTF-16", unicode_convert_8)
DEFINE_INSTRUCTION(CU14, RRF_c_3_opt, 755, UNI_SINCE_YOP, "Convert UTF-8 to UTF-32", unicode_convert_8)
DEFINE_INSTRUCTION(CU21, RRF_c_3_opt, 741, UNI_SINCE_YOP, "Convert UTF-16 to UTF-8", unicode_convert_16)
DEFINE_INSTRUCTION(CU24, RRF_c_3_opt, 738, UNI_SINCE_YOP, "Convert UTF-16 to UTF-32", unicode_convert_16)
DEFINE_INSTRUCTION(CU41, RRE_2, 748, UNI_SINCE_YOP, "Convert UTF-32 to UTF-8", unicode_convert_32)
DEFINE_INSTRUCTION(CU42, RRE_2, 745, UNI_SINCE_YOP, "Convert UTF-32 to UTF-16", unicode_convert_32)
DEFINE_INSTRUCTION(CUDTR, RRE_2, 1557, UNI_SINCE_Z9, "Convert to Unsigned Packed (64<-long DFP)")
DEFINE_INSTRUCTION(CUSE, RRE_2, 672, UNI_ESA_SINCE_ZOP, "Compare until Substring Equal", cuse_special, has_parameter_list)
DEFINE_INSTRUCTION(CUTFU, RRF_c_3_opt, 751, UNI_ESA_SINCE_ZOP, "Convert UTF-8 to Unicode", unicode_convert_8)
DEFINE_INSTRUCTION(CUUTF, RRF_c_3_opt, 741, UNI_ESA_SINCE_ZOP, "Convert Unicode to UTF-8", unicode_convert_16)
DEFINE_INSTRUCTION(CUXTR, RRE_2, 1557, UNI_SINCE_Z9, "Convert to Unsigned Packed (128<-extended DFP)")
DEFINE_INSTRUCTION(CVB, RX_a_2_ux, 736, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Convert to Binary (32)")
DEFINE_INSTRUCTION(CVBG, RXY_a_2, 736, UNI_SINCE_ZOP, "Convert to Binary (64)")
DEFINE_INSTRUCTION(CVBY, RXY_a_2, 736, UNI_SINCE_YOP, "Convert to Binary (32)")
DEFINE_INSTRUCTION(CVD, RX_a_2_ux, 737, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Convert to Decimal (32)")
DEFINE_INSTRUCTION(CVDG, RXY_a_2, 737, UNI_SINCE_ZOP, "Convert to Decimal (64)")
DEFINE_INSTRUCTION(CVDY, RXY_a_2, 737, UNI_SINCE_YOP, "Convert to Decimal (32)")
DEFINE_INSTRUCTION(CXBR, RRE_2, 1497, UNI_ESA_SINCE_ZOP, "Compare (extended BFP)", fp_compare)
DEFINE_INSTRUCTION(CXFBR, RRE_2, 1499, UNI_ESA_SINCE_ZOP, "Convert from Fixed (extended BFP<-32)")
DEFINE_INSTRUCTION(CXFBRA, RRF_e_4, 1499, UNI_SINCE_Z11, "Convert from Fixed (extended BFP<-32)")
DEFINE_INSTRUCTION(CXFR, RRE_2, 1465, UNI_ESA_SINCE_ZOP, "Convert from Fixed (extended HFP<-32)")
DEFINE_INSTRUCTION(CXFTR, RRF_e_4, 1546, UNI_SINCE_Z11, "Convert from Fixed (extended DFP<-32)")
DEFINE_INSTRUCTION(CXGBR, RRE_2, 1499, UNI_SINCE_ZOP, "Convert from Fixed (extended BFP<-64)")
DEFINE_INSTRUCTION(CXGBRA, RRF_e_4, 1499, UNI_SINCE_Z11, "Convert from Fixed (extended BFP<-64)")
DEFINE_INSTRUCTION(CXGR, RRE_2, 1465, UNI_SINCE_ZOP, "Convert from Fixed (extended HFP<-64)")
DEFINE_INSTRUCTION(CXGTR, RRE_2, 1546, UNI_SINCE_Z9, "Convert from Fixed (extended DFP<-64)")
DEFINE_INSTRUCTION(CXGTRA, RRF_e_4, 1546, UNI_SINCE_Z11, "Convert from Fixed (extended DFP<-64)")
DEFINE_INSTRUCTION(CXLFBR, RRF_e_4, 1501, UNI_SINCE_Z11, "Convert from Logical (extended BFP<-32)")
DEFINE_INSTRUCTION(CXLFTR, RRF_e_4, 1547, UNI_SINCE_Z11, "Convert from Logical (extended DFP<-32)")
DEFINE_INSTRUCTION(CXLGBR, RRF_e_4, 1501, UNI_SINCE_Z11, "Convert from Logical (extended BFP<-64)")
DEFINE_INSTRUCTION(CXLGTR, RRF_e_4, 1547, UNI_SINCE_Z11, "Convert from Logical (extended DFP<-64)")
DEFINE_INSTRUCTION(CXPT, RSL_b_3, 1548, UNI_SINCE_Z13, "Convert from Packed (To Extended DFP)")
DEFINE_INSTRUCTION(CXR, RRE_2, 1464, UNI_ESA_SINCE_ZOP, "Compare (extended HFP)", comparison)
DEFINE_INSTRUCTION(CXSTR, RRE_2, 1550, UNI_SINCE_Z9, "Convert from Signed Packed (extended DFP<-128)")
DEFINE_INSTRUCTION(CXTR, RRE_2, 1544, UNI_SINCE_Z9, "Compare (extended DFP)", fp_compare)
DEFINE_INSTRUCTION(CXUTR, RRE_2, 1550, UNI_SINCE_Z9, "Convert from Unsigned Packed (extended DFP<-128)")
DEFINE_INSTRUCTION(CXZT, RSL_b_3, 1551, UNI_SINCE_Z12, "Comvert from Zoned (to extended DFP)")
DEFINE_INSTRUCTION(CY, RXY_a_2, 640, UNI_SINCE_YOP, "Compare (32)", comparison)
DEFINE_INSTRUCTION(CZDT, RSL_b_3, 1558, UNI_SINCE_Z12, "Comvert to Zoned (from long DFP)", fp_conversion)
DEFINE_INSTRUCTION(CZXT, RSL_b_3, 1558, UNI_SINCE_Z12, "Comvert to Zoned (from extended DFP)", fp_conversion)
DEFINE_INSTRUCTION(D, RX_a_2_ux, 759, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Divide (32<-64)")
DEFINE_INSTRUCTION(DD, RX_a_2_ux, 1466, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Divide (long HFP)")
DEFINE_INSTRUCTION(DDB, RXE_2, 1507, UNI_ESA_SINCE_ZOP, "Divide (long BFP)")
DEFINE_INSTRUCTION(DDBR, RRE_2, 1507, UNI_ESA_SINCE_ZOP, "Divide (long BFP)")
DEFINE_INSTRUCTION(DDR, RR_2, 1466, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Divide (long HFP)")
DEFINE_INSTRUCTION(DDTR, RRF_a_3, 1559, UNI_SINCE_Z9, "Divide (long DFP)")
DEFINE_INSTRUCTION(DDTRA, RRF_a_4, 1559, UNI_SINCE_Z11, "Divide (long DFP)")
DEFINE_INSTRUCTION(DE, RX_a_2_ux, 1466, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Divide (short HFP)")
DEFINE_INSTRUCTION(DEB, RXE_2, 1507, UNI_ESA_SINCE_ZOP, "Divide (short BFP)")
DEFINE_INSTRUCTION(DEBR, RRE_2, 1507, UNI_ESA_SINCE_ZOP, "Divide (short BFP)")
DEFINE_INSTRUCTION(DER, RR_2, 1466, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Divide (short HFP)")
DEFINE_INSTRUCTION(DFLTCC, RRF_a_3, 1751, UNI_SINCE_Z15, "Deflate Conversion Call", dfltcc_special, has_parameter_list)
//DEFINE_INSTRUCTION(DIAGNOSE, DIAGNOSE, 1040, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Diagnose", unpredictable, privileged) // undocumented class of instructions
DEFINE_INSTRUCTION(DIDBR, RRF_b_4, 1508, UNI_ESA_SINCE_ZOP, "Divide to Integer (long BFP)", fp_integer_div)
DEFINE_INSTRUCTION(DIEBR, RRF_b_4, 1508, UNI_ESA_SINCE_ZOP, "Divide to Integer (short BFP)", fp_integer_div)
DEFINE_INSTRUCTION(DISCS, S_1_u, 0, UNI_370, "Disconnect Channel Set", old_pop)
DEFINE_INSTRUCTION(DL, RXY_a_2, 760, UNI_ESA_SINCE_ZOP, "Divide Logical (32<-64)")
DEFINE_INSTRUCTION(DLG, RXY_a_2, 760, UNI_SINCE_ZOP, "Divide Logical (64<-128)")
DEFINE_INSTRUCTION(DLGR, RRE_2, 760, UNI_SINCE_ZOP, "Divide Logical (64<-128)")
DEFINE_INSTRUCTION(DLR, RRE_2, 760, UNI_ESA_SINCE_ZOP, "Divide Logical (32<-64)")
DEFINE_INSTRUCTION(DP, SS_b_2, 955, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Divide Decimal")
DEFINE_INSTRUCTION(DR, RR_2, 759, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Divide (32<-64)")
DEFINE_INSTRUCTION(DSG, RXY_a_2, 761, UNI_SINCE_ZOP, "Divide Single (64)")
DEFINE_INSTRUCTION(DSGF, RXY_a_2, 761, UNI_SINCE_ZOP, "Divide Single (64<-32)")
DEFINE_INSTRUCTION(DSGFR, RRE_2, 761, UNI_SINCE_ZOP, "Divide Single (64<-32)")
DEFINE_INSTRUCTION(DSGR, RRE_2, 761, UNI_SINCE_ZOP, "Divide Single (64)")
DEFINE_INSTRUCTION(DXBR, RRE_2, 1507, UNI_ESA_SINCE_ZOP, "Divide (extended BFP)")
DEFINE_INSTRUCTION(DXR, RRE_2, 1466, UNI_ESA_XA_SINCE_ZOP, "Divide (extended HFP)")
DEFINE_INSTRUCTION(DXTR, RRF_a_3, 1559, UNI_SINCE_Z9, "Divide (extended DFP)")
DEFINE_INSTRUCTION(DXTRA, RRF_a_4, 1559, UNI_SINCE_Z11, "Divide (extended DFP)")
DEFINE_INSTRUCTION(EAR, RRE_2, 764, UNI_ESA_SINCE_ZOP, "Extract Access")
DEFINE_INSTRUCTION(ECAG, RSY_a_3, 764, UNI_SINCE_Z10, "Extract CPU Attribute")
DEFINE_INSTRUCTION(ECCTR, RRE_2, 0, UNI_SINCE_Z10, "Extract Cpu Counter", counter)
DEFINE_INSTRUCTION(ECPGA, RRE_2, 0, UNI_SINCE_Z10, "Extract Coprocessor-Group Address", ecpga_special)
DEFINE_INSTRUCTION(ECTG, SSF_3_dr, 767, UNI_SINCE_Z9, "Extract CPU Time")
DEFINE_INSTRUCTION(ED, SS_a_2_u, 956, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Edit", edit_special)
DEFINE_INSTRUCTION(EDMK, SS_a_2_u, 959, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Edit and Mark", edit_special)
DEFINE_INSTRUCTION(EEDTR, RRE_2, 1561, UNI_SINCE_Z9, "Extract Biased Exponent (64<-long DFP)")
DEFINE_INSTRUCTION(EEXTR, RRE_2, 1561, UNI_SINCE_Z9, "Extract Biased Exponent (64<-extended DFP)")
DEFINE_INSTRUCTION(EFPC, RRE_1, 992, UNI_ESA_SINCE_ZOP, "Extract FPC")
DEFINE_INSTRUCTION(EPAIR, RRE_1, 1040, UNI_SINCE_YOP, "Extract Primary ASN and Instance", privileged_conditionally)
DEFINE_INSTRUCTION(EPAR, RRE_1, 1040, UNI_ESA_XA_370_SINCE_ZOP, "Extract Primary ASN", privileged_conditionally)
DEFINE_INSTRUCTION(EPCTR, RRE_2, 0, UNI_SINCE_Z10, "Extract Peripheral Counter", counter)
DEFINE_INSTRUCTION(EPSW, RRE_2, 768, UNI_ESA_SINCE_ZOP, "Extract PSW")
DEFINE_INSTRUCTION(EREG, RRE_2, 1042, UNI_ESA_SINCE_ZOP, "Extract Stacked Registers (32)")
DEFINE_INSTRUCTION(EREGG, RRE_2, 1042, UNI_SINCE_ZOP, "Extract Stacked Registers (64)")
DEFINE_INSTRUCTION(ESAIR, RRE_1, 1041, UNI_SINCE_YOP, "Extract Secondary ASN and Instance", privileged_conditionally)
DEFINE_INSTRUCTION(ESAR, RRE_1, 1041, UNI_ESA_XA_370_SINCE_ZOP, "Extract Secondary ASN", privileged_conditionally)
DEFINE_INSTRUCTION(ESDTR, RRE_2, 1561, UNI_SINCE_Z9, "Extract Significance (64<-long DFP)")
DEFINE_INSTRUCTION(ESEA, RRE_1, 1040, UNI_SINCE_ZOP, "Extract and Set Extended Authority", privileged)
DEFINE_INSTRUCTION(ESTA, RRE_2, 1043, UNI_ESA_SINCE_ZOP, "Extract Stacked State", esta_special)
DEFINE_INSTRUCTION(ESXTR, RRE_2, 1561, UNI_SINCE_Z9, "Extract Significance (64<-extended DFP)")
DEFINE_INSTRUCTION(ETND, RRE_1, 768, UNI_SINCE_Z12, "Extract Transaction Nesting Depth")
DEFINE_INSTRUCTION(EX, RX_a_2_ux, 763, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Execute", execute)
DEFINE_INSTRUCTION(EXRL, RIL_b_2, 763, UNI_SINCE_Z10, "Execute Relative Long", execute)
DEFINE_INSTRUCTION(FIDBR, RRF_e_3, 1512, UNI_ESA_SINCE_ZOP, "Load FP Integer (long BFP)")
DEFINE_INSTRUCTION(FIDBRA, RRF_e_4, 1512, UNI_SINCE_Z11, "Load FP Integer (long BFP)")
DEFINE_INSTRUCTION(FIDR, RRE_2, 1469, UNI_ESA_SINCE_ZOP, "Load FP Integer (long HFP)")
DEFINE_INSTRUCTION(FIDTR, RRF_e_4, 1564, UNI_SINCE_Z9, "Load FP Integer (long DFP)")
DEFINE_INSTRUCTION(FIEBR, RRF_e_3, 1512, UNI_ESA_SINCE_ZOP, "Load FP Integer (short BFP)")
DEFINE_INSTRUCTION(FIEBRA, RRF_e_4, 1512, UNI_SINCE_Z11, "Load FP Integer (short BFP)")
DEFINE_INSTRUCTION(FIER, RRE_2, 1469, UNI_ESA_SINCE_ZOP, "Load FP Integer (short HFP)")
DEFINE_INSTRUCTION(FIXBR, RRF_e_3, 1512, UNI_ESA_SINCE_ZOP, "Load FP Integer (extended BFP)")
DEFINE_INSTRUCTION(FIXBRA, RRF_e_4, 1512, UNI_SINCE_Z11, "Load FP Integer (extended BFP)")
DEFINE_INSTRUCTION(FIXR, RRE_2, 1469, UNI_ESA_SINCE_ZOP, "Load FP Integer (extended HFP)")
DEFINE_INSTRUCTION(FIXTR, RRF_e_4, 1564, UNI_SINCE_Z9, "Load FP Integer (extended DFP)")
DEFINE_INSTRUCTION(FLOGR, RRE_2, 769, UNI_SINCE_Z9, "Find Leftmost One", flogr_special)
DEFINE_INSTRUCTION(HDR, RR_2, 1467, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Halve (long HFP)")
DEFINE_INSTRUCTION(HDV, S_1_u, 0, UNI_370_DOS, "Halt Device", old_pop)
DEFINE_INSTRUCTION(HER, RR_2, 1467, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Halve (short HFP)")
DEFINE_INSTRUCTION(HIO, S_1_u, 0, UNI_370_DOS, "Halt I/O", old_pop)
DEFINE_INSTRUCTION(HSCH, S_0, 1262, UNI_ESA_XA_SINCE_ZOP, "Halt Subchannel", halt_subchannel_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(IAC, RRE_1, 1045, UNI_ESA_XA_370_SINCE_ZOP, "Insert Address Space Control", iac_special, privileged_conditionally)
DEFINE_INSTRUCTION(IC, RX_a_2_ux, 769, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Insert Character")
DEFINE_INSTRUCTION(ICM, RS_b_3, 769, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Insert Characters under Mask (low)", insert_character)
DEFINE_INSTRUCTION(ICMH, RSY_b_3_us, 769, UNI_SINCE_ZOP, "Insert Characters under Mask (high)", insert_character)
DEFINE_INSTRUCTION(ICMY, RSY_b_3_us, 769, UNI_SINCE_YOP, "Insert Characters under Mask (low)", insert_character)
DEFINE_INSTRUCTION(ICY, RXY_a_2, 769, UNI_SINCE_YOP, "Insert Character")
DEFINE_INSTRUCTION(IDTE, RRF_b_4_opt, 1049, UNI_SINCE_YOP, "Invalidate DAT Table Entry", privileged)
DEFINE_INSTRUCTION(IEDTR, RRF_b_3, 1562, UNI_SINCE_Z9, "Insert Biased Exponent (long DFP<-64&long DFP)")
DEFINE_INSTRUCTION(IEXTR, RRF_b_3, 1562, UNI_SINCE_Z9, "Insert Biased Exponent (extended DFP<-64&extended DFP)")
DEFINE_INSTRUCTION(IIHF, RIL_a_2, 770, UNI_SINCE_Z9, "Insert Immediate (high)")
DEFINE_INSTRUCTION(IIHH, RI_a_2_u, 770, UNI_SINCE_ZOP, "Insert Immediate (high high)")
DEFINE_INSTRUCTION(IIHL, RI_a_2_u, 770, UNI_SINCE_ZOP, "Insert Immediate (high low)")
DEFINE_INSTRUCTION(IILF, RIL_a_2, 770, UNI_SINCE_Z9, "Insert Immediate (low)")
DEFINE_INSTRUCTION(IILH, RI_a_2_u, 770, UNI_SINCE_ZOP, "Insert Immediate (low high)")
DEFINE_INSTRUCTION(IILL, RI_a_2_u, 770, UNI_SINCE_ZOP, "Insert Immediate (low low)")
DEFINE_INSTRUCTION(IPK, S_0, 1046, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Insert PSW Key", privileged_conditionally)
DEFINE_INSTRUCTION(IPM, RRE_1, 771, UNI_ESA_XA_SINCE_ZOP, "Insert Program Mask")
DEFINE_INSTRUCTION(IPTE, RRF_a_4_opt, 1054, UNI_ESA_XA_370_SINCE_ZOP, "Invalidate Page Table Entry", privileged)
DEFINE_INSTRUCTION(IRBM, RRE_2, 1046, UNI_SINCE_Z14, "Insert Reference Bits Multiple", privileged)
DEFINE_INSTRUCTION(ISK, RR_2, 0, UNI_370_DOS, "Insert Storage Key")
DEFINE_INSTRUCTION(ISKE, RRE_2, 1047, UNI_ESA_XA_370_SINCE_ZOP, "Insert Storage Key Extended", privileged)
DEFINE_INSTRUCTION(IVSK, RRE_2, 1047, UNI_ESA_XA_370_SINCE_ZOP, "Insert Virtual Storage Key", privileged_conditionally)
DEFINE_INSTRUCTION(KDB, RXE_2, 1498, UNI_ESA_SINCE_ZOP, "Compare and Signal (long BFP)", fp_compare)
DEFINE_INSTRUCTION(KDBR, RRE_2, 1498, UNI_ESA_SINCE_ZOP, "Compare and Signal (long BFP)", fp_compare)
DEFINE_INSTRUCTION(KDSA, RRE_2, 1736, UNI_SINCE_Z15, "Compute Digital Signature Authentication", kdsa_special, has_parameter_list)
DEFINE_INSTRUCTION(KDTR, RRE_2, 1545, UNI_SINCE_Z9, "Compare and Signal (long DFP)", fp_compare)
DEFINE_INSTRUCTION(KEB, RXE_2, 1498, UNI_ESA_SINCE_ZOP, "Compare and Signal (short BFP)", fp_compare)
DEFINE_INSTRUCTION(KEBR, RRE_2, 1498, UNI_ESA_SINCE_ZOP, "Compare and Signal (short BFP)", fp_compare)
DEFINE_INSTRUCTION(KIMD, RRE_2, 693, UNI_SINCE_YOP, "Compute Intermediate Message Digest", cipher_interruptible, has_parameter_list)
DEFINE_INSTRUCTION(KLMD, RRE_2, 706, UNI_SINCE_YOP, "Compute Last Message Digest", cipher_interruptible, has_parameter_list)
DEFINE_INSTRUCTION(KM, RRE_2, 557, UNI_SINCE_YOP, "Cipher Message", cipher, has_parameter_list)
DEFINE_INSTRUCTION(KMA, RRF_b_3, 582, UNI_SINCE_Z14, "Cipher Message With Authentication", cipher_with_incomplete, has_parameter_list)
DEFINE_INSTRUCTION(KMAC, RRE_2, 725, UNI_SINCE_YOP, "Compute Message Authentication Code", cipher, has_parameter_list)
DEFINE_INSTRUCTION(KMC, RRE_2, 557, UNI_SINCE_YOP, "Cipher Message with Chaining", cipher, has_parameter_list)
DEFINE_INSTRUCTION(KMCTR, RRF_b_3, 612, UNI_SINCE_Z11, "Cipher Message with Counter", cipher, has_parameter_list)
DEFINE_INSTRUCTION(KMF, RRE_2, 596, UNI_SINCE_Z11, "Cipher Message with Cipher Feedback", cipher, has_parameter_list)
DEFINE_INSTRUCTION(KMO, RRE_2, 625, UNI_SINCE_Z11, "Cipher Message with Output Feedback", cipher, has_parameter_list)
DEFINE_INSTRUCTION(KXBR, RRE_2, 1498, UNI_ESA_SINCE_ZOP, "Compare and Signal (extended BFP)", fp_compare)
DEFINE_INSTRUCTION(KXTR, RRE_2, 1545, UNI_SINCE_Z9, "Compare and Signal (extended DFP)", fp_compare)
DEFINE_INSTRUCTION(L, RX_a_2_ux, 771, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load (32)")
DEFINE_INSTRUCTION(LA, RX_a_2_ux, 773, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Address")
DEFINE_INSTRUCTION(LAA, RSY_a_3, 774, UNI_SINCE_Z11, "Load and Add (32)", arithmetic)
DEFINE_INSTRUCTION(LAAG, RSY_a_3, 774, UNI_SINCE_Z11, "Load and Add (64)", arithmetic)
DEFINE_INSTRUCTION(LAAL, RSY_a_3, 775, UNI_SINCE_Z11, "Load and Add Logical (32)", arithmetic_logical)
DEFINE_INSTRUCTION(LAALG, RSY_a_3, 775, UNI_SINCE_Z11, "Load and Add Logical (64)", arithmetic_logical)
DEFINE_INSTRUCTION(LAE, RX_a_2_ux, 773, UNI_ESA_SINCE_ZOP, "Load Address Extended")
DEFINE_INSTRUCTION(LAEY, RXY_a_2, 773, UNI_SINCE_Z10, "Load Address Extended")
DEFINE_INSTRUCTION(LAM, RS_a_3, 772, UNI_ESA_SINCE_ZOP, "Load Access Multiple")
DEFINE_INSTRUCTION(LAMY, RSY_a_3, 772, UNI_SINCE_YOP, "Load Access Multiple")
DEFINE_INSTRUCTION(LAN, RSY_a_3, 776, UNI_SINCE_Z11, "Load and And (32)", logical)
DEFINE_INSTRUCTION(LANG, RSY_a_3, 776, UNI_SINCE_Z11, "Load and And (64)", logical)
DEFINE_INSTRUCTION(LAO, RSY_a_3, 777, UNI_SINCE_Z11, "Load and Or (32)", logical)
DEFINE_INSTRUCTION(LAOG, RSY_a_3, 777, UNI_SINCE_Z11, "Load and Or (64)", logical)
DEFINE_INSTRUCTION(LARL, RIL_b_2, 774, UNI_ESA_SINCE_ZOP, "Load Address Relative Long")
DEFINE_INSTRUCTION(LASP, SSE_2, 1058, UNI_ESA_XA_370_SINCE_ZOP, "Load Address Space Parameters", lasp_special, privileged)
DEFINE_INSTRUCTION(LAT, RXY_a_2, 778, UNI_SINCE_Z12, "Load and Trap (32)")
DEFINE_INSTRUCTION(LAX, RSY_a_3, 776, UNI_SINCE_Z11, "Load and Exclusive Or (32)", logical)
DEFINE_INSTRUCTION(LAXG, RSY_a_3, 776, UNI_SINCE_Z11, "Load and Exclusive Or (64)", logical)
DEFINE_INSTRUCTION(LAY, RXY_a_2, 773, UNI_SINCE_YOP, "Load Address")
DEFINE_INSTRUCTION(LB, RXY_a_2, 779, UNI_SINCE_YOP, "Load Byte (32<-8)")
DEFINE_INSTRUCTION(LBEAR, S_1_u, 1067, UNI_SINCE_Z16, "Load BEAR", privileged)
DEFINE_INSTRUCTION(LBH, RXY_a_2, 779, UNI_SINCE_Z11, "Load Byte High (32<-8)")
DEFINE_INSTRUCTION(LBR, RRE_2, 779, UNI_SINCE_Z9, "Load Byte (32<-8)")
DEFINE_INSTRUCTION(LCBB, RXE_3_xm, 780, UNI_SINCE_Z13, "Load Count to Block Boundary", lcbb_special)
DEFINE_INSTRUCTION(LCCTL, S_1_u, 0, UNI_SINCE_Z10, "Load CPU-Counter-Set Controls", counter_constrols)
DEFINE_INSTRUCTION(LCDBR, RRE_2, 1511, UNI_ESA_SINCE_ZOP, "Load Complement (long BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LCDFR, RRE_2, 993, UNI_SINCE_Z9, "Load Complement (L)")
DEFINE_INSTRUCTION(LCDR, RR_2, 1468, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Complement (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(LCEBR, RRE_2, 1511, UNI_ESA_SINCE_ZOP, "Load Complement (short BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LCER, RR_2, 1468, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Complement (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(LCGFR, RRE_2, 779, UNI_SINCE_ZOP, "Load Complement (64<-32)", arithmetic)
DEFINE_INSTRUCTION(LCGR, RRE_2, 779, UNI_SINCE_ZOP, "Load Complement (64)", arithmetic)
DEFINE_INSTRUCTION(LCR, RR_2, 779, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Complement (32)", arithmetic)
DEFINE_INSTRUCTION(LCTL, RS_a_3, 1067, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Control (32)", privileged)
DEFINE_INSTRUCTION(LCTLG, RSY_a_3, 1067, UNI_SINCE_ZOP, "Load Control (64)", privileged)
DEFINE_INSTRUCTION(LCXBR, RRE_2, 1511, UNI_ESA_SINCE_ZOP, "Load Complement (extended BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LCXR, RRE_2, 1468, UNI_ESA_SINCE_ZOP, "Load Complement (extended HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(LD, RX_a_2_ux, 993, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load (L)")
DEFINE_INSTRUCTION(LDE, RXE_2, 1469, UNI_ESA_SINCE_ZOP, "Load Lengthened (long HFP<-short HFP)")
DEFINE_INSTRUCTION(LDEB, RXE_2, 1513, UNI_ESA_SINCE_ZOP, "Load Lengthened (long BFP<-short BFP)")
DEFINE_INSTRUCTION(LDEBR, RRE_2, 1514, UNI_ESA_SINCE_ZOP, "Load Lengthened (long BFP<-short BFP)")
DEFINE_INSTRUCTION(LDER, RRE_2, 1469, UNI_ESA_SINCE_ZOP, "Load Lengthened (long HFP<-short HFP)")
DEFINE_INSTRUCTION(LDETR, RRF_d_3, 1567, UNI_SINCE_Z9, "Load Lengthened (long DFP<-short DFP)")
DEFINE_INSTRUCTION(LDGR, RRE_2, 996, UNI_SINCE_Z9, "Load FPR from GR (L<-64)")
DEFINE_INSTRUCTION(LDR, RR_2, 993, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load (L)")
DEFINE_INSTRUCTION(LDXBR, RRE_2, 1515, UNI_ESA_SINCE_ZOP, "Load Rounded (long BFP<-extended BFP)")
DEFINE_INSTRUCTION(LDXBRA, RRF_e_4, 1515, UNI_SINCE_Z11, "Load Rounded (long BFP<-extended BFP)")
DEFINE_INSTRUCTION(LDXR, RR_2, 1471, UNI_ESA_SINCE_ZOP, "Load Rounded (long HFP<-extended HFP)")
DEFINE_INSTRUCTION(LDXTR, RRF_e_4, 1568, UNI_SINCE_Z9, "Load Rounded (long DFP<-extended DFP)")
DEFINE_INSTRUCTION(LDY, RXY_a_2, 993, UNI_SINCE_YOP, "Load (L)")
DEFINE_INSTRUCTION(LE, RX_a_2_ux, 993, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load (S)")
DEFINE_INSTRUCTION(LEDBR, RRE_2, 1515, UNI_ESA_SINCE_ZOP, "Load Rounded (short BFP<-long BFP)")
DEFINE_INSTRUCTION(LEDBRA, RRF_e_4, 1515, UNI_SINCE_Z11, "Load Rounded (short BFP<-long BFP)")
DEFINE_INSTRUCTION(LEDR, RR_2, 1471, UNI_ESA_SINCE_ZOP, "Load Rounded (short HFP<-long HFP)")
DEFINE_INSTRUCTION(LEDTR, RRF_e_4, 1568, UNI_SINCE_Z9, "Load Rounded (short DFP<-long DFP)")
DEFINE_INSTRUCTION(LER, RR_2, 993, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load (S)")
DEFINE_INSTRUCTION(LEXBR, RRE_2, 1515, UNI_ESA_SINCE_ZOP, "Load Rounded (short BFP<-extended BFP)")
DEFINE_INSTRUCTION(LEXBRA, RRF_e_4, 1515, UNI_SINCE_Z11, "Load Rounded (short BFP<-extended BFP)")
DEFINE_INSTRUCTION(LEXR, RRE_2, 1471, UNI_ESA_SINCE_ZOP, "Load Rounded (short HFP<-extended HFP)")
DEFINE_INSTRUCTION(LEY, RXY_a_2, 993, UNI_SINCE_YOP, "Load (S)")
DEFINE_INSTRUCTION(LFAS, S_1_u, 994, UNI_SINCE_Z9, "Load FPC and Signal")
DEFINE_INSTRUCTION(LFH, RXY_a_2, 784, UNI_SINCE_Z11, "Load High (32)")
DEFINE_INSTRUCTION(LFHAT, RXY_a_2, 785, UNI_SINCE_Z12, "Load and Trap (32H<-32)")
DEFINE_INSTRUCTION(LFPC, S_1_u, 993, UNI_ESA_SINCE_ZOP, "Load FPC")
DEFINE_INSTRUCTION(LG, RXY_a_2, 771, UNI_SINCE_ZOP, "Load (64)")
DEFINE_INSTRUCTION(LGAT, RXY_a_2, 778, UNI_SINCE_Z12, "Load and Trap (64)")
DEFINE_INSTRUCTION(LGB, RXY_a_2, 779, UNI_SINCE_YOP, "Load Byte (64<-8)")
DEFINE_INSTRUCTION(LGBR, RRE_2, 779, UNI_SINCE_Z9, "Load Byte (64<-8)")
DEFINE_INSTRUCTION(LGDR, RRE_2, 996, UNI_SINCE_Z9, "Load GR from FPR (64<-L)")
DEFINE_INSTRUCTION(LGF, RXY_a_2, 771, UNI_SINCE_ZOP, "Load (64<-32)")
DEFINE_INSTRUCTION(LGFI, RIL_a_2, 771, UNI_SINCE_Z9, "Load Immediate (64<-32)")
DEFINE_INSTRUCTION(LGFR, RRE_2, 771, UNI_SINCE_ZOP, "Load (64<-32)")
DEFINE_INSTRUCTION(LGFRL, RIL_b_2, 771, UNI_SINCE_Z10, "Load Relative Long (64<-32)")
DEFINE_INSTRUCTION(LGG, RXY_a_2, 780, UNI_SINCE_Z14, "Load Guarded (64)")
DEFINE_INSTRUCTION(LGH, RXY_a_2, 783, UNI_SINCE_ZOP, "Load Halfword (64<-16)")
DEFINE_INSTRUCTION(LGHI, RI_a_2_s, 783, UNI_SINCE_ZOP, "Load Halfword Immediate (64<-16)")
DEFINE_INSTRUCTION(LGHR, RRE_2, 782, UNI_SINCE_Z9, "Load Halfword (64<-16)")
DEFINE_INSTRUCTION(LGHRL, RIL_b_2, 783, UNI_SINCE_Z10, "Load Halfword Relative Long (64<-16)")
DEFINE_INSTRUCTION(LGR, RRE_2, 771, UNI_SINCE_ZOP, "Load (64)")
DEFINE_INSTRUCTION(LGRL, RIL_b_2, 771, UNI_SINCE_Z10, "Load Relative Long (64)")
DEFINE_INSTRUCTION(LGSC, RXY_a_2, 782, UNI_SINCE_Z14, "Load Guarded Storage Controls")
DEFINE_INSTRUCTION(LH, RX_a_2_ux, 782, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Halfword (32<-16)")
DEFINE_INSTRUCTION(LHH, RXY_a_2, 783, UNI_SINCE_Z11, "Load Halfword High (32<-16)")
DEFINE_INSTRUCTION(LHI, RI_a_2_s, 783, UNI_ESA_SINCE_ZOP, "Load Halfword Immediate (32<-16)")
DEFINE_INSTRUCTION(LHR, RRE_2, 782, UNI_SINCE_Z9, "Load Halfword (32<-16)")
DEFINE_INSTRUCTION(LHRL, RIL_b_2, 783, UNI_SINCE_Z10, "Load Halfword Relative Long (32<-16)")
DEFINE_INSTRUCTION(LHY, RXY_a_2, 782, UNI_SINCE_YOP, "Load Halfword (32<-16)")
DEFINE_INSTRUCTION(LLC, RXY_a_2, 786, UNI_SINCE_Z9, "Load Logical Character (32<-8)")
DEFINE_INSTRUCTION(LLCH, RXY_a_2, 786, UNI_SINCE_Z11, "Load Logical Character High (32<-8)")
DEFINE_INSTRUCTION(LLCR, RRE_2, 786, UNI_SINCE_Z9, "Load Logical Character (32<-8)")
DEFINE_INSTRUCTION(LLGC, RXY_a_2, 786, UNI_SINCE_ZOP, "Load Logical Character (64<-8)")
DEFINE_INSTRUCTION(LLGCR, RRE_2, 786, UNI_SINCE_Z9, "Load Logical Character (64<-8)")
DEFINE_INSTRUCTION(LLGF, RXY_a_2, 785, UNI_SINCE_ZOP, "Load Logical (64<-32)")
DEFINE_INSTRUCTION(LLGFAT, RXY_a_2, 785, UNI_SINCE_Z12, "Load and Trap (64<-32)")
DEFINE_INSTRUCTION(LLGFR, RRE_2, 785, UNI_SINCE_ZOP, "Load Logical (64<-32)")
DEFINE_INSTRUCTION(LLGFRL, RIL_b_2, 785, UNI_SINCE_Z10, "Load Logical Relative Long (64<-32)")
DEFINE_INSTRUCTION(LLGFSG, RXY_a_2, 780, UNI_SINCE_Z14, "Load Logical And Shift Guarded")
DEFINE_INSTRUCTION(LLGH, RXY_a_2, 787, UNI_SINCE_ZOP, "Load Logical Halfword (64<-16)")
DEFINE_INSTRUCTION(LLGHR, RRE_2, 787, UNI_SINCE_Z9, "Load Logical Halfword (64<-16)")
DEFINE_INSTRUCTION(LLGHRL, RIL_b_2, 787, UNI_SINCE_Z10, "Load Logical Halfword Relative Long (64<-16)")
DEFINE_INSTRUCTION(LLGT, RXY_a_2, 788, UNI_SINCE_ZOP, "Load Logical Thirty One Bits (64<-31)")
DEFINE_INSTRUCTION(LLGTAT, RXY_a_2, 788, UNI_SINCE_Z12, "Load Logical Thirty One Bits and Trap (64<-31)")
DEFINE_INSTRUCTION(LLGTR, RRE_2, 788, UNI_SINCE_ZOP, "Load Logical Thirty One Bits (64<-31)")
DEFINE_INSTRUCTION(LLH, RXY_a_2, 787, UNI_SINCE_Z9, "Load Logical Halfword (32<-16)")
DEFINE_INSTRUCTION(LLHH, RXY_a_2, 787, UNI_SINCE_Z11, "Load Logical Halfword High (32<-16)")
DEFINE_INSTRUCTION(LLHR, RRE_2, 787, UNI_SINCE_Z9, "Load Logical Halfword (32<-16)")
DEFINE_INSTRUCTION(LLHRL, RIL_b_2, 787, UNI_SINCE_Z10, "Load Logical Halfword Relative Long (32<-16)")
DEFINE_INSTRUCTION(LLIHF, RIL_a_2, 788, UNI_SINCE_Z9, "Load Logical Immediate (high)")
DEFINE_INSTRUCTION(LLIHH, RI_a_2_u, 788, UNI_SINCE_ZOP, "Load Logical Immediate (high high)")
DEFINE_INSTRUCTION(LLIHL, RI_a_2_u, 788, UNI_SINCE_ZOP, "Load Logical Immediate (high low)")
DEFINE_INSTRUCTION(LLILF, RIL_a_2, 788, UNI_SINCE_Z9, "Load Logical Immediate (low)")
DEFINE_INSTRUCTION(LLILH, RI_a_2_u, 788, UNI_SINCE_ZOP, "Load Logical Immediate (low high)")
DEFINE_INSTRUCTION(LLILL, RI_a_2_u, 788, UNI_SINCE_ZOP, "Load Logical Immediate (low low)")
DEFINE_INSTRUCTION(LLZRGF, RXY_a_2, 786, UNI_SINCE_Z13, "Load Logical and Zero Rightmost Byte (32)")
DEFINE_INSTRUCTION(LM, RS_a_3, 789, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Multiple (32)")
DEFINE_INSTRUCTION(LMD, SS_e_4_rb, 789, UNI_SINCE_ZOP, "Load Multiple Disjoint (64<-32&32)")
DEFINE_INSTRUCTION(LMG, RSY_a_3, 789, UNI_SINCE_ZOP, "Load Multiple (64)")
DEFINE_INSTRUCTION(LMH, RSY_a_3, 790, UNI_SINCE_ZOP, "Load Multiple High")
DEFINE_INSTRUCTION(LMY, RSY_a_3, 789, UNI_SINCE_YOP, "Load Multiple (32)")
DEFINE_INSTRUCTION(LNDBR, RRE_2, 1514, UNI_ESA_SINCE_ZOP, "Load Negative (long BFP)", fp_negative)
DEFINE_INSTRUCTION(LNDFR, RRE_2, 996, UNI_SINCE_Z9, "Load Negative (L)")
DEFINE_INSTRUCTION(LNDR, RR_2, 1470, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Negative (long HFP)", load_negative)
DEFINE_INSTRUCTION(LNEBR, RRE_2, 1514, UNI_ESA_SINCE_ZOP, "Load Negative (short BFP)", fp_negative)
DEFINE_INSTRUCTION(LNER, RR_2, 1470, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Negative (short HFP)", load_negative)
DEFINE_INSTRUCTION(LNGFR, RRE_2, 790, UNI_SINCE_ZOP, "Load Negative (64<-32)", load_negative)
DEFINE_INSTRUCTION(LNGR, RRE_2, 790, UNI_SINCE_ZOP, "Load Negative (64)", load_negative)
DEFINE_INSTRUCTION(LNR, RR_2, 790, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Negative (32)", load_negative)
DEFINE_INSTRUCTION(LNXBR, RRE_2, 1514, UNI_ESA_SINCE_ZOP, "Load Negative (extended BFP)", fp_negative)
DEFINE_INSTRUCTION(LNXR, RRE_2, 1470, UNI_ESA_SINCE_ZOP, "Load Negative (extended HFP)", load_negative)
DEFINE_INSTRUCTION(LOC, RSY_b_3_su, 791, UNI_SINCE_Z11, "Load on Condition (32)")
DEFINE_INSTRUCTION(LOCFH, RSY_b_3_su, 791, UNI_SINCE_Z13, "Load High on Condition (32)")
DEFINE_INSTRUCTION(LOCFHR, RRF_c_3, 791, UNI_SINCE_Z13, "Load High on Condition (32)")
DEFINE_INSTRUCTION(LOCG, RSY_b_3_su, 791, UNI_SINCE_Z11, "Load on Condition (64)")
DEFINE_INSTRUCTION(LOCGHI, RIE_g_3, 784, UNI_SINCE_Z13, "Load Halfword Immediate on Condition (64<-16)")
DEFINE_INSTRUCTION(LOCGR, RRF_c_3, 791, UNI_SINCE_Z11, "Load on Condition (64)")
DEFINE_INSTRUCTION(LOCHHI, RIE_g_3, 784, UNI_SINCE_Z13, "Load Halfword High Immediate on Condition (32<-16)")
DEFINE_INSTRUCTION(LOCHI, RIE_g_3, 784, UNI_SINCE_Z13, "Load Halfword Immediate on Condition (32<-16)")
DEFINE_INSTRUCTION(LOCR, RRF_c_3, 791, UNI_SINCE_Z11, "Load on Condition (32)")
DEFINE_INSTRUCTION(LPCTL, S_1_u, 0, UNI_SINCE_Z10, "Load Peripheral-Counter-Set Controls", counter_constrols)
DEFINE_INSTRUCTION(LPD, SSF_3_rd, 792, UNI_SINCE_Z11, "Load Pair Disjoint (32)", lpd_special)
DEFINE_INSTRUCTION(LPDBR, RRE_2, 1515, UNI_ESA_SINCE_ZOP, "Load Positive (long BFP)", fp_positive)
DEFINE_INSTRUCTION(LPDFR, RRE_2, 996, UNI_SINCE_Z9, "Load Positive (L)")
DEFINE_INSTRUCTION(LPDG, SSF_3_rd, 792, UNI_SINCE_Z11, "Load Pair Disjoint (64)", lpd_special)
DEFINE_INSTRUCTION(LPDR, RR_2, 1470, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Positive (long HFP)", load_positive)
DEFINE_INSTRUCTION(LPEBR, RRE_2, 1515, UNI_ESA_SINCE_ZOP, "Load Positive (short BFP)", fp_positive)
DEFINE_INSTRUCTION(LPER, RR_2, 1470, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Positive (short HFP)", load_positive)
DEFINE_INSTRUCTION(LPGFR, RRE_2, 793, UNI_SINCE_ZOP, "Load Positive (64<-32)", load_positive)
DEFINE_INSTRUCTION(LPGR, RRE_2, 793, UNI_SINCE_ZOP, "Load Positive (64)", load_positive)
DEFINE_INSTRUCTION(LPP, S_1_u, 0, UNI_SINCE_Z10, "Load Program Parameter")
DEFINE_INSTRUCTION(LPQ, RXY_a_2, 793, UNI_SINCE_ZOP, "Load Pair from Quadword (64&64<-128)")
DEFINE_INSTRUCTION(LPR, RR_2, 793, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Positive (32)", load_positive)
DEFINE_INSTRUCTION(LPSW, SI_1, 1072, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load PSW", load_psw, privileged)
DEFINE_INSTRUCTION(LPSWE, S_1_u, 1073, UNI_SINCE_ZOP, "Load PSW Extended", load_psw, privileged)
DEFINE_INSTRUCTION(LPSWEY, S_1_s, 1073, UNI_SINCE_Z16, "Load PSW Extended", load_psw, privileged)
DEFINE_INSTRUCTION(LPTEA, RRF_b_4, 1068, UNI_SINCE_Z9, "Load Page-Table-Entry Address", lptea_special, privileged)
DEFINE_INSTRUCTION(LPXBR, RRE_2, 1515, UNI_ESA_SINCE_ZOP, "Load Positive (extended BFP)", fp_positive)
DEFINE_INSTRUCTION(LPXR, RRE_2, 1470, UNI_ESA_SINCE_ZOP, "Load Positive (extended HFP)", load_positive)
DEFINE_INSTRUCTION(LR, RR_2, 771, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load (32)")
DEFINE_INSTRUCTION(LRA, RX_a_2_ux, 1074, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Real Address (32)", load_real_special, privileged)
DEFINE_INSTRUCTION(LRAG, RXY_a_2, 1074, UNI_SINCE_ZOP, "Load Real Address (64)", load_real_special, privileged)
DEFINE_INSTRUCTION(LRAY, RXY_a_2, 1074, UNI_SINCE_YOP, "Load Real Address (32)", load_real_special, privileged)
DEFINE_INSTRUCTION(LRDR, RR_2, 1471, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Rounded (long HFP<-extended HFP)")
DEFINE_INSTRUCTION(LRER, RR_2, 1471, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load Rounded (short HFP<-long HFP)")
DEFINE_INSTRUCTION(LRL, RIL_b_2, 771, UNI_SINCE_Z10, "Load Relative Long (32)")
DEFINE_INSTRUCTION(LRV, RXY_a_2, 794, UNI_ESA_SINCE_ZOP, "Load Reversed (32)")
DEFINE_INSTRUCTION(LRVG, RXY_a_2, 794, UNI_SINCE_ZOP, "Load Reversed (64)")
DEFINE_INSTRUCTION(LRVGR, RRE_2, 794, UNI_SINCE_ZOP, "Load Reversed (64)")
DEFINE_INSTRUCTION(LRVH, RXY_a_2, 794, UNI_ESA_SINCE_ZOP, "Load Reversed (16)")
DEFINE_INSTRUCTION(LRVR, RRE_2, 794, UNI_ESA_SINCE_ZOP, "Load Reversed (32)")
DEFINE_INSTRUCTION(LSCTL, S_1_u, 0, UNI_SINCE_Z10, "Load Sampling Controls", lsctl_special)
DEFINE_INSTRUCTION(LT, RXY_a_2, 777, UNI_SINCE_Z9, "Load and Test (32)", comparison)
DEFINE_INSTRUCTION(LTDBR, RRE_2, 1511, UNI_ESA_SINCE_ZOP, "Load and Test (long BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LTDR, RR_2, 1467, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load and Test (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(LTDTR, RRE_2, 1563, UNI_SINCE_Z9, "Load and Test (long DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LTEBR, RRE_2, 1511, UNI_ESA_SINCE_ZOP, "Load and Test (short BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LTER, RR_2, 1467, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load and Test (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(LTG, RXY_a_2, 777, UNI_SINCE_Z9, "Load and Test (64)", comparison)
DEFINE_INSTRUCTION(LTGF, RXY_a_2, 778, UNI_SINCE_Z10, "Load And Test (64<-32)", comparison)
DEFINE_INSTRUCTION(LTGFR, RRE_2, 777, UNI_SINCE_ZOP, "Load and Test (64<-32)", comparison)
DEFINE_INSTRUCTION(LTGR, RRE_2, 777, UNI_SINCE_ZOP, "Load and Test (64)", comparison)
DEFINE_INSTRUCTION(LTR, RR_2, 777, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Load and Test (32)", comparison)
DEFINE_INSTRUCTION(LTXBR, RRE_2, 1511, UNI_ESA_SINCE_ZOP, "Load and Test (extended BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LTXR, RRE_2, 1468, UNI_ESA_SINCE_ZOP, "Load and Test (extended HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(LTXTR, RRE_2, 1563, UNI_SINCE_Z9, "Load and Test (extended DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(LURA, RRE_2, 1078, UNI_ESA_SINCE_ZOP, "Load Using Real Address (32)", privileged)
DEFINE_INSTRUCTION(LURAG, RRE_2, 1079, UNI_SINCE_ZOP, "Load Using Real Address (64)", privileged)
DEFINE_INSTRUCTION(LXD, RXE_2, 1469, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(LXDB, RXE_2, 1514, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended BFP<-long BFP)")
DEFINE_INSTRUCTION(LXDBR, RRE_2, 1513, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended BFP<-long BFP)")
DEFINE_INSTRUCTION(LXDR, RRE_2, 1469, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(LXDTR, RRF_d_3, 1567, UNI_SINCE_Z9, "Load Lengthened (extended DFP<-long DFP)")
DEFINE_INSTRUCTION(LXE, RXE_2, 1469, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended HFP<-short HFP)")
DEFINE_INSTRUCTION(LXEB, RXE_2, 1514, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended BFP<-short BFP)")
DEFINE_INSTRUCTION(LXEBR, RRE_2, 1513, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended BFP<-short BFP)")
DEFINE_INSTRUCTION(LXER, RRE_2, 1469, UNI_ESA_SINCE_ZOP, "Load Lengthened (extended HFP<-short HFP)")
DEFINE_INSTRUCTION(LXR, RRE_2, 993, UNI_ESA_SINCE_ZOP, "Load (E)")
DEFINE_INSTRUCTION(LY, RXY_a_2, 771, UNI_SINCE_YOP, "Load (32)")
DEFINE_INSTRUCTION(LZDR, RRE_1, 997, UNI_ESA_SINCE_ZOP, "Load Zero (L)")
DEFINE_INSTRUCTION(LZER, RRE_1, 997, UNI_ESA_SINCE_ZOP, "Load Zero (S)")
DEFINE_INSTRUCTION(LZRF, RXY_a_2, 778, UNI_SINCE_Z13, "Load and Zero Rightmost Byte (32)")
DEFINE_INSTRUCTION(LZRG, RXY_a_2, 778, UNI_SINCE_Z13, "Load and Zero Rightmost Byte (64)")
DEFINE_INSTRUCTION(LZXR, RRE_1, 997, UNI_ESA_SINCE_ZOP, "Load Zero (E)")
DEFINE_INSTRUCTION(M, RX_a_2_ux, 811, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (64<-32)")
DEFINE_INSTRUCTION(MAD, RXF_3_x, 1473, UNI_SINCE_YOP, "Multiply and Add (long HFP)")
DEFINE_INSTRUCTION(MADB, RXF_3_x, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Add (long BFP)")
DEFINE_INSTRUCTION(MADBR, RRD_3, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Add (long BFP)")
DEFINE_INSTRUCTION(MADR, RRD_3, 1473, UNI_SINCE_YOP, "Multiply and Add (long HFP)")
DEFINE_INSTRUCTION(MAE, RXF_3_x, 1473, UNI_SINCE_YOP, "Multiply and Add (short HFP)")
DEFINE_INSTRUCTION(MAEB, RXF_3_x, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Add (short BFP)")
DEFINE_INSTRUCTION(MAEBR, RRD_3, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Add (short BFP)")
DEFINE_INSTRUCTION(MAER, RRD_3, 1473, UNI_SINCE_YOP, "Multiply and Add (short HFP)")
DEFINE_INSTRUCTION(MAY, RXF_3_x, 1474, UNI_SINCE_Z9, "Multiply and Add Unnormalized (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(MAYH, RXF_3_x, 1474, UNI_SINCE_Z9, "Multiply and Add Unnormalized (EHH<-long HFP)")
DEFINE_INSTRUCTION(MAYHR, RRD_3, 1474, UNI_SINCE_Z9, "Multiply and Add Unnormalized (EHH<-long HFP)")
DEFINE_INSTRUCTION(MAYL, RXF_3_x, 1474, UNI_SINCE_Z9, "Multiply and Add Unnormalized (EHL<-long HFP)")
DEFINE_INSTRUCTION(MAYLR, RRD_3, 1474, UNI_SINCE_Z9, "Multiply and Add Unnormalized (EHL<-long HFP)")
DEFINE_INSTRUCTION(MAYR, RRD_3, 1474, UNI_SINCE_Z9, "Multiply and Add Unnormalized (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(MC, SI_2_s, 795, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Monitor Call")
DEFINE_INSTRUCTION(MD, RX_a_2_ux, 1472, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (long HFP)")
DEFINE_INSTRUCTION(MDB, RXE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (long BFP)")
DEFINE_INSTRUCTION(MDBR, RRE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (long BFP)")
DEFINE_INSTRUCTION(MDE, RX_a_2_ux, 1472, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (long HFP<-short HFP)")
DEFINE_INSTRUCTION(MDEB, RXE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (long BFP<-short BFP)")
DEFINE_INSTRUCTION(MDEBR, RRE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (long BFP<-short BFP)")
DEFINE_INSTRUCTION(MDER, RR_2, 1471, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (long HFP<-short HFP)")
DEFINE_INSTRUCTION(MDR, RR_2, 1471, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (long HFP)")
DEFINE_INSTRUCTION(MDTR, RRF_a_3, 1569, UNI_SINCE_Z9, "Multiply (long DFP)")
DEFINE_INSTRUCTION(MDTRA, RRF_a_4, 1570, UNI_SINCE_Z11, "Multiply (long DFP)")
DEFINE_INSTRUCTION(ME, RX_a_2_ux, 1472, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (long HFP<-short HFP)")
DEFINE_INSTRUCTION(MEE, RXE_2, 1472, UNI_ESA_SINCE_ZOP, "Multiply (short HFP)")
DEFINE_INSTRUCTION(MEEB, RXE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (short BFP)")
DEFINE_INSTRUCTION(MEEBR, RRE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (short BFP)")
DEFINE_INSTRUCTION(MEER, RRE_2, 1471, UNI_ESA_SINCE_ZOP, "Multiply (short HFP)")
DEFINE_INSTRUCTION(MER, RR_2, 1472, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (long HFP<-short HFP)")
DEFINE_INSTRUCTION(MFY, RXY_a_2, 811, UNI_SINCE_Z10, "Multiply (64<-32)")
DEFINE_INSTRUCTION(MG, RXY_a_2, 811, UNI_SINCE_Z14, "Multiply (128<-64)")
DEFINE_INSTRUCTION(MGH, RXY_a_2, 812, UNI_SINCE_Z14, "Multiply Halfword (64<-16)")
DEFINE_INSTRUCTION(MGHI, RI_a_2_s, 813, UNI_SINCE_ZOP, "Multiply Halfword Immediate (64<-16)")
DEFINE_INSTRUCTION(MGRK, RRF_a_3, 811, UNI_SINCE_Z14, "Multiply (128<-64)")
DEFINE_INSTRUCTION(MH, RX_a_2_ux, 812, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply Halfword (32<-16)")
DEFINE_INSTRUCTION(MHI, RI_a_2_s, 813, UNI_ESA_SINCE_ZOP, "Multiply Halfword Immediate (32<-16)")
DEFINE_INSTRUCTION(MHY, RXY_a_2, 812, UNI_SINCE_Z10, "Multiply Halfword (64<-16)")
DEFINE_INSTRUCTION(ML, RXY_a_2, 813, UNI_ESA_SINCE_ZOP, "Multiply Logical (64<-32)")
DEFINE_INSTRUCTION(MLG, RXY_a_2, 814, UNI_SINCE_ZOP, "Multiply Logical (128<-64)")
DEFINE_INSTRUCTION(MLGR, RRE_2, 813, UNI_SINCE_ZOP, "Multiply Logical (128<-64)")
DEFINE_INSTRUCTION(MLR, RRE_2, 813, UNI_ESA_SINCE_ZOP, "Multiply Logical (64<-32)")
DEFINE_INSTRUCTION(MP, SS_b_2, 960, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply Decimal")
DEFINE_INSTRUCTION(MR, RR_2, 811, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (64<-32)")
DEFINE_INSTRUCTION(MS, RX_a_2_ux, 814, UNI_ESA_SINCE_ZOP, "Multiply Single (32)")
DEFINE_INSTRUCTION(MSC, RXY_a_2, 814, UNI_SINCE_Z14, "Multiply Single (32)", arithmetic)
DEFINE_INSTRUCTION(MSCH, S_1_u, 1263, UNI_ESA_XA_SINCE_ZOP, "Modify Subchannel", channel_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(MSD, RXF_3_x, 1473, UNI_SINCE_YOP, "Multiply and Subtract (long HFP)")
DEFINE_INSTRUCTION(MSDB, RXF_3_x, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Subtract (long BFP)")
DEFINE_INSTRUCTION(MSDBR, RRD_3, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Subtract (long BFP)")
DEFINE_INSTRUCTION(MSDR, RRD_3, 1473, UNI_SINCE_YOP, "Multiply and Subtract (long HFP)")
DEFINE_INSTRUCTION(MSE, RXF_3_x, 1473, UNI_SINCE_YOP, "Multiply and Subtract (short HFP)")
DEFINE_INSTRUCTION(MSEB, RXF_3_x, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Subtract (short BFP)")
DEFINE_INSTRUCTION(MSEBR, RRD_3, 1518, UNI_ESA_SINCE_ZOP, "Multiply and Subtract (short BFP)")
DEFINE_INSTRUCTION(MSER, RRD_3, 1473, UNI_SINCE_YOP, "Multiply and Subtract (short HFP)")
DEFINE_INSTRUCTION(MSFI, RIL_a_2, 815, UNI_SINCE_Z10, "Multiply Single Immediate (32)")
DEFINE_INSTRUCTION(MSG, RXY_a_2, 814, UNI_SINCE_ZOP, "Multiply Single (64)")
DEFINE_INSTRUCTION(MSGC, RXY_a_2, 814, UNI_SINCE_Z14, "Multiply Single (64)", arithmetic)
DEFINE_INSTRUCTION(MSGF, RXY_a_2, 815, UNI_SINCE_ZOP, "Multiply Single (64<-32)")
DEFINE_INSTRUCTION(MSGFI, RIL_a_2, 815, UNI_SINCE_Z10, "Multiply Single Immediate (64<-32)")
DEFINE_INSTRUCTION(MSGFR, RRE_2, 814, UNI_SINCE_ZOP, "Multiply Single (64<-32)")
DEFINE_INSTRUCTION(MSGR, RRE_2, 814, UNI_SINCE_ZOP, "Multiply Single (64)")
DEFINE_INSTRUCTION(MSGRKC, RRF_a_3, 814, UNI_SINCE_Z14, "Multiply Single (64)", arithmetic)
DEFINE_INSTRUCTION(MSR, RRE_2, 814, UNI_ESA_SINCE_ZOP, "Multiply Single (32)")
DEFINE_INSTRUCTION(MSRKC, RRF_a_3, 814, UNI_SINCE_Z14, "Multiply Single (32)", arithmetic)
DEFINE_INSTRUCTION(MSTA, RRE_1, 1079, UNI_ESA_SINCE_ZOP, "Modify Stacked State")
DEFINE_INSTRUCTION(MSY, RXY_a_2, 814, UNI_SINCE_YOP, "Multiply Single (32)")
DEFINE_INSTRUCTION(MVC, SS_a_2_u, 796, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Move (character)")
DEFINE_INSTRUCTION(MVCDK, SSE_2, 1085, UNI_ESA_SINCE_ZOP, "Move with Destination Key", privileged_conditionally, has_parameter_list)
DEFINE_INSTRUCTION(MVCIN, SS_a_2_u, 796, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Move Inverse")
DEFINE_INSTRUCTION(MVCK, SS_d_3, 1086, UNI_ESA_XA_370_SINCE_ZOP, "Move with Key", move_asn, privileged_conditionally)
DEFINE_INSTRUCTION(MVCL, RR_2, 797, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Move Long", mvcl_special)
DEFINE_INSTRUCTION(MVCLE, RS_a_3, 801, UNI_ESA_SINCE_ZOP, "Move Long Extended", mvcle_special)
DEFINE_INSTRUCTION(MVCLU, RSY_a_3, 804, UNI_SINCE_ZOP, "Move Long Unicode", mvcle_special)
DEFINE_INSTRUCTION(MVCOS, SSF_3_dr, 1088, UNI_SINCE_Z9, "Move with Optional Specifications", mvcos_special, privileged_conditionally, has_parameter_list)
DEFINE_INSTRUCTION(MVCP, SS_d_3, 1083, UNI_ESA_XA_370_SINCE_ZOP, "Move to Primary", move_asn, privileged_conditionally)
DEFINE_INSTRUCTION(MVCRL, SSE_2, 808, UNI_SINCE_Z15, "Move Right To Left", has_parameter_list)
DEFINE_INSTRUCTION(MVCS, SS_d_3, 1083, UNI_ESA_XA_370_SINCE_ZOP, "Move to Secondary", move_asn, privileged_conditionally)
DEFINE_INSTRUCTION(MVCSK, SSE_2, 1091, UNI_ESA_SINCE_ZOP, "Move with Source Key", privileged_conditionally, has_parameter_list)
DEFINE_INSTRUCTION(MVGHI, SIL_2_s, 796, UNI_SINCE_Z10, "Move (64<-16)")
DEFINE_INSTRUCTION(MVHHI, SIL_2_s, 796, UNI_SINCE_Z10, "Move (16<-16)")
DEFINE_INSTRUCTION(MVHI, SIL_2_s, 796, UNI_SINCE_Z10, "Move (32<-16)")
DEFINE_INSTRUCTION(MVI, SI_2_u, 796, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Move Immediate")
DEFINE_INSTRUCTION(MVIY, SIY_2_su, 796, UNI_SINCE_YOP, "Move Immediate")
DEFINE_INSTRUCTION(MVN, SS_a_2_u, 807, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Move Numerics")
DEFINE_INSTRUCTION(MVO, SS_b_2, 810, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Move with Offset")
DEFINE_INSTRUCTION(MVPG, RRE_2, 1080, UNI_ESA_SINCE_ZOP, "Move Page", move_page_special, privileged_conditionally, has_parameter_list)
DEFINE_INSTRUCTION(MVST, RRE_2, 809, UNI_ESA_SINCE_ZOP, "Move String", mvst_special, has_parameter_list)
DEFINE_INSTRUCTION(MVZ, SS_a_2_u, 811, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Move Zones")
DEFINE_INSTRUCTION(MXBR, RRE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (extended BFP)")
DEFINE_INSTRUCTION(MXD, RX_a_2_ux, 1472, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(MXDB, RXE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (extended BFP<-long BFP)")
DEFINE_INSTRUCTION(MXDBR, RRE_2, 1517, UNI_ESA_SINCE_ZOP, "Multiply (extended BFP<-long BFP)")
DEFINE_INSTRUCTION(MXDR, RR_2, 1471, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(MXR, RR_2, 1471, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Multiply (extended HFP)")
DEFINE_INSTRUCTION(MXTR, RRF_a_3, 1569, UNI_SINCE_Z9, "Multiply (extended DFP)")
DEFINE_INSTRUCTION(MXTRA, RRF_a_4, 1570, UNI_SINCE_Z11, "Multiply (extended DFP)")
DEFINE_INSTRUCTION(MY, RXF_3_x, 1476, UNI_SINCE_Z9, "Multiply Unnormalized (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(MYH, RXF_3_x, 1476, UNI_SINCE_Z9, "Multiply Unnormalized (EHH<-long HFP)")
DEFINE_INSTRUCTION(MYHR, RRD_3, 1476, UNI_SINCE_Z9, "Multiply Unnormalized (EHH<-long HFP)")
DEFINE_INSTRUCTION(MYL, RXF_3_x, 1476, UNI_SINCE_Z9, "Multiply Unnormalized (EHL<-long HFP)")
DEFINE_INSTRUCTION(MYLR, RRD_3, 1476, UNI_SINCE_Z9, "Multiply Unnormalized (EHL<-long HFP)")
DEFINE_INSTRUCTION(MYR, RRD_3, 1476, UNI_SINCE_Z9, "Multiply Unnormalized (extended HFP<-long HFP)")
DEFINE_INSTRUCTION(N, RX_a_2_ux, 537, UNI_ESA_XA_370_DOS_SINCE_ZOP, "And (32)", logical)
DEFINE_INSTRUCTION(NC, SS_a_2_u, 537, UNI_ESA_XA_370_DOS_SINCE_ZOP, "And (character)", logical)
DEFINE_INSTRUCTION(NCGRK, RRF_a_3, 538, UNI_SINCE_Z15, "And With Complement (64)", logical)
DEFINE_INSTRUCTION(NCRK, RRF_a_3, 538, UNI_SINCE_Z15, "And With Complement (32)", logical)
DEFINE_INSTRUCTION(NG, RXY_a_2, 537, UNI_SINCE_ZOP, "And (64)", logical)
DEFINE_INSTRUCTION(NGR, RRE_2, 537, UNI_SINCE_ZOP, "And (64)", logical)
DEFINE_INSTRUCTION(NGRK, RRF_a_3, 537, UNI_SINCE_Z11, "And (64)", logical)
DEFINE_INSTRUCTION(NI, SI_2_u, 537, UNI_ESA_XA_370_DOS_SINCE_ZOP, "And Immediate", logical)
DEFINE_INSTRUCTION(NIAI, IE_2, 816, UNI_SINCE_Z12, "Next Instruction Access Intent")
DEFINE_INSTRUCTION(NIHF, RIL_a_2, 538, UNI_SINCE_Z9, "And Immediate (high)", logical)
DEFINE_INSTRUCTION(NIHH, RI_a_2_u, 538, UNI_SINCE_ZOP, "And Immediate (high high)", logical)
DEFINE_INSTRUCTION(NIHL, RI_a_2_u, 538, UNI_SINCE_ZOP, "And Immediate (high low)", logical)
DEFINE_INSTRUCTION(NILF, RIL_a_2, 538, UNI_SINCE_Z9, "And Immediate (low)", logical)
DEFINE_INSTRUCTION(NILH, RI_a_2_u, 538, UNI_SINCE_ZOP, "And Immediate (low high)", logical)
DEFINE_INSTRUCTION(NILL, RI_a_2_u, 538, UNI_SINCE_ZOP, "And Immediate (low low)", logical)
DEFINE_INSTRUCTION(NIY, SIY_2_su, 537, UNI_SINCE_YOP, "And Immediate", logical)
DEFINE_INSTRUCTION(NNGRK, RRF_a_3, 816, UNI_SINCE_Z15, "Nand (64)", logical)
DEFINE_INSTRUCTION(NNPA, RRE_0, 1795, UNI_SINCE_Z16, "Neural Network Processing Assist", nnpa_special, has_parameter_list)
DEFINE_INSTRUCTION(NNRK, RRF_a_3, 816, UNI_SINCE_Z15, "Nand (32)", logical)
DEFINE_INSTRUCTION(NOGRK, RRF_a_3, 818, UNI_SINCE_Z15, "Nor (64)", logical)
DEFINE_INSTRUCTION(NORK, RRF_a_3, 818, UNI_SINCE_Z15, "Nor (32)", logical)
DEFINE_INSTRUCTION(NR, RR_2, 536, UNI_ESA_XA_370_DOS_SINCE_ZOP, "And (32)", logical)
DEFINE_INSTRUCTION(NRK, RRF_a_3, 537, UNI_SINCE_Z11, "And (32)", logical)
DEFINE_INSTRUCTION(NTSTG, RXY_a_2, 818, UNI_SINCE_Z12, "Nontransactional Store (64)")
DEFINE_INSTRUCTION(NXGRK, RRF_a_3, 819, UNI_SINCE_Z15, "Not Exclusive Or (64)", logical)
DEFINE_INSTRUCTION(NXRK, RRF_a_3, 819, UNI_SINCE_Z15, "Not Exclusive Or (32)", logical)
DEFINE_INSTRUCTION(NY, RXY_a_2, 537, UNI_SINCE_YOP, "And (32)", logical)
DEFINE_INSTRUCTION(O, RX_a_2_ux, 819, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Or (32)", logical)
DEFINE_INSTRUCTION(OC, SS_a_2_u, 820, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Or (character)", logical)
DEFINE_INSTRUCTION(OCGRK, RRF_a_3, 821, UNI_SINCE_Z15, "Or With Complement (64)", logical)
DEFINE_INSTRUCTION(OCRK, RRF_a_3, 821, UNI_SINCE_Z15, "Or With Complement (32)", logical)
DEFINE_INSTRUCTION(OG, RXY_a_2, 819, UNI_SINCE_ZOP, "Or (64)", logical)
DEFINE_INSTRUCTION(OGR, RRE_2, 819, UNI_SINCE_ZOP, "Or (64)", logical)
DEFINE_INSTRUCTION(OGRK, RRF_a_3, 819, UNI_SINCE_Z11, "Or (64)", logical)
DEFINE_INSTRUCTION(OI, SI_2_u, 819, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Or Immediate", logical)
DEFINE_INSTRUCTION(OIHF, RIL_a_2, 820, UNI_SINCE_Z9, "Or Immediate (high)", logical)
DEFINE_INSTRUCTION(OIHH, RI_a_2_u, 820, UNI_SINCE_ZOP, "Or Immediate (high high)", logical)
DEFINE_INSTRUCTION(OIHL, RI_a_2_u, 820, UNI_SINCE_ZOP, "Or Immediate (high low)", logical)
DEFINE_INSTRUCTION(OILF, RIL_a_2, 820, UNI_SINCE_Z9, "Or Immediate (low)", logical)
DEFINE_INSTRUCTION(OILH, RI_a_2_u, 821, UNI_SINCE_ZOP, "Or Immediate (low high)", logical)
DEFINE_INSTRUCTION(OILL, RI_a_2_u, 821, UNI_SINCE_ZOP, "Or Immediate (low low)", logical)
DEFINE_INSTRUCTION(OIY, SIY_2_su, 819, UNI_SINCE_YOP, "Or Immediate", logical)
DEFINE_INSTRUCTION(OR, RR_2, 819, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Or (32)", logical)
DEFINE_INSTRUCTION(ORK, RRF_a_3, 819, UNI_SINCE_Z11, "Or (32)", logical)
DEFINE_INSTRUCTION(OY, RXY_a_2, 819, UNI_SINCE_YOP, "Or (32)", logical)
DEFINE_INSTRUCTION(PACK, SS_b_2, 821, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Pack")
DEFINE_INSTRUCTION(PALB, RRE_0, 1139, UNI_ESA_SINCE_ZOP, "Purge ALB", privileged)
DEFINE_INSTRUCTION(PC, S_1_u, 1113, UNI_ESA_XA_370_SINCE_ZOP, "Program Call", privileged_conditionally)
DEFINE_INSTRUCTION(PCC, RRE_0, 824, UNI_SINCE_Z11, "Perform Cryptographic Computation", pcc_special)
DEFINE_INSTRUCTION(PCKMO, RRE_0, 1094, UNI_SINCE_Z10, "Perform Crypto. Key Mgmt. Operations", privileged, has_parameter_list)
DEFINE_INSTRUCTION(PFD, RXY_b_2, 874, UNI_SINCE_Z10, "Prefetch Data")
DEFINE_INSTRUCTION(PFDRL, RIL_c_2, 874, UNI_SINCE_Z10, "Prefetch Data Relative Long")
DEFINE_INSTRUCTION(PFMF, RRE_2, 1100, UNI_SINCE_Z10, "Perform Frame Management Function", privileged)
DEFINE_INSTRUCTION(PFPO, E_0, 997, UNI_SINCE_Z9, "Perform Floating-Point Operation", pfpo_special, has_parameter_list)
DEFINE_INSTRUCTION(PGIN, RRE_2, 1092, UNI_ESA_SINCE_ZOP, "Page In", privileged, pagein_special)
DEFINE_INSTRUCTION(PGOUT, RRE_2, 1093, UNI_ESA_SINCE_ZOP, "Page Out", privileged, pageout_special)
DEFINE_INSTRUCTION(PKA, SS_f_2, 822, UNI_SINCE_ZOP, "Pack ASCII")
DEFINE_INSTRUCTION(PKU, SS_f_2, 823, UNI_SINCE_ZOP, "Pack Unicode")
DEFINE_INSTRUCTION(PLO, SS_e_4_br, 844, UNI_ESA_SINCE_ZOP, "Perform Locked Operation", plo_special, has_parameter_list)
DEFINE_INSTRUCTION(POPCNT, RRF_c_3_opt, 873, UNI_SINCE_Z11, "Population Count", logical)
DEFINE_INSTRUCTION(PPA, RRF_c_3, 859, UNI_SINCE_Z12, "Perform Processor Assist")
DEFINE_INSTRUCTION(PPNO, RRE_2, 859, UNI_SINCE_Z12, "Perform Pseudorandom Number Operation", cipher_interruptible, has_parameter_list)
DEFINE_INSTRUCTION(PR, E_0, 1126, UNI_ESA_SINCE_ZOP, "Program Return")
DEFINE_INSTRUCTION(PRNO, RRE_2, 859, UNI_SINCE_Z14, "Perform Random Number Operation", cipher_interruptible, has_parameter_list)
DEFINE_INSTRUCTION(PT, RRE_2, 1130, UNI_ESA_XA_370_SINCE_ZOP, "Program Transfer", privileged_conditionally)
DEFINE_INSTRUCTION(PTF, RRE_1, 1112, UNI_SINCE_Z10, "Perform Topology Function", ptf_special, privileged)
DEFINE_INSTRUCTION(PTFF, E_0, 1103, UNI_SINCE_Z9, "Perform Timing-Facility Function", ptff_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(PTI, RRE_2, 1130, UNI_SINCE_YOP, "Program Transfer with Instance", privileged_conditionally)
DEFINE_INSTRUCTION(PTLB, S_0, 1139, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Purge TLB", privileged)
DEFINE_INSTRUCTION(QADTR, RRF_b_4, 1571, UNI_SINCE_Z9, "Quantize (long DFP)")
DEFINE_INSTRUCTION(QAXTR, RRF_b_4, 1571, UNI_SINCE_Z9, "Quantize (extended DFP)")
DEFINE_INSTRUCTION(QCTRI, S_1_u, 0, UNI_SINCE_Z10, "Query Counter Information")
DEFINE_INSTRUCTION(QPACI, S_1_u, 1139, UNI_SINCE_Z16, "Query Processor Activity Counter Information", qpaci_special, privileged)
DEFINE_INSTRUCTION(QSI, S_1_u, 0, UNI_SINCE_Z10, "Query Sampling Information")
DEFINE_INSTRUCTION(RCHP, S_0, 1265, UNI_ESA_XA_SINCE_ZOP, "Reset Channel Path", rchp_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(RDD, SI_2_u, 0, UNI_370, "Read Direct", old_pop)
DEFINE_INSTRUCTION(RDP, RRF_b_4_opt, 1140, UNI_SINCE_Z16, "Reset DAT Protection", privileged)
DEFINE_INSTRUCTION(RIO, S_1_u, 0, UNI_370, "Resume I/O", old_pop)
DEFINE_INSTRUCTION(RISBG, RIE_f_5, 878, UNI_SINCE_Z10, "Rotate then Insert Selected Bits (64)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(RISBGN, RIE_f_5, 878, UNI_SINCE_Z12, "Rotate then Insert Selected Bits (64)")
DEFINE_INSTRUCTION(RISBHG, RIE_f_5, 879, UNI_SINCE_Z11, "Rotate then Insert Selected Bits High (32)")
DEFINE_INSTRUCTION(RISBLG, RIE_f_5, 879, UNI_SINCE_Z11, "Rotate then Insert Selected Bits Low (32)")
DEFINE_INSTRUCTION(RLL, RSY_a_3, 875, UNI_ESA_SINCE_ZOP, "Rotate Left Single Logical (32)")
DEFINE_INSTRUCTION(RLLG, RSY_a_3, 876, UNI_SINCE_ZOP, "Rotate Left Single Logical (64)")
DEFINE_INSTRUCTION(RNSBG, RIE_f_5, 876, UNI_SINCE_Z10, "Rotate then And Selected Bits (64)", logical)
DEFINE_INSTRUCTION(ROSBG, RIE_f_5, 876, UNI_SINCE_Z10, "Rotate then Or Selected Bits (64)", logical)
DEFINE_INSTRUCTION(RP, S_1_u, 1143, UNI_ESA_SINCE_ZOP, "Resume Program", load_psw, privileged_conditionally)
DEFINE_INSTRUCTION(RRB, S_1_u, 0, UNI_370_DOS, "Reset Reference Bit", old_pop)
DEFINE_INSTRUCTION(RRBE, RRE_2, 1142, UNI_ESA_XA_370_SINCE_ZOP, "Reset Reference Bit Extended", rrbe_special, privileged)
DEFINE_INSTRUCTION(RRBM, RRE_2, 1143, UNI_SINCE_Z11, "Reset Reference Bits Multiple", privileged)
DEFINE_INSTRUCTION(RRDTR, RRF_b_4, 1574, UNI_SINCE_Z9, "Reround (long DFP)")
DEFINE_INSTRUCTION(RRXTR, RRF_b_4, 1574, UNI_SINCE_Z9, "Reround (extended DFP)")
DEFINE_INSTRUCTION(RSCH, S_0, 1266, UNI_ESA_XA_SINCE_ZOP, "Resume Subchannel", rsch_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(RXSBG, RIE_f_5, 876, UNI_SINCE_Z10, "Rotate then Exclusive Or Selected Bits (64)", logical)
DEFINE_INSTRUCTION(S, RX_a_2_ux, 903, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract (32)", arithmetic)
DEFINE_INSTRUCTION(SAC, S_1_u, 1146, UNI_ESA_XA_370_SINCE_ZOP, "Set Address Space Control", privileged_conditionally)
DEFINE_INSTRUCTION(SACF, S_1_u, 1146, UNI_ESA_SINCE_ZOP, "Set Address Space Control Fast", privileged_conditionally)
DEFINE_INSTRUCTION(SAL, S_0, 1268, UNI_ESA_XA_SINCE_ZOP, "Set Address Limit", privileged, has_parameter_list)
DEFINE_INSTRUCTION(SAM24, E_0, 885, UNI_ESA_SINCE_ZOP, "Set Addressing Mode (24)")
DEFINE_INSTRUCTION(SAM31, E_0, 885, UNI_ESA_SINCE_ZOP, "Set Addressing Mode (31)")
DEFINE_INSTRUCTION(SAM64, E_0, 885, UNI_SINCE_ZOP, "Set Addressing Mode (64)")
DEFINE_INSTRUCTION(SAR, RRE_2, 885, UNI_ESA_SINCE_ZOP, "Set Access")
DEFINE_INSTRUCTION(SCCTR, RRE_2, 0, UNI_SINCE_Z10, "Set CPU Counter", counter)
DEFINE_INSTRUCTION(SCHM, S_0, 1269, UNI_ESA_XA_SINCE_ZOP, "Set Channel Monitor", privileged, has_parameter_list)
DEFINE_INSTRUCTION(SCK, S_1_u, 1147, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Set Clock", sck_special, privileged)
DEFINE_INSTRUCTION(SCKC, S_1_u, 1148, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Set Clock Comparator", privileged)
DEFINE_INSTRUCTION(SCKPF, E_0, 1149, UNI_ESA_SINCE_ZOP, "Set Clock Programmable Field", privileged, has_parameter_list)
DEFINE_INSTRUCTION(SD, RX_a_2_ux, 1478, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Normalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SDB, RXE_2, 1520, UNI_ESA_SINCE_ZOP, "Subtract (long BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SDBR, RRE_2, 1520, UNI_ESA_SINCE_ZOP, "Subtract (long BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SDR, RR_2, 1478, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Normalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SDTR, RRF_a_3, 1577, UNI_SINCE_Z9, "Subtract (long DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SDTRA, RRF_a_4, 1577, UNI_SINCE_Z11, "Subtract (long DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SE, RX_a_2_ux, 1478, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Normalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SEB, RXE_2, 1520, UNI_ESA_SINCE_ZOP, "Subtract (short BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SEBR, RRE_2, 1520, UNI_ESA_SINCE_ZOP, "Subtract (short BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SELFHR, RRF_a_4, 884, UNI_SINCE_Z15, "Select High (32)")
DEFINE_INSTRUCTION(SELGR, RRF_a_4, 884, UNI_SINCE_Z15, "Select (64)")
DEFINE_INSTRUCTION(SELR, RRF_a_4, 884, UNI_SINCE_Z15, "Select (32)")
DEFINE_INSTRUCTION(SER, RR_2, 1478, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Normalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SFASR, RRE_1, 1010, UNI_SINCE_Z9, "Set FPC and Signal")
DEFINE_INSTRUCTION(SFPC, RRE_1, 1009, UNI_ESA_SINCE_ZOP, "Set FPC")
DEFINE_INSTRUCTION(SG, RXY_a_2, 903, UNI_SINCE_ZOP, "Subtract (64)", arithmetic)
DEFINE_INSTRUCTION(SGF, RXY_a_2, 903, UNI_SINCE_ZOP, "Subtract (64<-32)", arithmetic)
DEFINE_INSTRUCTION(SGFR, RRE_2, 903, UNI_SINCE_ZOP, "Subtract (64<-32)", arithmetic)
DEFINE_INSTRUCTION(SGH, RXY_a_2, 904, UNI_SINCE_Z14, "Subtract Halfword (64<-16)", arithmetic)
DEFINE_INSTRUCTION(SGR, RRE_2, 903, UNI_SINCE_ZOP, "Subtract (64)", arithmetic)
DEFINE_INSTRUCTION(SGRK, RRF_a_3, 903, UNI_SINCE_Z11, "Subtract (64)", arithmetic)
DEFINE_INSTRUCTION(SH, RX_a_2_ux, 904, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Halfword (32<-16)", arithmetic)
DEFINE_INSTRUCTION(SHHHR, RRF_a_3, 904, UNI_SINCE_Z11, "Subtract High (32)", arithmetic)
DEFINE_INSTRUCTION(SHHLR, RRF_a_3, 904, UNI_SINCE_Z11, "Subtract High (32)", arithmetic)
DEFINE_INSTRUCTION(SHY, RXY_a_2, 904, UNI_SINCE_YOP, "Subtract Halfword (32<-16)", arithmetic)
DEFINE_INSTRUCTION(SIE, S_1_u, 0, UNI_ESA_XA_SINCE_ZOP, "Start Interpretive Execution", not_documented)
DEFINE_INSTRUCTION(SIGP, RS_a_3, 1159, UNI_ESA_XA_370_SINCE_ZOP, "Signal Processor", signal_special, privileged)
DEFINE_INSTRUCTION(SIO, S_1_u, 0, UNI_370_DOS, "Start I/O", old_pop)
DEFINE_INSTRUCTION(SIOF, S_1_u, 0, UNI_370_DOS, "Start I/O Fast Release", old_pop)
DEFINE_INSTRUCTION(SL, RX_a_2_ux, 905, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Logical (32)", subtract_logical)
DEFINE_INSTRUCTION(SLA, RS_a_2, 887, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Left Single (32)", arithmetic)
DEFINE_INSTRUCTION(SLAG, RSY_a_3, 887, UNI_SINCE_ZOP, "Shift Left Single (64)", arithmetic)
DEFINE_INSTRUCTION(SLAK, RSY_a_3, 887, UNI_SINCE_Z11, "Shift Left Single (32)", arithmetic)
DEFINE_INSTRUCTION(SLB, RXY_a_2, 906, UNI_ESA_SINCE_ZOP, "Subtract Logical with Borrow (32)", subtract_logical_borrow)
DEFINE_INSTRUCTION(SLBG, RXY_a_2, 906, UNI_SINCE_ZOP, "Subtract Logical with Borrow (64)", subtract_logical_borrow)
DEFINE_INSTRUCTION(SLBGR, RRE_2, 906, UNI_SINCE_ZOP, "Subtract Logical with Borrow (64)", subtract_logical_borrow)
DEFINE_INSTRUCTION(SLBR, RRE_2, 906, UNI_ESA_SINCE_ZOP, "Subtract Logical with Borrow (32)", subtract_logical_borrow)
DEFINE_INSTRUCTION(SLDA, RS_a_2, 886, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Left Double (64)", arithmetic)
DEFINE_INSTRUCTION(SLDL, RS_a_2, 887, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Left Double Logical (64)")
DEFINE_INSTRUCTION(SLDT, RXF_3_x, 1576, UNI_SINCE_Z9, "Shift Significand Left (long DFP)")
DEFINE_INSTRUCTION(SLFI, RIL_a_2, 905, UNI_SINCE_Z9, "Subtract Logical Immediate (32)", subtract_logical)
DEFINE_INSTRUCTION(SLG, RXY_a_2, 905, UNI_SINCE_ZOP, "Subtract Logical (64)", subtract_logical)
DEFINE_INSTRUCTION(SLGF, RXY_a_2, 905, UNI_SINCE_ZOP, "Subtract Logical (64<-32)", subtract_logical)
DEFINE_INSTRUCTION(SLGFI, RIL_a_2, 905, UNI_SINCE_Z9, "Subtract Logical Immediate (64<-32)", subtract_logical)
DEFINE_INSTRUCTION(SLGFR, RRE_2, 905, UNI_SINCE_ZOP, "Subtract Logical (64<-32)", subtract_logical)
DEFINE_INSTRUCTION(SLGR, RRE_2, 905, UNI_SINCE_ZOP, "Subtract Logical (64)", subtract_logical)
DEFINE_INSTRUCTION(SLGRK, RRF_a_3, 905, UNI_SINCE_Z11, "Subtract Logical (64)", subtract_logical)
DEFINE_INSTRUCTION(SLHHHR, RRF_a_3, 906, UNI_SINCE_Z11, "Subtract Logical High (32)", subtract_logical)
DEFINE_INSTRUCTION(SLHHLR, RRF_a_3, 906, UNI_SINCE_Z11, "Subtract Logical High (32)", subtract_logical)
DEFINE_INSTRUCTION(SLL, RS_a_2, 888, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Left Single Logical (32)")
DEFINE_INSTRUCTION(SLLG, RSY_a_3, 889, UNI_SINCE_ZOP, "Shift Left Single Logical (64)")
DEFINE_INSTRUCTION(SLLK, RSY_a_3, 888, UNI_SINCE_Z11, "Shift Left Single Logical (32)")
DEFINE_INSTRUCTION(SLR, RR_2, 905, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Logical (32)", subtract_logical)
DEFINE_INSTRUCTION(SLRK, RRF_a_3, 905, UNI_SINCE_Z11, "Subtract Logical (32)", subtract_logical)
DEFINE_INSTRUCTION(SLXT, RXF_3_x, 1576, UNI_SINCE_Z9, "Shift Significand Left (extended DFP)")
DEFINE_INSTRUCTION(SLY, RXY_a_2, 905, UNI_SINCE_YOP, "Subtract Logical (32)", subtract_logical)
DEFINE_INSTRUCTION(SORTL, RRE_2, 1830, UNI_SINCE_Z15, "Sort Lists", sortl_special, has_parameter_list)
DEFINE_INSTRUCTION(SP, SS_b_2, 961, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Decimal", arithmetic)
DEFINE_INSTRUCTION(SPCTR, RRE_2, 0, UNI_SINCE_Z10, "Set Peripheral Counter", counter)
DEFINE_INSTRUCTION(SPKA, S_1_u, 1150, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Set PSW Key from Address", privileged_conditionally)
DEFINE_INSTRUCTION(SPM, RR_1, 886, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Set Program Mask", spm_special)
DEFINE_INSTRUCTION(SPT, S_1_u, 1149, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Set CPU Timer", privileged)
DEFINE_INSTRUCTION(SPX, S_1_u, 1149, UNI_ESA_XA_370_SINCE_ZOP, "Set Prefix", privileged)
DEFINE_INSTRUCTION(SQD, RXE_2, 1477, UNI_ESA_SINCE_ZOP, "Square Root (long HFP)")
DEFINE_INSTRUCTION(SQDB, RXE_2, 1520, UNI_ESA_SINCE_ZOP, "Square Root (long BFP)")
DEFINE_INSTRUCTION(SQDBR, RRE_2, 1520, UNI_ESA_SINCE_ZOP, "Square Root (long BFP)")
DEFINE_INSTRUCTION(SQDR, RRE_2, 1477, UNI_ESA_XA_SINCE_ZOP, "Square Root (long HFP)")
DEFINE_INSTRUCTION(SQE, RXE_2, 1477, UNI_ESA_SINCE_ZOP, "Square Root (short HFP)")
DEFINE_INSTRUCTION(SQEB, RXE_2, 1520, UNI_ESA_SINCE_ZOP, "Square Root (short BFP)")
DEFINE_INSTRUCTION(SQEBR, RRE_2, 1520, UNI_ESA_SINCE_ZOP, "Square Root (short BFP)")
DEFINE_INSTRUCTION(SQER, RRE_2, 1477, UNI_ESA_XA_SINCE_ZOP, "Square Root (short HFP)")
DEFINE_INSTRUCTION(SQXBR, RRE_2, 1520, UNI_ESA_SINCE_ZOP, "Square Root (extended BFP)")
DEFINE_INSTRUCTION(SQXR, RRE_2, 1477, UNI_ESA_SINCE_ZOP, "Square Root (extended HFP)")
DEFINE_INSTRUCTION(SR, RR_2, 903, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract (32)", arithmetic)
DEFINE_INSTRUCTION(SRA, RS_a_2, 890, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Right Single (32)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SRAG, RSY_a_3, 890, UNI_SINCE_ZOP, "Shift Right Single (64)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SRAK, RSY_a_3, 890, UNI_SINCE_Z11, "Shift Right Single (32)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SRDA, RS_a_2, 889, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Right Double (64)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SRDL, RS_a_2, 890, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Right Double Logical (64)")
DEFINE_INSTRUCTION(SRDT, RXF_3_x, 1576, UNI_SINCE_Z9, "Shift Significand Right (long DFP)")
DEFINE_INSTRUCTION(SRK, RRF_a_3, 903, UNI_SINCE_Z11, "Subtract (32)", arithmetic)
DEFINE_INSTRUCTION(SRL, RS_a_2, 891, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift Right Single Logical (32)")
DEFINE_INSTRUCTION(SRLG, RSY_a_3, 891, UNI_SINCE_ZOP, "Shift Right Single Logical (64)")
DEFINE_INSTRUCTION(SRLK, RSY_a_3, 891, UNI_SINCE_Z11, "Shift Right Single Logical (32)")
DEFINE_INSTRUCTION(SRNM, S_1_u, 1009, UNI_ESA_SINCE_ZOP, "Set BFP Rounding Mode (2 bit)")
DEFINE_INSTRUCTION(SRNMB, S_1_u, 1009, UNI_SINCE_Z11, "Set BFP Rounding Mode (3 bit)")
DEFINE_INSTRUCTION(SRNMT, S_1_u, 1009, UNI_SINCE_Z9, "Set DFP Rounding Mode")
DEFINE_INSTRUCTION(SRP, SS_c_3, 960, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Shift and Round Decimal", arithmetic)
DEFINE_INSTRUCTION(SRST, RRE_2, 881, UNI_ESA_SINCE_ZOP, "Search String", string_search)
DEFINE_INSTRUCTION(SRSTU, RRE_2, 882, UNI_SINCE_YOP, "Search String Unicode", string_search)
DEFINE_INSTRUCTION(SRXT, RXF_3_x, 1576, UNI_SINCE_Z9, "Shift Significand Right (extended DFP)")
DEFINE_INSTRUCTION(SSAIR, RRE_1, 1151, UNI_SINCE_YOP, "Set Secondary ASN with Instance")
DEFINE_INSTRUCTION(SSAR, RRE_1, 1151, UNI_ESA_XA_370_SINCE_ZOP, "Set Secondary ASN")
DEFINE_INSTRUCTION(SSCH, S_1_u, 1271, UNI_ESA_XA_SINCE_ZOP, "Start Subchannel", channel_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(SSK, RR_2, 0, UNI_370_DOS, "Set Storage Key")
DEFINE_INSTRUCTION(SSKE, RRF_c_3_opt, 1156, UNI_ESA_XA_370_SINCE_ZOP, "Set Storage Key Extended", sske_special, privileged)
DEFINE_INSTRUCTION(SSM, SI_1, 1159, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Set System Mask", privileged)
DEFINE_INSTRUCTION(ST, RX_a_2_ux, 892, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store (32)")
DEFINE_INSTRUCTION(STAM, RS_a_3, 893, UNI_ESA_SINCE_ZOP, "Store Access Multiple")
DEFINE_INSTRUCTION(STAMY, RSY_a_3, 893, UNI_SINCE_YOP, "Store Access Multiple")
DEFINE_INSTRUCTION(STAP, S_1_u, 1162, UNI_ESA_XA_370_SINCE_ZOP, "Store CPU Address", privileged)
DEFINE_INSTRUCTION(STBEAR, S_1_u, 1161, UNI_SINCE_Z16, "Store BEAR", privileged)
DEFINE_INSTRUCTION(STC, RX_a_2_ux, 893, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Character")
DEFINE_INSTRUCTION(STCCTM, RSY_b_3_us, 0, UNI_SINCE_Z15, "Store CPU Counter Multiple", stcctm_special)
DEFINE_INSTRUCTION(STCH, RXY_a_2, 893, UNI_SINCE_Z11, "Store Character High (8)")
DEFINE_INSTRUCTION(STCK, S_1_u, 895, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Clock", stck)
DEFINE_INSTRUCTION(STCKC, S_1_u, 1162, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Clock Comparator", privileged)
DEFINE_INSTRUCTION(STCKE, S_1_u, 896, UNI_ESA_SINCE_ZOP, "Store Clock Extended", stck)
DEFINE_INSTRUCTION(STCKF, S_1_u, 895, UNI_SINCE_Z9, "Store Clock Fast", stck)
DEFINE_INSTRUCTION(STCM, RS_b_3, 894, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Characters under Mask (low)")
DEFINE_INSTRUCTION(STCMH, RSY_b_3_us, 894, UNI_SINCE_ZOP, "Store Characters under Mask (high)")
DEFINE_INSTRUCTION(STCMY, RSY_b_3_us, 894, UNI_SINCE_YOP, "Store Characters under Mask (low)")
DEFINE_INSTRUCTION(STCPS, S_1_u, 1272, UNI_ESA_XA_SINCE_ZOP, "Store Channel Path Status", privileged, has_parameter_list)
DEFINE_INSTRUCTION(STCRW, S_1_u, 1273, UNI_ESA_XA_SINCE_ZOP, "Store Channel Report Word", stcrw_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(STCTG, RSY_a_3, 1162, UNI_SINCE_ZOP, "Store Control (64)", privileged)
DEFINE_INSTRUCTION(STCTL, RS_a_3, 1162, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Control (32)", privileged)
DEFINE_INSTRUCTION(STCY, RXY_a_2, 893, UNI_SINCE_YOP, "Store Character")
DEFINE_INSTRUCTION(STD, RX_a_2_ux, 1010, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store (L)")
DEFINE_INSTRUCTION(STDY, RXY_a_2, 1011, UNI_SINCE_YOP, "Store (L)")
DEFINE_INSTRUCTION(STE, RX_a_2_ux, 1010, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store (S)")
DEFINE_INSTRUCTION(STEY, RXY_a_2, 1011, UNI_SINCE_YOP, "Store (S)")
DEFINE_INSTRUCTION(STFH, RXY_a_2, 900, UNI_SINCE_Z11, "Store High (32)")
DEFINE_INSTRUCTION(STFL, S_1_u, 1165, UNI_ESA_SINCE_ZOP, "Store Facility List", privileged)
DEFINE_INSTRUCTION(STFLE, S_1_s, 898, UNI_SINCE_Z9, "Store Facility List Extended", stfle_special)
DEFINE_INSTRUCTION(STFPC, S_1_u, 1011, UNI_ESA_SINCE_ZOP, "Store FPC")
DEFINE_INSTRUCTION(STG, RXY_a_2, 892, UNI_SINCE_ZOP, "Store (64)")
DEFINE_INSTRUCTION(STGRL, RIL_b_2, 892, UNI_SINCE_Z10, "Store Relative Long (64)")
DEFINE_INSTRUCTION(STGSC, RXY_a_2, 899, UNI_SINCE_Z14, "Store Guarded Storage Controls")
DEFINE_INSTRUCTION(STH, RX_a_2_ux, 899, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Halfword (16)")
DEFINE_INSTRUCTION(STHH, RXY_a_2, 900, UNI_SINCE_Z11, "Store Halfword High (16)")
DEFINE_INSTRUCTION(STHRL, RIL_b_2, 899, UNI_SINCE_Z10, "Store Halfword Relative Long (16)")
DEFINE_INSTRUCTION(STHY, RXY_a_2, 899, UNI_SINCE_YOP, "Store Halfword (16)")
DEFINE_INSTRUCTION(STIDC, S_1_u, 0, UNI_370_DOS, "Store Channel ID", old_pop)
DEFINE_INSTRUCTION(STIDP, S_1_u, 1163, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store CPU ID", privileged)
DEFINE_INSTRUCTION(STM, RS_a_3, 900, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Multiple (32)")
DEFINE_INSTRUCTION(STMG, RSY_a_3, 900, UNI_SINCE_ZOP, "Store Multiple (64)")
DEFINE_INSTRUCTION(STMH, RSY_a_3, 901, UNI_SINCE_ZOP, "Store Multiple High (32)")
DEFINE_INSTRUCTION(STMY, RSY_a_3, 900, UNI_SINCE_YOP, "Store Multiple (32)")
DEFINE_INSTRUCTION(STNSM, SI_2_u, 1191, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Then And System Mask", privileged)
DEFINE_INSTRUCTION(STOC, RSY_b_3_su, 901, UNI_SINCE_Z11, "Store on Condition (32)")
DEFINE_INSTRUCTION(STOCFH, RSY_b_3_su, 901, UNI_SINCE_Z13, "Store High on Condition (32)")
DEFINE_INSTRUCTION(STOCG, RSY_b_3_su, 901, UNI_SINCE_Z11, "Store on Condition (64)")
DEFINE_INSTRUCTION(STOSM, SI_2_u, 1191, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store Then Or System Mask", privileged)
DEFINE_INSTRUCTION(STPQ, RXY_a_2, 902, UNI_SINCE_ZOP, "Store Pair to Quadword (64,64<-128)")
DEFINE_INSTRUCTION(STPT, S_1_u, 1165, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Store CPU Timer", privileged)
DEFINE_INSTRUCTION(STPX, S_1_u, 1165, UNI_ESA_XA_370_SINCE_ZOP, "Store Prefix", privileged)
DEFINE_INSTRUCTION(STRAG, SSE_2, 1166, UNI_SINCE_ZOP, "Store Real Address (64)", privileged)
DEFINE_INSTRUCTION(STRL, RIL_b_2, 892, UNI_SINCE_Z10, "Store Relative Long (32)")
DEFINE_INSTRUCTION(STRV, RXY_a_2, 902, UNI_ESA_SINCE_ZOP, "Store Reversed (32)")
DEFINE_INSTRUCTION(STRVG, RXY_a_2, 902, UNI_SINCE_ZOP, "Store Reversed (64)")
DEFINE_INSTRUCTION(STRVH, RXY_a_2, 902, UNI_ESA_SINCE_ZOP, "Store Reversed (16)")
DEFINE_INSTRUCTION(STSCH, S_1_u, 1274, UNI_ESA_XA_SINCE_ZOP, "Store Subchannel", stsch_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(STSI, S_1_u, 1167, UNI_ESA_SINCE_ZOP, "Store System Information", privileged, has_parameter_list)
DEFINE_INSTRUCTION(STURA, RRE_2, 1192, UNI_ESA_SINCE_ZOP, "Store Using Real Address (32)", privileged)
DEFINE_INSTRUCTION(STURG, RRE_2, 1192, UNI_SINCE_ZOP, "Store Using Real Address (64)", privileged)
DEFINE_INSTRUCTION(STY, RXY_a_2, 892, UNI_SINCE_YOP, "Store (32)")
DEFINE_INSTRUCTION(SU, RX_a_2_ux, 1479, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Unnormalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SUR, RR_2, 1479, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Unnormalized (short HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SVC, I_1, 907, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Supervisor Call", svc_special)
DEFINE_INSTRUCTION(SW, RX_a_2_ux, 1479, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Unnormalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SWR, RR_2, 1479, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Unnormalized (long HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SXBR, RRE_2, 1520, UNI_ESA_SINCE_ZOP, "Subtract (extended BFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SXR, RR_2, 1478, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Subtract Normalized (extended HFP)", arithmetic_no_overflow)
DEFINE_INSTRUCTION(SXTR, RRF_a_3, 1577, UNI_SINCE_Z9, "Subtract (extended DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SXTRA, RRF_a_4, 1577, UNI_SINCE_Z11, "Subtract (extended DFP)", fp_arithmetic)
DEFINE_INSTRUCTION(SY, RXY_a_2, 903, UNI_SINCE_YOP, "Subtract (32)", arithmetic)
DEFINE_INSTRUCTION(TABORT, S_1_u, 909, UNI_SINCE_Z12, "Transaction Abort", tabort_special)
DEFINE_INSTRUCTION(TAM, E_0, 907, UNI_ESA_SINCE_ZOP, "Test Addressing Mode", tam_special)
DEFINE_INSTRUCTION(TAR, RRE_2, 1192, UNI_ESA_SINCE_ZOP, "Test Access", tar_special)
DEFINE_INSTRUCTION(TB, RRE_2, 1195, UNI_ESA_XA_370_SINCE_ZOP, "Test Block", test_block_special, privileged)
DEFINE_INSTRUCTION(TBDR, RRF_e_3, 991, UNI_ESA_SINCE_ZOP, "Convert HFP to BFP (long BFP<-long HFP)", arithmetic)
DEFINE_INSTRUCTION(TBEDR, RRF_e_3, 991, UNI_ESA_SINCE_ZOP, "Convert HFP to BFP (short BFP<-long HFP)", arithmetic)
DEFINE_INSTRUCTION(TBEGIN, SIL_2_s, 910, UNI_SINCE_Z12, "Transaction Begin (nonconstrained)", tbegin_special, has_parameter_list)
DEFINE_INSTRUCTION(TBEGINC, SIL_2_s, 914, UNI_SINCE_Z12, "Transaction Begin (constrained)", tbeginc_special)
DEFINE_INSTRUCTION(TCDB, RXE_2, 1521, UNI_ESA_SINCE_ZOP, "Test Data Class (long BFP)", test_data)
DEFINE_INSTRUCTION(TCEB, RXE_2, 1521, UNI_ESA_SINCE_ZOP, "Test Data Class (short BFP)", test_data)
DEFINE_INSTRUCTION(TCH, S_1_u, 0, UNI_370_DOS, "Test Channel", old_pop)
DEFINE_INSTRUCTION(TCXB, RXE_2, 1521, UNI_ESA_SINCE_ZOP, "Test Data Class (extended BFP)", test_data)
DEFINE_INSTRUCTION(TDCDT, RXE_2, 1578, UNI_SINCE_Z9, "Test Data Class (long DFP)", test_data)
DEFINE_INSTRUCTION(TDCET, RXE_2, 1578, UNI_SINCE_Z9, "Test Data Class (short DFP)", test_data)
DEFINE_INSTRUCTION(TDCXT, RXE_2, 1578, UNI_SINCE_Z9, "Test Data Class (extended DFP)", test_data)
DEFINE_INSTRUCTION(TDGDT, RXE_2, 1579, UNI_SINCE_Z9, "Test Data Group (long DFP)", test_data)
DEFINE_INSTRUCTION(TDGET, RXE_2, 1579, UNI_SINCE_Z9, "Test Data Group (short DFP)", test_data)
DEFINE_INSTRUCTION(TDGXT, RXE_2, 1579, UNI_SINCE_Z9, "Test Data Group (extended DFP)", test_data)
DEFINE_INSTRUCTION(TEND, S_0, 916, UNI_SINCE_Z12, "Transaction End", tend_special)
DEFINE_INSTRUCTION(THDER, RRE_2, 989, UNI_ESA_SINCE_ZOP, "Convert BFP to HFP (long HFP<-short BFP)", fp_conversion)
DEFINE_INSTRUCTION(THDR, RRE_2, 989, UNI_ESA_SINCE_ZOP, "Convert BFP to HFP (long HFP<-long BFP)", fp_conversion)
DEFINE_INSTRUCTION(TIO, S_1_u, 385, UNI_370_DOS, "Test I/O", old_pop)
DEFINE_INSTRUCTION(TM, SI_2_u, 908, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Test under Mask", tm_old_special)
DEFINE_INSTRUCTION(TMH, RI_a_2_u, 908, UNI_ESA_SINCE_ZOP, "Test under Mask High", tm_new_special)
DEFINE_INSTRUCTION(TMHH, RI_a_2_u, 908, UNI_SINCE_ZOP, "Test under Mask (high high)", tm_new_special)
DEFINE_INSTRUCTION(TMHL, RI_a_2_u, 908, UNI_SINCE_ZOP, "Test under Mask (high low)", tm_new_special)
DEFINE_INSTRUCTION(TML, RI_a_2_u, 908, UNI_ESA_SINCE_ZOP, "Test under Mask Low", tm_new_special)
DEFINE_INSTRUCTION(TMLH, RI_a_2_u, 908, UNI_ESA_SINCE_ZOP, "Test under Mask (low high)", tm_new_special)
DEFINE_INSTRUCTION(TMLL, RI_a_2_u, 908, UNI_ESA_SINCE_ZOP, "Test under Mask (low low)", tm_new_special)
DEFINE_INSTRUCTION(TMY, SIY_2_su, 908, UNI_SINCE_YOP, "Test under Mask", tm_old_special)
DEFINE_INSTRUCTION(TP, RSL_a_1, 962, UNI_SINCE_ZOP, "Test Decimal", test_decimal_special)
DEFINE_INSTRUCTION(TPEI, RRE_2, 1197, UNI_SINCE_Z14, "Test Pending External Interruption", tpei_special, privileged)
DEFINE_INSTRUCTION(TPI, S_1_u, 1275, UNI_ESA_XA_SINCE_ZOP, "Test Pending Interruption", tpi_special, privileged)
DEFINE_INSTRUCTION(TPROT, SSE_2, 1197, UNI_ESA_XA_370_SINCE_ZOP, "Test Protection", tprot_special, privileged)
DEFINE_INSTRUCTION(TR, SS_a_2_u, 917, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Translate")
DEFINE_INSTRUCTION(TRACE, RS_a_3, 1200, UNI_ESA_XA_SINCE_ZOP, "Trace (32)", privileged)
DEFINE_INSTRUCTION(TRACG, RSY_a_3, 1200, UNI_SINCE_ZOP, "Trace (64)", privileged)
DEFINE_INSTRUCTION(TRAP2, E_0, 1202, UNI_ESA_SINCE_ZOP, "Trap")
DEFINE_INSTRUCTION(TRAP4, S_1_u, 1202, UNI_ESA_SINCE_ZOP, "Trap")
DEFINE_INSTRUCTION(TRE, RRE_2, 924, UNI_ESA_SINCE_ZOP, "Translate Extended", trt_like_interruptible, has_parameter_list)
DEFINE_INSTRUCTION(TROO, RRF_c_3_opt, 926, UNI_SINCE_ZOP, "Translate One to One", trxx_special, has_parameter_list)
DEFINE_INSTRUCTION(TROT, RRF_c_3_opt, 926, UNI_SINCE_ZOP, "Translate One to Two", trxx_special, has_parameter_list)
DEFINE_INSTRUCTION(TRT, SS_a_2_u, 918, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Translate and Test", trt_like)
DEFINE_INSTRUCTION(TRTE, RRF_c_3_opt, 919, UNI_SINCE_Z10, "Translate and Test Extended", trt_like_interruptible, has_parameter_list)
DEFINE_INSTRUCTION(TRTO, RRF_c_3_opt, 926, UNI_SINCE_ZOP, "Translate Two to One", trxx_special, has_parameter_list)
DEFINE_INSTRUCTION(TRTR, SS_a_2_u, 923, UNI_SINCE_YOP, "Translate and Test Reverse", trt_like)
DEFINE_INSTRUCTION(TRTRE, RRF_c_3_opt, 919, UNI_SINCE_Z10, "Translate and Test Reverse Extended", trt_like_interruptible, has_parameter_list)
DEFINE_INSTRUCTION(TRTT, RRF_c_3_opt, 927, UNI_SINCE_ZOP, "Translate Two to Two", trxx_special, has_parameter_list)
DEFINE_INSTRUCTION(TS, SI_1, 908, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Test and Set", ts_special)
DEFINE_INSTRUCTION(TSCH, S_1_u, 1277, UNI_ESA_XA_SINCE_ZOP, "Test Subchannel", tsch_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(UNPK, SS_b_2, 931, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Unpack")
DEFINE_INSTRUCTION(UNPKA, SS_a_2_u, 932, UNI_SINCE_ZOP, "Unpack ASCII", unpack_new)
DEFINE_INSTRUCTION(UNPKU, SS_a_2_u, 933, UNI_SINCE_ZOP, "Unpack Unicode", unpack_new)
DEFINE_INSTRUCTION(UPT, E_0, 934, UNI_ESA_XA_SINCE_ZOP, "Update Tree", update_tree_special)
DEFINE_INSTRUCTION(VA, VRR_c_4, 1613, UNI_ESA_XA_370_SINCE_Z13, "Vector Add")
DEFINE_INSTRUCTION(VAC, VRR_d_5, 1614, UNI_SINCE_Z13, "Vector Add With Carry")
DEFINE_INSTRUCTION(VACC, VRR_c_4, 1614, UNI_SINCE_Z13, "Vector Add Compute Carry")
DEFINE_INSTRUCTION(VACCC, VRR_d_5, 1615, UNI_SINCE_Z13, "Vector Add With Carry Compute Carry")
DEFINE_INSTRUCTION(VACD, RI_a_2_u, 0, ESA_XA_370, "Vector Accumulate (long HFP)", old_vector)
DEFINE_INSTRUCTION(VACE, RI_a_2_u, 0, ESA_XA_370, "Vector Accumulate (short HFP)", old_vector)
DEFINE_INSTRUCTION(VACRS, RRE_2, 0, ESA_XA_370, "Restore VAC", old_vector)
DEFINE_INSTRUCTION(VACSV, RRE_2, 0, ESA_XA_370, "Save VAC", old_vector)
DEFINE_INSTRUCTION(VAD, RI_a_2_u, 0, ESA_XA_370, "Vector Add (long HFP)", old_vector)
DEFINE_INSTRUCTION(VADS, RI_a_2_u, 0, ESA_XA_370, "Vector Add (long HFP)", old_vector)
DEFINE_INSTRUCTION(VAE, RI_a_2_u, 0, ESA_XA_370, "Vector Add (short HFP)", old_vector)
DEFINE_INSTRUCTION(VAES, RI_a_2_u, 0, ESA_XA_370, "Vector Add (short HFP)", old_vector)
DEFINE_INSTRUCTION(VAP, VRI_f_5, 1708, UNI_SINCE_Z14, "Vector Add Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VAS, RI_a_2_u, 0, ESA_XA_370, "Vector Add (32)", old_vector)
DEFINE_INSTRUCTION(VAVG, VRR_c_4, 1616, UNI_SINCE_Z13, "Vector Average")
DEFINE_INSTRUCTION(VAVGL, VRR_c_4, 1616, UNI_SINCE_Z13, "Vector Average Logical")
DEFINE_INSTRUCTION(VBPERM, VRR_c_3, 1586, UNI_SINCE_Z14, "Vector Bit Permute")
DEFINE_INSTRUCTION(VC, RI_a_2_u, 0, ESA_XA_370, "Vector Compare (32)", old_vector)
DEFINE_INSTRUCTION(VCD, RI_a_2_u, 0, ESA_XA_370, "Vector Compare (long HFP)", old_vector)
DEFINE_INSTRUCTION(VCDS, RI_a_2_u, 0, ESA_XA_370, "Vector Compare (long HFP)", old_vector)
DEFINE_INSTRUCTION(VCE, RI_a_2_u, 0, ESA_XA_370, "Vector Compare (short HFP)", old_vector)
DEFINE_INSTRUCTION(VCEQ, VRR_b_5, 1617, UNI_ESA_XA_370_SINCE_Z13, "Vector Compare Equal", vector_equal)
DEFINE_INSTRUCTION(VCES, RI_a_2_u, 0, ESA_XA_370, "Vector Compare (short HFP)", old_vector)
DEFINE_INSTRUCTION(VCFN, VRR_a_4, 1857, UNI_SINCE_Z16, "Vector FP Convert From NNP")
DEFINE_INSTRUCTION(VCFPL, VRR_a_5, 1671, UNI_SINCE_Z15, "Vector FP Convert From Logical")
DEFINE_INSTRUCTION(VCFPS, VRR_a_5, 1669, UNI_SINCE_Z15, "Vector FP Convert From Fixed")
DEFINE_INSTRUCTION(VCH, VRR_b_5, 1618, UNI_SINCE_Z13, "Vector Compare High", vector_high)
DEFINE_INSTRUCTION(VCHL, VRR_b_5, 1619, UNI_SINCE_Z13, "Vector Compare High Logical", vector_high)
DEFINE_INSTRUCTION(VCKSM, VRR_c_3, 1616, UNI_SINCE_Z13, "Vector Checksum")
DEFINE_INSTRUCTION(VCLFNH, VRR_a_4, 1855, UNI_SINCE_Z16, "Vector FP Convert And Lengthen From NNP High")
DEFINE_INSTRUCTION(VCLFNL, VRR_a_4, 1856, UNI_SINCE_Z16, "Vector FP Convert And Lengthen From NNP Low")
DEFINE_INSTRUCTION(VCLFP, VRR_a_5, 1674, UNI_SINCE_Z15, "Vector FP Convert To Logical")
DEFINE_INSTRUCTION(VCLZ, VRR_a_3, 1620, UNI_SINCE_Z13, "Vector Count Leading Zeros")
DEFINE_INSTRUCTION(VCLZDP, VRR_k_3, 1713, UNI_SINCE_Z16, "Vector Count Leading Zero Digits", vclzdp_special)
DEFINE_INSTRUCTION(VCNF, VRR_a_4, 1858, UNI_SINCE_Z16, "Vector FP Convert To NNP")
DEFINE_INSTRUCTION(VCOVM, RRE_2, 0, ESA_XA_370, "Count Ones In VMR", old_vector)
DEFINE_INSTRUCTION(VCP, VRR_h_3, 1709, UNI_SINCE_Z14, "Vector Compare Decimal", comparison)
DEFINE_INSTRUCTION(VCRNF, VRR_c_5, 1857, UNI_SINCE_Z16, "Vector FP Convert And Round To NNP")
DEFINE_INSTRUCTION(VCS, RI_a_2_u, 0, ESA_XA_370, "Vector Compare (32)", old_vector)
DEFINE_INSTRUCTION(VCSFP, VRR_a_5, 1672, UNI_SINCE_Z15, "Vector FP Convert To Fixed")
DEFINE_INSTRUCTION(VCSPH, VRR_j_4, 1713, UNI_SINCE_Z16, "Vector Convert HFP To Scaled Decimal")
DEFINE_INSTRUCTION(VCTZ, VRR_a_3, 1620, UNI_SINCE_Z13, "Vector Count Trailing Zeros")
DEFINE_INSTRUCTION(VCVB, VRR_i_3, 1710, UNI_SINCE_Z14, "Vector Convert To Binary (32)", vector_convert)
DEFINE_INSTRUCTION(VCVBG, VRR_i_3, 1710, UNI_SINCE_Z14, "Vector Convert To Binary (64)", vector_convert)
DEFINE_INSTRUCTION(VCVD, VRI_i_4, 1712, UNI_SINCE_Z14, "Vector Convert To Decimal (32)", vector_convert)
DEFINE_INSTRUCTION(VCVDG, VRI_i_4, 1712, UNI_SINCE_Z14, "Vector Convert To Decimal (64)", vector_convert)
DEFINE_INSTRUCTION(VCVM, RRE_2, 0, ESA_XA_370, "Complement VMR", old_vector)
DEFINE_INSTRUCTION(VCZVM, RRE_2, 0, ESA_XA_370, "Count Left Zeros In VMR", old_vector)
DEFINE_INSTRUCTION(VDD, RI_a_2_u, 0, ESA_XA_370, "Vector Divide (long HFP)", old_vector)
DEFINE_INSTRUCTION(VDDS, RI_a_2_u, 0, ESA_XA_370, "Vector Divide (long HFP)", old_vector)
DEFINE_INSTRUCTION(VDE, RI_a_2_u, 0, ESA_XA_370, "Vector Divide (short HFP)", old_vector)
DEFINE_INSTRUCTION(VDES, RI_a_2_u, 0, ESA_XA_370, "Vector Divide (short HFP)", old_vector)
DEFINE_INSTRUCTION(VDP, VRI_f_5, 1714, UNI_SINCE_Z14, "Vector Divide Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VEC, VRR_a_3, 1617, UNI_SINCE_Z13, "Vector Element Compare", comparison)
DEFINE_INSTRUCTION(VECL, VRR_a_3, 1617, UNI_SINCE_Z13, "Vector Element Compare Logical", comparison)
DEFINE_INSTRUCTION(VERIM, VRI_d_5, 1632, UNI_SINCE_Z13, "Vector Element Rotate and Insert Under Mask")
DEFINE_INSTRUCTION(VERLL, VRS_a_4, 1631, UNI_SINCE_Z13, "Vector Element Rotate Left Logical")
DEFINE_INSTRUCTION(VERLLV, VRR_c_4, 1631, UNI_SINCE_Z13, "Vector Element Rotate Left Logical")
DEFINE_INSTRUCTION(VESL, VRS_a_4, 1633, UNI_SINCE_Z13, "Vector Element Shift Left")
DEFINE_INSTRUCTION(VESLV, VRR_c_4, 1633, UNI_SINCE_Z13, "Vector Element Shift Left")
DEFINE_INSTRUCTION(VESRA, VRS_a_4, 1633, UNI_SINCE_Z13, "Vector Element Shift Right Arithmetic")
DEFINE_INSTRUCTION(VESRAV, VRR_c_4, 1633, UNI_SINCE_Z13, "Vector Element Shift Right Arithmetic")
DEFINE_INSTRUCTION(VESRL, VRS_a_4, 1634, UNI_SINCE_Z13, "Vector Element Shift Right Logical")
DEFINE_INSTRUCTION(VESRLV, VRR_c_4, 1634, UNI_SINCE_Z13, "Vector Element Shift Right Logical")
DEFINE_INSTRUCTION(VFA, VRR_c_5, 1658, UNI_SINCE_Z13, "Vector FP Add")
DEFINE_INSTRUCTION(VFAE, VRR_b_5_opt, 1644, UNI_SINCE_Z13, "Vector Find Any Element Equal", vector_find)
DEFINE_INSTRUCTION(VFCE, VRR_c_6, 1663, UNI_SINCE_Z13, "Vector FP Compare Equal", vfce_special)
DEFINE_INSTRUCTION(VFCH, VRR_c_6, 1665, UNI_SINCE_Z13, "Vector FP Compare High", vfch_special)
DEFINE_INSTRUCTION(VFCHE, VRR_c_6, 1667, UNI_SINCE_Z13, "Vector FP Compare High or Equal", vfche_special)
DEFINE_INSTRUCTION(VFD, VRR_c_5, 1676, UNI_SINCE_Z13, "Vector FP Divide")
DEFINE_INSTRUCTION(VFEE, VRR_b_5_opt, 1645, UNI_SINCE_Z13, "Vector Find Element Equal", vector_find_equal)
DEFINE_INSTRUCTION(VFENE, VRR_b_5_opt, 1614, UNI_SINCE_Z13, "Vector Find Element Not Equal", vector_find_neq)
DEFINE_INSTRUCTION(VFI, VRR_a_5, 1678, UNI_SINCE_Z13, "Vector Load FP Integer")
DEFINE_INSTRUCTION(VFLL, VRR_a_4, 1680, UNI_SINCE_Z14, "Vector FP Load Lengthened")
DEFINE_INSTRUCTION(VFLR, VRR_a_5, 1681, UNI_SINCE_Z14, "Vector FP Load Rounded")
DEFINE_INSTRUCTION(VFM, VRR_c_5, 1694, UNI_SINCE_Z13, "Vector FP Multiply")
DEFINE_INSTRUCTION(VFMA, VRR_e_6, 1696, UNI_SINCE_Z13, "Vector FP Multiply and Add")
DEFINE_INSTRUCTION(VFMAX, VRR_c_6, 1682, UNI_SINCE_Z14, "Vector FP Maximum")
DEFINE_INSTRUCTION(VFMIN, VRR_c_6, 1688, UNI_SINCE_Z14, "Vector FP Minimum")
DEFINE_INSTRUCTION(VFMS, VRR_e_6, 1696, UNI_SINCE_Z13, "Vector FP Multiply and Subtract")
DEFINE_INSTRUCTION(VFNMA, VRR_e_6, 1696, UNI_SINCE_Z14, "Vector FP Negative Multiply And Add")
DEFINE_INSTRUCTION(VFNMS, VRR_e_6, 1696, UNI_SINCE_Z14, "Vector FP Negative Multiply And Subtract")
DEFINE_INSTRUCTION(VFPSO, VRR_a_5, 1698, UNI_SINCE_Z13, "Vector FP Perform Sign Operation")
DEFINE_INSTRUCTION(VFS, VRR_c_5, 1700, UNI_SINCE_Z13, "Vector FP Subtract")
DEFINE_INSTRUCTION(VFSQ, VRR_a_4, 1699, UNI_SINCE_Z13, "Vector FP Square Root")
DEFINE_INSTRUCTION(VFTCI, VRI_e_5, 1701, UNI_SINCE_Z13, "Vector FP Test Data Class Immediate", vector_test_data)
DEFINE_INSTRUCTION(VGBM, VRI_a_2, 1587, UNI_SINCE_Z13, "Vector Generate Byte Mask")
DEFINE_INSTRUCTION(VGEF, VRV_3, 1587, UNI_SINCE_Z13, "Vector Gather Element (32)")
DEFINE_INSTRUCTION(VGEG, VRV_3, 1587, UNI_SINCE_Z13, "Vector Gather Element (64)")
DEFINE_INSTRUCTION(VGFM, VRR_c_4, 1621, UNI_SINCE_Z13, "Vector Galois Field Multiply Sum")
DEFINE_INSTRUCTION(VGFMA, VRR_d_5, 1622, UNI_SINCE_Z13, "Vector Galois Field Multiply Sum and Accumulate")
DEFINE_INSTRUCTION(VGM, VRI_b_4, 1588, UNI_SINCE_Z13, "Vector Generate Mask")
DEFINE_INSTRUCTION(VISTR, VRR_a_4_opt, 1647, UNI_SINCE_Z13, "Vector Isolate String", vistr_special)
DEFINE_INSTRUCTION(VL, VRX_3_opt, 1588, UNI_ESA_XA_370_SINCE_Z13, "Vector Load")
DEFINE_INSTRUCTION(VLBB, VRX_3, 1596, UNI_SINCE_Z13, "Vector Load to Block Boundary")
DEFINE_INSTRUCTION(VLBIX, RRE_2, 0, ESA_XA_370, "Vector Load Bit Index", old_vector)
DEFINE_INSTRUCTION(VLBR, VRX_3, 1591, UNI_SINCE_Z15, "Vector Load Byte Reversed Elements")
DEFINE_INSTRUCTION(VLBRREP, VRX_3, 1590, UNI_SINCE_Z15, "Vector Load Byte Reversed Element And Replicate")
DEFINE_INSTRUCTION(VLC, VRR_a_3, 1622, UNI_SINCE_Z13, "Vector Load Complement")
DEFINE_INSTRUCTION(VLCVM, RRE_2, 0, ESA_XA_370, "Load VMR Comlement", old_vector)
DEFINE_INSTRUCTION(VLD, RI_a_2_u, 0, ESA_XA_370, "Vector Load (long HFP)", old_vector)
DEFINE_INSTRUCTION(VLEB, VRX_3, 1591, UNI_SINCE_Z13, "Vector Load Element (8)")
DEFINE_INSTRUCTION(VLEBRF, VRX_3, 1589, UNI_SINCE_Z15, "Vector Load Byte Reversed Element (32)")
DEFINE_INSTRUCTION(VLEBRG, VRX_3, 1589, UNI_SINCE_Z15, "Vector Load Byte Reversed Element (64)")
DEFINE_INSTRUCTION(VLEBRH, VRX_3, 1589, UNI_SINCE_Z15, "Vector Load Byte Reversed Element (16)")
DEFINE_INSTRUCTION(VLEF, VRX_3, 1591, UNI_SINCE_Z13, "Vector Load Element (32)")
DEFINE_INSTRUCTION(VLEG, VRX_3, 1591, UNI_SINCE_Z13, "Vector Load Element (64)")
DEFINE_INSTRUCTION(VLEH, VRX_3, 1591, UNI_SINCE_Z13, "Vector Load Element (16)")
DEFINE_INSTRUCTION(VLEIB, VRI_a_3, 1592, UNI_SINCE_Z13, "Vector Load Element Immediate (8)")
DEFINE_INSTRUCTION(VLEIF, VRI_a_3, 1592, UNI_SINCE_Z13, "Vector Load Element Immediate (32)")
DEFINE_INSTRUCTION(VLEIG, VRI_a_3, 1592, UNI_SINCE_Z13, "Vector Load Element Immediate (64)")
DEFINE_INSTRUCTION(VLEIH, VRI_a_3, 1592, UNI_SINCE_Z13, "Vector Load Element Immediate (16)")
DEFINE_INSTRUCTION(VLELD, RRE_2, 0, ESA_XA_370, "Vector Load Element (long HFP)", old_vector)
DEFINE_INSTRUCTION(VLELE, RRE_2, 0, ESA_XA_370, "Vector Load Element (short HFP)", old_vector)
DEFINE_INSTRUCTION(VLER, VRX_3, 1592, UNI_ESA_XA_370_SINCE_Z15, "Vector Load Elements Reversed")
DEFINE_INSTRUCTION(VLGV, VRS_c_4, 1593, UNI_SINCE_Z13, "Vector Load GR from VR Element")
DEFINE_INSTRUCTION(VLH, RI_a_2_u, 0, ESA_XA_370, "Vector Load Halfword", old_vector)
DEFINE_INSTRUCTION(VLI, RRE_2, 0, ESA_XA_370, "Vector Load Indirect (32)", old_vector)
DEFINE_INSTRUCTION(VLID, RRE_2, 0, ESA_XA_370, "Vector Load Indirect (long HFP)", old_vector)
DEFINE_INSTRUCTION(VLINT, RI_a_2_u, 0, ESA_XA_370, "Vector Load Integer Vector", old_vector)
DEFINE_INSTRUCTION(VLIP, VRI_h_3, 1716, UNI_SINCE_Z14, "Vector Load Immediate Decimal")
DEFINE_INSTRUCTION(VLL, VRS_b_3, 1597, UNI_SINCE_Z13, "Vector Load With Length")
DEFINE_INSTRUCTION(VLLEBRZ, VRX_3, 1590, UNI_SINCE_Z15, "Vector Load Byte Reversed Element And Zero")
DEFINE_INSTRUCTION(VLLEZ, VRX_3, 1594, UNI_SINCE_Z13, "Vector Load Logical Element and Zero")
DEFINE_INSTRUCTION(VLM, VRS_a_4_opt, 1594, UNI_ESA_XA_370_SINCE_Z13, "Vector Load Multiple")
DEFINE_INSTRUCTION(VLMD, RI_a_2_u, 0, ESA_XA_370, "Vector Load Matched (long HFP)", old_vector)
DEFINE_INSTRUCTION(VLP, VRR_a_3, 1622, UNI_SINCE_Z13, "Vector Load Positive")
DEFINE_INSTRUCTION(VLR, VRR_a_2, 1588, UNI_ESA_XA_370_SINCE_Z13, "Vector Load")
DEFINE_INSTRUCTION(VLREP, VRX_3, 1589, UNI_SINCE_Z13, "Vector Load and Replicate")
DEFINE_INSTRUCTION(VLRL, VSI_3, 1595, UNI_SINCE_Z14, "Vector Load Rightmost With Length")
DEFINE_INSTRUCTION(VLRLR, VRS_d_3, 1595, UNI_SINCE_Z14, "Vector Load Rightmost With Length")
DEFINE_INSTRUCTION(VLVCA, RRE_2, 0, ESA_XA_370, "Load VCT From Address", old_vector)
DEFINE_INSTRUCTION(VLVCU, RRE_2, 0, ESA_XA_370, "Load VCT And Update", old_vector)
DEFINE_INSTRUCTION(VLVG, VRS_b_4, 1596, UNI_SINCE_Z13, "Vector Load VR Element from GR")
DEFINE_INSTRUCTION(VLVGP, VRR_f_3, 1597, UNI_SINCE_Z13, "Vector Load VR from GRs Disjoint")
DEFINE_INSTRUCTION(VLVM, RRE_2, 0, ESA_XA_370, "Load VMR Comlement", old_vector)
DEFINE_INSTRUCTION(VLY, RI_a_2_u, 0, ESA_XA_370, "Vector Load Expanded (32)", old_vector)
DEFINE_INSTRUCTION(VLYD, RI_a_2_u, 0, ESA_XA_370, "Vector Load Expanded (long HFP)", old_vector)
DEFINE_INSTRUCTION(VM, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply (32)", old_vector)
DEFINE_INSTRUCTION(VMAD, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Add (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMADS, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Add (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMAE, VRR_d_5, 1625, UNI_ESA_XA_370_SINCE_Z13, "Vector Multiply and Add Even")
DEFINE_INSTRUCTION(VMAES, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Add (short HFP)", old_vector)
DEFINE_INSTRUCTION(VMAH, VRR_d_5, 1625, UNI_SINCE_Z13, "Vector Multiply and Add High")
DEFINE_INSTRUCTION(VMAL, VRR_d_5, 1624, UNI_SINCE_Z13, "Vector Multiply and Add Low")
DEFINE_INSTRUCTION(VMALE, VRR_d_5, 1625, UNI_SINCE_Z13, "Vector Multiply and Add Logical Even")
DEFINE_INSTRUCTION(VMALH, VRR_d_5, 1625, UNI_SINCE_Z13, "Vector Multiply and Add Logical High")
DEFINE_INSTRUCTION(VMALO, VRR_d_5, 1626, UNI_SINCE_Z13, "Vector Multiply and Add Logical Odd")
DEFINE_INSTRUCTION(VMAO, VRR_d_5, 1626, UNI_SINCE_Z13, "Vector Multiply and Add Odd")
DEFINE_INSTRUCTION(VMCD, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Accumulate (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMCE, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Accumulate (short HFP)", old_vector)
DEFINE_INSTRUCTION(VMD, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMDS, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply (long HFP)", old_vector)
DEFINE_INSTRUCTION(VME, VRR_c_4, 1628, UNI_ESA_XA_370_SINCE_Z13, "Vector Multiply Even")
DEFINE_INSTRUCTION(VMES, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply (short HFP)", old_vector)
DEFINE_INSTRUCTION(VMH, VRR_c_4, 1626, UNI_SINCE_Z13, "Vector Multiply High")
DEFINE_INSTRUCTION(VML, VRR_c_4, 1627, UNI_SINCE_Z13, "Vector Multiply Low")
DEFINE_INSTRUCTION(VMLE, VRR_c_4, 1628, UNI_SINCE_Z13, "Vector Multiply Logical Even")
DEFINE_INSTRUCTION(VMLH, VRR_c_4, 1627, UNI_SINCE_Z13, "Vector Multiply Logical High")
DEFINE_INSTRUCTION(VMLO, VRR_c_4, 1628, UNI_SINCE_Z13, "Vector Multiply Logical Odd")
DEFINE_INSTRUCTION(VMN, VRR_c_4, 1623, UNI_SINCE_Z13, "Vector Minimum")
DEFINE_INSTRUCTION(VMNL, VRR_c_4, 1624, UNI_SINCE_Z13, "Vector Minimum Logical")
DEFINE_INSTRUCTION(VMNSD, RRE_2, 0, ESA_XA_370, "Vector Minimum Signed (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMNSE, RRE_2, 0, ESA_XA_370, "Vector Minimum Signed (short HFP)", old_vector)
DEFINE_INSTRUCTION(VMO, VRR_c_4, 1628, UNI_SINCE_Z13, "Vector Multiply Odd")
DEFINE_INSTRUCTION(VMP, VRI_f_5, 1716, UNI_SINCE_Z14, "Vector Multiply Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VMRH, VRR_c_4, 1597, UNI_SINCE_Z13, "Vector Merge High")
DEFINE_INSTRUCTION(VMRL, VRR_c_4, 1598, UNI_SINCE_Z13, "Vector Merge Low")
DEFINE_INSTRUCTION(VMRRS, RRE_2, 0, ESA_XA_370, "Restore VMR", old_vector)
DEFINE_INSTRUCTION(VMRSV, RRE_2, 0, ESA_XA_370, "Save VMR", old_vector)
DEFINE_INSTRUCTION(VMS, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply (32)", old_vector)
DEFINE_INSTRUCTION(VMSD, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Subtract (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMSDS, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Subtract (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMSE, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Subtract (short HFP)", old_vector)
DEFINE_INSTRUCTION(VMSES, RI_a_2_u, 0, ESA_XA_370, "Vector Multiply And Subtract (short HFP)", old_vector)
DEFINE_INSTRUCTION(VMSL, VRR_d_6, 1629, UNI_SINCE_Z14, "Vector Multiply Sum Logical")
DEFINE_INSTRUCTION(VMSP, VRI_f_5, 1718, UNI_SINCE_Z14, "Vector Multiply And Shift Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VMX, VRR_c_4, 1623, UNI_SINCE_Z13, "Vector Maximum")
DEFINE_INSTRUCTION(VMXAD, RRE_2, 0, ESA_XA_370, "Vector Maximum Absolute (long HFP)", old_vector)
DEFINE_INSTRUCTION(VMXAE, RRE_2, 0, ESA_XA_370, "Vector Maximum Absolute (short HFP)", old_vector)
DEFINE_INSTRUCTION(VMXL, VRR_c_4, 1623, UNI_SINCE_Z13, "Vector Maximum Logical")
DEFINE_INSTRUCTION(VMXSE, RRE_2, 0, ESA_XA_370, "Vector Maximum Signed (short HFP)", old_vector)
DEFINE_INSTRUCTION(VN, VRR_c_3, 1615, UNI_ESA_XA_370_SINCE_Z13, "Vector AND")
DEFINE_INSTRUCTION(VNC, VRR_c_3, 1615, UNI_SINCE_Z13, "Vector And with Complement")
DEFINE_INSTRUCTION(VNN, VRR_c_3, 1630, UNI_SINCE_Z14, "Vector Nand")
DEFINE_INSTRUCTION(VNO, VRR_c_3, 1630, UNI_SINCE_Z13, "Vector NOR")
DEFINE_INSTRUCTION(VNS, RI_a_2_u, 0, ESA_XA_370, "Vector And", old_vector)
DEFINE_INSTRUCTION(VNVM, RRE_2, 0, ESA_XA_370, "And to VMR", old_vector)
DEFINE_INSTRUCTION(VNX, VRR_c_3, 1630, UNI_SINCE_Z14, "Vector Not Exclusive Or")
DEFINE_INSTRUCTION(VO, VRR_c_3, 1630, UNI_ESA_XA_370_SINCE_Z13, "Vector OR")
DEFINE_INSTRUCTION(VOC, VRR_c_3, 1631, UNI_SINCE_Z14, "Vector Or With Complement")
DEFINE_INSTRUCTION(VOS, RI_a_2_u, 0, ESA_XA_370, "Vector Or", old_vector)
DEFINE_INSTRUCTION(VOVM, RRE_2, 0, ESA_XA_370, "Or To VMR", old_vector)
DEFINE_INSTRUCTION(VPDI, VRR_c_4, 1601, UNI_SINCE_Z13, "Vector Permute Doubleword Immediate")
DEFINE_INSTRUCTION(VPERM, VRR_e_4, 1600, UNI_SINCE_Z13, "Vector Permute")
DEFINE_INSTRUCTION(VPK, VRR_c_4, 1598, UNI_SINCE_Z13, "Vector Pack")
DEFINE_INSTRUCTION(VPKLS, VRR_b_5, 1600, UNI_SINCE_Z13, "Vector Pack Logical Saturate", vector_saturate)
DEFINE_INSTRUCTION(VPKS, VRR_b_5, 1599, UNI_SINCE_Z13, "Vector Pack Saturate", vector_saturate)
DEFINE_INSTRUCTION(VPKZ, VSI_3, 1719, UNI_SINCE_Z14, "Vector Pack Zoned")
DEFINE_INSTRUCTION(VPKZR, VRI_f_5, 1720, UNI_SINCE_Z16, "Vector Pack Zoned Register", vpkzr_special)
DEFINE_INSTRUCTION(VPOPCT, VRR_a_3, 1631, UNI_SINCE_Z13, "Vector Population Count")
DEFINE_INSTRUCTION(VPSOP, VRI_g_5_u, 1721, UNI_SINCE_Z14, "Vector Perform Sign Operation Decimal", vpsop_special)
DEFINE_INSTRUCTION(VRCL, RRE_2, 0, ESA_XA_370, "Clear VR", old_vector)
DEFINE_INSTRUCTION(VREP, VRI_c_4, 1601, UNI_SINCE_Z13, "Vector Replicate")
DEFINE_INSTRUCTION(VREPI, VRI_a_3, 1602, UNI_SINCE_Z13, "Vector Replicate Immediate")
DEFINE_INSTRUCTION(VRP, VRI_f_5, 1724, UNI_SINCE_Z14, "Vector Remainder Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VRRS, RRE_2, 0, ESA_XA_370, "Restore VR", old_vector)
DEFINE_INSTRUCTION(VRSV, RRE_2, 0, ESA_XA_370, "Save VR", old_vector)
DEFINE_INSTRUCTION(VRSVC, RRE_2, 0, ESA_XA_370, "Save Changed VR", old_vector)
DEFINE_INSTRUCTION(VS, VRR_c_4, 1637, UNI_ESA_XA_370_SINCE_Z13, "Vector Subtract")
DEFINE_INSTRUCTION(VSBCBI, VRR_d_5, 1639, UNI_SINCE_Z13, "Vector Subtract With Borrow Compute Borrow Indication")
DEFINE_INSTRUCTION(VSBI, VRR_d_5, 1638, UNI_SINCE_Z13, "Vector Subtract With Borrow Indication")
DEFINE_INSTRUCTION(VSCBI, VRR_c_4, 1638, UNI_SINCE_Z13, "Vector Subtract Compute Borrow Indication")
DEFINE_INSTRUCTION(VSCEF, VRV_3, 1502, UNI_SINCE_Z13, "Vector Scatter Element (32)")
DEFINE_INSTRUCTION(VSCEG, VRV_3, 1502, UNI_SINCE_Z13, "Vector Scatter Element (64)")
DEFINE_INSTRUCTION(VSCHP, VRR_b_5, 1707, UNI_SINCE_Z16, "Decimal Scale And Convert To HFP")
DEFINE_INSTRUCTION(VSCSHP, VRR_b_3, 1706, UNI_SINCE_Z16, "Decimal Scale And Convert And Split To HFP")
DEFINE_INSTRUCTION(VSD, RI_a_2_u, 0, ESA_XA_370, "Vector Subtract (long HFP)", old_vector)
DEFINE_INSTRUCTION(VSDP, VRI_f_5, 1725, UNI_SINCE_Z14, "Vector Shift And Divide Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VSDS, RI_a_2_u, 0, ESA_XA_370, "Vector Subtract (long HFP)", old_vector)
DEFINE_INSTRUCTION(VSE, RI_a_2_u, 0, ESA_XA_370, "Vector Subtract (short HFP)", old_vector)
DEFINE_INSTRUCTION(VSEG, VRR_a_3, 1603, UNI_SINCE_Z13, "Vector Sign Extend to Doubleword")
DEFINE_INSTRUCTION(VSEL, VRR_e_4, 1603, UNI_SINCE_Z13, "Vector Select")
DEFINE_INSTRUCTION(VSES, RI_a_2_u, 0, ESA_XA_370, "Vector Subtract (short HFP)", old_vector)
DEFINE_INSTRUCTION(VSL, VRR_c_3, 1635, UNI_SINCE_Z13, "Vector Shift Left")
DEFINE_INSTRUCTION(VSLB, VRR_c_3, 1635, UNI_SINCE_Z13, "Vector Shift Left By Byte")
DEFINE_INSTRUCTION(VSLD, VRI_d_4, 1635, UNI_SINCE_Z15, "Vector Shift Left Double By Bit")
DEFINE_INSTRUCTION(VSLDB, VRI_d_4, 1636, UNI_SINCE_Z13, "Vector Shift Left Double By Byte")
DEFINE_INSTRUCTION(VSLL, RRE_2, 0, ESA_XA_370, "Vector Shift Left Single Logical", old_vector)
DEFINE_INSTRUCTION(VSP, VRI_f_5, 1730, UNI_SINCE_Z14, "Vector Subtract Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VSPSD, RRE_2, 0, ESA_XA_370, "Vector Sum Partial Sums", old_vector)
DEFINE_INSTRUCTION(VSRA, VRR_c_3, 1636, UNI_SINCE_Z13, "Vector Shift Right Arithmetic")
DEFINE_INSTRUCTION(VSRAB, VRR_c_3, 1636, UNI_SINCE_Z13, "Vector Shift Right Arithmetic By Byte")
DEFINE_INSTRUCTION(VSRD, VRI_d_4, 1636, UNI_SINCE_Z15, "Vector Shift Right Double By Bit")
DEFINE_INSTRUCTION(VSRL, VRR_c_3, 1637, UNI_ESA_XA_370_SINCE_Z13, "Vector Shift Right Logical")
DEFINE_INSTRUCTION(VSRLB, VRR_c_3, 1637, UNI_SINCE_Z13, "Vector Shift Right Logical By Byte")
DEFINE_INSTRUCTION(VSRP, VRI_g_5_s, 1726, UNI_SINCE_Z14, "Vector Shift And Round Decimal", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VSRPR, VRI_f_5, 1728, UNI_SINCE_Z16, "Vector Shift And Round Decimal Register", vector_decimal_arithmetic)
DEFINE_INSTRUCTION(VSRRS, RRE_2, 0, ESA_XA_370, "Restore VSR", old_vector)
DEFINE_INSTRUCTION(VSRSV, RRE_2, 0, ESA_XA_370, "Save VSR", old_vector)
DEFINE_INSTRUCTION(VSS, RI_a_2_u, 0, ESA_XA_370, "Vector Subtract (32)", old_vector)
DEFINE_INSTRUCTION(VST, VRX_3_opt, 1603, UNI_ESA_XA_370_SINCE_Z13, "Vector Store")
DEFINE_INSTRUCTION(VSTBR, VRX_3, 1604, UNI_SINCE_Z15, "Vector Store Byte Reversed Elements")
DEFINE_INSTRUCTION(VSTD, RI_a_2_u, 0, ESA_XA_370, "Vector Store (long HFP)", old_vector)
DEFINE_INSTRUCTION(VSTEB, VRX_3, 1605, UNI_SINCE_Z13, "Vector Store Element (8)")
DEFINE_INSTRUCTION(VSTEBRF, VRX_3, 1604, UNI_SINCE_Z15, "Vector Store Byte Reversed Element (32)")
DEFINE_INSTRUCTION(VSTEBRG, VRX_3, 1604, UNI_SINCE_Z15, "Vector Store Byte Reversed Element (64)")
DEFINE_INSTRUCTION(VSTEBRH, VRX_3, 1604, UNI_SINCE_Z15, "Vector Store Byte Reversed Element (16)")
DEFINE_INSTRUCTION(VSTEF, VRX_3, 1605, UNI_SINCE_Z13, "Vector Store Element (32)")
DEFINE_INSTRUCTION(VSTEG, VRX_3, 1605, UNI_SINCE_Z13, "Vector Store Element (64)")
DEFINE_INSTRUCTION(VSTEH, VRX_3, 1605, UNI_SINCE_Z13, "Vector Store Element (16)")
DEFINE_INSTRUCTION(VSTER, VRX_3, 1606, UNI_SINCE_Z15, "Vector Store Elements Reversed")
DEFINE_INSTRUCTION(VSTH, RI_a_2_u, 0, ESA_XA_370, "Vector Store Halfword", old_vector)
DEFINE_INSTRUCTION(VSTI, RRE_2, 0, ESA_XA_370, "Vector Store Indirect (32)", old_vector)
DEFINE_INSTRUCTION(VSTID, RRE_2, 0, ESA_XA_370, "Vector Store Indirect (long HFP)", old_vector)
DEFINE_INSTRUCTION(VSTK, RI_a_2_u, 0, ESA_XA_370, "Vector Store Compressed (32)", old_vector)
DEFINE_INSTRUCTION(VSTKD, RI_a_2_u, 0, ESA_XA_370, "Vector Store Compressed (long HFP)", old_vector)
DEFINE_INSTRUCTION(VSTL, VRS_b_3, 1608, UNI_SINCE_Z13, "Vector Store With Length")
DEFINE_INSTRUCTION(VSTM, VRS_a_4_opt, 1606, UNI_ESA_XA_370_SINCE_Z13, "Vector Store Multiple")
DEFINE_INSTRUCTION(VSTMD, RI_a_2_u, 0, ESA_XA_370, "Vector Store Matched (long HFP)", old_vector)
DEFINE_INSTRUCTION(VSTRC, VRR_d_6_opt, 1648, UNI_SINCE_Z13, "Vector String Range Compare", vstrc_special)
DEFINE_INSTRUCTION(VSTRL, VSI_3, 1607, UNI_SINCE_Z14, "Vector Store Rightmost With Length")
DEFINE_INSTRUCTION(VSTRLR, VRS_d_3, 1607, UNI_SINCE_Z14, "Vector Store Rightmost With Length")
DEFINE_INSTRUCTION(VSTRS, VRR_d_6_opt, 1650, UNI_SINCE_Z15, "Vector String Search", vector_string_search_special)
DEFINE_INSTRUCTION(VSTVM, RRE_2, 0, ESA_XA_370, "Store VMR", old_vector)
DEFINE_INSTRUCTION(VSTVP, RRE_2, 0, ESA_XA_370, "Store Vector Parameters", old_vector)
DEFINE_INSTRUCTION(VSUM, VRR_c_4, 1640, UNI_SINCE_Z13, "Vector Sum Across Word")
DEFINE_INSTRUCTION(VSUMG, VRR_c_4, 1639, UNI_SINCE_Z13, "Vector Sum Across Doubleword")
DEFINE_INSTRUCTION(VSUMQ, VRR_c_4, 1640, UNI_SINCE_Z13, "Vector Sum Across Quadword")
DEFINE_INSTRUCTION(VSVMM, RRE_2, 0, ESA_XA_370, "Set Vector Mask Mode", old_vector)
DEFINE_INSTRUCTION(VTM, VRR_a_2, 1641, UNI_SINCE_Z13, "Vector Test Under Mask", tm_old_special)
DEFINE_INSTRUCTION(VTP, VRR_g_1, 1731, UNI_SINCE_Z14, "Vector Test Decimal", test_decimal_special)
DEFINE_INSTRUCTION(VTVM, RRE_2, 0, ESA_XA_370, "Test VMR", old_vector)
DEFINE_INSTRUCTION(VUPH, VRR_a_3, 1608, UNI_SINCE_Z13, "Vector Unpack High")
DEFINE_INSTRUCTION(VUPKZ, VSI_3, 1732, UNI_SINCE_Z14, "Vector Unpack Zoned")
DEFINE_INSTRUCTION(VUPKZH, VRR_k_3, 1732, UNI_SINCE_Z16, "Vector Unpack Zoned High")
DEFINE_INSTRUCTION(VUPKZL, VRR_k_3, 1733, UNI_SINCE_Z16, "Vector Unpack Zoned Low")
DEFINE_INSTRUCTION(VUPL, VRR_a_3, 1609, UNI_SINCE_Z13, "Vector Unpack Low")
DEFINE_INSTRUCTION(VUPLH, VRR_a_3, 1608, UNI_SINCE_Z13, "Vector Unpack Logical High")
DEFINE_INSTRUCTION(VUPLL, VRR_a_3, 1609, UNI_SINCE_Z13, "Vector Unpack Logical Low")
DEFINE_INSTRUCTION(VX, VRR_c_3, 1621, UNI_ESA_XA_370_SINCE_Z13, "Vector Exclusive OR")
DEFINE_INSTRUCTION(VXELD, RRE_2, 0, ESA_XA_370, "Vector Extract Element (long HFP)", old_vector)
DEFINE_INSTRUCTION(VXELE, RRE_2, 0, ESA_XA_370, "Vector Extract Element (short HFP)", old_vector)
DEFINE_INSTRUCTION(VXS, RI_a_2_u, 0, ESA_XA_370, "Vector Exclusive Or", old_vector)
DEFINE_INSTRUCTION(VXVC, RRE_2, 0, ESA_XA_370, "Extract VCT", old_vector)
DEFINE_INSTRUCTION(VXVM, RRE_2, 0, ESA_XA_370, "Exclusive Or To VMR", old_vector)
DEFINE_INSTRUCTION(VXVMM, RRE_2, 0, ESA_XA_370, "Extract Vector Mask Mode", old_vector)
DEFINE_INSTRUCTION(VZPSD, RRE_2, 0, ESA_XA_370, "Vector Zero Partial Sums", old_vector)
DEFINE_INSTRUCTION(WFC, VRR_a_4, 1661, UNI_SINCE_Z13, "Vector FP Compare Scalar", fp_compare)
DEFINE_INSTRUCTION(WFK, VRR_a_4, 1662, UNI_SINCE_Z13, "Vector FP Compare and Signal Scalar", fp_compare)
DEFINE_INSTRUCTION(WRD, SI_2_u, 0, UNI_370, "Write Direct")
DEFINE_INSTRUCTION(X, RX_a_2_ux, 761, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Exclusive Or (32)", logical)
DEFINE_INSTRUCTION(XC, SS_a_2_s, 762, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Exclusive Or (character)", logical)
DEFINE_INSTRUCTION(XG, RXY_a_2, 761, UNI_SINCE_ZOP, "Exclusive Or (64)", logical)
DEFINE_INSTRUCTION(XGR, RRE_2, 761, UNI_SINCE_ZOP, "Exclusive Or (64)", logical)
DEFINE_INSTRUCTION(XGRK, RRF_a_3, 761, UNI_SINCE_Z11, "Exclusive Or (64)", logical)
DEFINE_INSTRUCTION(XI, SI_2_u, 762, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Exclusive Or Immediate", logical)
DEFINE_INSTRUCTION(XIHF, RIL_a_2, 763, UNI_SINCE_Z9, "Exclusive Or Immediate (high)", logical)
DEFINE_INSTRUCTION(XILF, RIL_a_2, 763, UNI_SINCE_Z9, "Exclusive Or Immediate (low)", logical)
DEFINE_INSTRUCTION(XIY, SIY_2_su, 762, UNI_SINCE_YOP, "Exclusive Or Immediate", logical)
DEFINE_INSTRUCTION(XR, RR_2, 761, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Exclusive Or (32)", logical)
DEFINE_INSTRUCTION(XRK, RRF_a_3, 761, UNI_SINCE_Z11, "Exclusive Or (32)", logical)
DEFINE_INSTRUCTION(XSCH, S_0, 1259, UNI_ESA_SINCE_ZOP, "Cancel Subchannel", cancel_special, privileged, has_parameter_list)
DEFINE_INSTRUCTION(XY, RXY_a_2, 761, UNI_SINCE_YOP, "Exclusive Or (32)", logical)
DEFINE_INSTRUCTION(ZAP, SS_b_2, 962, UNI_ESA_XA_370_DOS_SINCE_ZOP, "Zero and Add", arithmetic)

// clang-format on
