@E: CS187 :"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6\rtl\sony_block_cam_interface.v":51:28:51:28|Expecting :
@E: CS187 :"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6\rtl\sony_block_cam_interface.v":99:0:99:8|Expecting endmodule

