Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Thu Dec 19 17:11:41 2024
| Host             : DESKTOP-A7KB9SN running 64-bit major release  (build 9200)
| Command          : report_power -file SUPER_TOP_power_routed.rpt -pb SUPER_TOP_power_summary_routed.pb -rpx SUPER_TOP_power_routed.rpx
| Design           : SUPER_TOP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 30.530 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 29.733                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     6.834 |     1709 |       --- |             --- |
|   LUT as Logic          |     5.941 |      929 |     63400 |            1.47 |
|   CARRY4                |     0.778 |      184 |     15850 |            1.16 |
|   Register              |     0.089 |      350 |    126800 |            0.28 |
|   LUT as Shift Register |     0.010 |        4 |     19000 |            0.02 |
|   F7/F8 Muxes           |     0.010 |        7 |     63400 |            0.01 |
|   BUFG                  |     0.006 |        2 |        32 |            6.25 |
|   Others                |     0.000 |       44 |       --- |             --- |
| Signals                 |     5.939 |     1291 |       --- |             --- |
| I/O                     |    16.961 |       40 |       210 |           19.05 |
| Static Power            |     0.797 |          |           |                 |
| Total                   |    30.530 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    13.363 |      12.801 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.713 |       0.620 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     4.797 |       4.793 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| SUPER_TOP                          |    29.733 |
|   Barra_LED                        |     9.357 |
|     Display                        |     0.016 |
|     Unidad_logica                  |     9.341 |
|   ControlCoche                     |     0.353 |
|     CTRL_POS                       |     0.350 |
|     Cooldown_dev                   |     0.002 |
|   DetectorColision                 |     0.006 |
|   Habilidad_tanque                 |     0.015 |
|   Impresion_texto                  |     1.232 |
|     inst_impresion_bcd             |     0.174 |
|       decoder_txt                  |     0.174 |
|     inst_mux_txt                   |     1.057 |
|   Maquina_estados                  |     0.688 |
|   SEL_CAR                          |     0.274 |
|   SEL_DIF                          |     0.299 |
|   Tratamiento_Botones              |     0.253 |
|     for_generate[0].inst_sync_edge |     0.055 |
|       edge                         |     0.050 |
|       sync                         |     0.004 |
|     for_generate[1].inst_sync_edge |     0.015 |
|       edge                         |     0.011 |
|       sync                         |     0.004 |
|     for_generate[2].inst_sync_edge |     0.019 |
|       edge                         |     0.014 |
|       sync                         |     0.004 |
|     for_generate[3].inst_sync_edge |     0.025 |
|       edge                         |     0.022 |
|       sync                         |     0.004 |
|     for_generate[4].inst_sync_edge |     0.139 |
|       edge                         |     0.134 |
|       sync                         |     0.005 |
|   gen_clk                          |     0.244 |
|     timer_gen[0].tx                |     0.127 |
|     timer_gen[1].tx                |     0.116 |
+------------------------------------+-----------+


