# NMOS 6510 - Related legal mode: Zeropage X Indexed Indirect addressing (2 bytes, ~6 cycles). Lists legal opcodes (a3,83 etc) for ADC/STA/AND/CMP/EOR/LDA/ORA/SBC/LAX/SAX and shows the per-cycle behaviour and final data read/write timing of normal (zp,X)->abs address access.


Data Low

R/W

- 68 -

Zeropage Indirect Y Indexed (R-M-W)
â€¢

2 bytes, 8 cycles

D3 zp
F3 zp
33 zp
73 zp
13 zp
53 zp

DCP (zp), y
ISC (zp), y
RLA (zp), y
RRA (zp), y
SLO (zp), y
SRE (zp), y

Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2

PC + 1

Direct Offset

R

3

DO

Absolute Address Low

R

4

DO + 1

Absolute Address High

R

5

< AAH, AAL + Y >

Byte at target address before high byte was corrected

R

6

AA + Y

Old Data

R

---
Additional information can be found by searching:
- "zeropage_x_indexed_indirect_rmw_unintended" which expands on unintended R-M-W variants using similar addressing
