# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../../../../../../Desktop/ibex-master/build/lowrisc_ibex_top_artya7_100_0.1/synth-vivado" --include "/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"tb_top_func_synth.v" \
"../../../../../subat_29_withpins_andfuncs.srcs/sources_1/new/tb_top.v" \

# Do not sort compile order
nosort
