# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CS202-project.srcs/sources_1/new/Executs32.v" \
"../../../sim_executs32.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
