INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/traffic_light/traffic_light.srcs/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/traffic_light/traffic_light.srcs/sources_1/new/counter8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light
WARNING: [VRFC 10-2938] 'cnt' is already implicitly declared on line 18 [C:/Users/82109/JJS2/ECE_exp2/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
WARNING: [VRFC 10-2938] 'blink_cnt' is already implicitly declared on line 18 [C:/Users/82109/JJS2/ECE_exp2/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/traffic_light/traffic_light.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
