# Cadence Genus(TM) Synthesis Solution, Version 21.10-p002_1, built Aug 20 2021 10:13:13

# Date: Mon Dec 02 16:12:07 2024
# Host: vlsi413 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (8cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-9700F CPU @ 3.00GHz 12288KB)
# OS:   Red Hat Enterprise Linux Server release 8.10 (Cerulean Leopard)

report_timing -lint > $::env(SYN_REP_DIR)/compteur.timing_lint.rpt
source read.tcl
elavorate riscv_core
elaborate riscv_core
clear
source setup.tcl
exit
