
*** Running vivado
    with args -log z80_tester.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source z80_tester.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source z80_tester.tcl -notrace
Command: link_design -top z80_tester -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.srcs/constrs_1/new/Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 731.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1034 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 731.547 ; gain = 460.336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 731.547 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21a781948

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1288.941 ; gain = 557.195

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 72 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d38cb96c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 26420c1c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b33d480b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b33d480b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 193e04166

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 193e04166

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1383.941 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 193e04166

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1383.941 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 193e04166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1383.941 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 193e04166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1383.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1383.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 193e04166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.941 ; gain = 652.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1383.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1383.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
Command: report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1383.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e83b9ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1383.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1383.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf7283b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1401.699 ; gain = 17.758

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14026537c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14026537c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.449 ; gain = 153.508
Phase 1 Placer Initialization | Checksum: 14026537c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a337d86c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1537.449 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 100dbc4d1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1537.449 ; gain = 153.508
Phase 2 Global Placement | Checksum: dff8f0f3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dff8f0f3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d830b4f7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20c91d5b1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ac7cab5a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a599da2a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21608559e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c1a1edc9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:54 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 130967011

Time (s): cpu = 00:01:04 ; elapsed = 00:00:54 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16c57e214

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1537.449 ; gain = 153.508
Phase 3 Detail Placement | Checksum: 16c57e214

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1537.449 ; gain = 153.508

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 163e2ccb2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 163e2ccb2

Time (s): cpu = 00:01:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1550.246 ; gain = 166.305
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.224. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e0d19b82

Time (s): cpu = 00:02:23 ; elapsed = 00:02:01 . Memory (MB): peak = 1550.773 ; gain = 166.832
Phase 4.1 Post Commit Optimization | Checksum: 1e0d19b82

Time (s): cpu = 00:02:23 ; elapsed = 00:02:01 . Memory (MB): peak = 1550.773 ; gain = 166.832

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e0d19b82

Time (s): cpu = 00:02:23 ; elapsed = 00:02:01 . Memory (MB): peak = 1550.773 ; gain = 166.832

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e0d19b82

Time (s): cpu = 00:02:24 ; elapsed = 00:02:01 . Memory (MB): peak = 1550.773 ; gain = 166.832

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1550.773 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e32a2289

Time (s): cpu = 00:02:24 ; elapsed = 00:02:01 . Memory (MB): peak = 1550.773 ; gain = 166.832
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e32a2289

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 1550.773 ; gain = 166.832
Ending Placer Task | Checksum: 128213d2c

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 1550.773 ; gain = 166.832
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:03 . Memory (MB): peak = 1550.773 ; gain = 166.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1550.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1551.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1553.590 ; gain = 2.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.590 ; gain = 2.816
INFO: [runtcl-4] Executing : report_io -file z80_tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1553.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file z80_tester_utilization_placed.rpt -pb z80_tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file z80_tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1553.590 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 76952377 ConstDB: 0 ShapeSum: b18c19b5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ddf90961

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1645.203 ; gain = 81.313
Post Restoration Checksum: NetGraph: ff930f77 NumContArr: de65f9ea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ddf90961

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1678.281 ; gain = 114.391

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ddf90961

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1684.945 ; gain = 121.055

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ddf90961

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1684.945 ; gain = 121.055
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 189568400

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1723.922 ; gain = 160.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.130 | TNS=-0.722 | WHS=-0.143 | THS=-0.856 |

Phase 2 Router Initialization | Checksum: 111db634e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1762.047 ; gain = 198.156

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ccf9d1b8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6570
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.361 | TNS=-10.739| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 214b57eb8

Time (s): cpu = 00:01:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.141 | TNS=-1.589 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2029d5cb9

Time (s): cpu = 00:02:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.194 | TNS=-2.032 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d0ce0bc7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:35 . Memory (MB): peak = 1844.996 ; gain = 281.105
Phase 4 Rip-up And Reroute | Checksum: 1d0ce0bc7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:35 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 158c7a706

Time (s): cpu = 00:02:15 ; elapsed = 00:01:37 . Memory (MB): peak = 1844.996 ; gain = 281.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.133 | TNS=-0.901 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 101c48437

Time (s): cpu = 00:02:15 ; elapsed = 00:01:37 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 101c48437

Time (s): cpu = 00:02:15 ; elapsed = 00:01:37 . Memory (MB): peak = 1844.996 ; gain = 281.105
Phase 5 Delay and Skew Optimization | Checksum: 101c48437

Time (s): cpu = 00:02:15 ; elapsed = 00:01:37 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12674990b

Time (s): cpu = 00:02:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1844.996 ; gain = 281.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.133 | TNS=-0.891 | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12674990b

Time (s): cpu = 00:02:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1844.996 ; gain = 281.105
Phase 6 Post Hold Fix | Checksum: 12674990b

Time (s): cpu = 00:02:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.256 %
  Global Horizontal Routing Utilization  = 10.5931 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 155983acb

Time (s): cpu = 00:02:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 155983acb

Time (s): cpu = 00:02:17 ; elapsed = 00:01:39 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188169745

Time (s): cpu = 00:02:19 ; elapsed = 00:01:42 . Memory (MB): peak = 1844.996 ; gain = 281.105

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.133 | TNS=-0.891 | WHS=0.154  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 188169745

Time (s): cpu = 00:02:19 ; elapsed = 00:01:42 . Memory (MB): peak = 1844.996 ; gain = 281.105
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:19 ; elapsed = 00:01:42 . Memory (MB): peak = 1844.996 ; gain = 281.105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 1844.996 ; gain = 291.406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1844.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1844.996 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1844.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
Command: report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
Command: report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sawaphob Chavana/Desktop/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1877.438 ; gain = 32.441
INFO: [runtcl-4] Executing : report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
Command: report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1919.938 ; gain = 42.500
INFO: [runtcl-4] Executing : report_route_status -file z80_tester_route_status.rpt -pb z80_tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file z80_tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file z80_tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file z80_tester_bus_skew_routed.rpt -pb z80_tester_bus_skew_routed.pb -rpx z80_tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force z80_tester.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 206 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu/ir_/DFFE_inst_latch_cf_i_2, cpu/ir_/DFFE_inst_latch_cf_i_5, cpu/ir_/DFFE_inst_latch_cf_i_14, cpu/ir_/DFFE_inst_latch_cf_i_21, cpu/ir_/DFFE_inst_latch_hf_i_2, cpu/ir_/DFFE_inst_latch_hf_i_6, cpu/ir_/DFFE_inst_latch_hf_i_15, cpu/ir_/DFFE_inst_latch_sf_i_3, cpu/ir_/DFFE_inst_latch_sf_i_12, cpu/ir_/DFFE_inst_latch_sf_i_29, cpu/ir_/DFFE_inst_latch_sf_i_42, cpu/ir_/flags_xf_i_2, cpu/ir_/flags_xf_i_4, cpu/ir_/flags_xf_i_11, cpu/ir_/flags_yf_i_2... and (the first 15 of 206 listed).
WARNING: [DRC PDRC-153] Gated clock check: Net mem/player1Action_reg[1]/G0 is a gated clock net sourced by a combinational pin mem/player1Action_reg[1]/L3_2/O, cell mem/player1Action_reg[1]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net mem/player2Action_reg[1]/G0 is a gated clock net sourced by a combinational pin mem/player2Action_reg[1]/L3_2/O, cell mem/player2Action_reg[1]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net mem/uut/E[0] is a gated clock net sourced by a combinational pin mem/uut/player2Action_reg[1]_i_1/O, cell mem/uut/player2Action_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net mem/uut/keycode_reg[13]_1[0] is a gated clock net sourced by a combinational pin mem/uut/player1Action_reg[1]_i_1/O, cell mem/uut/player1Action_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z80_tester.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2374.984 ; gain = 449.270
INFO: [Common 17-206] Exiting Vivado at Mon May 20 23:09:26 2019...
