Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/06-yosys-synthesis/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.008990    0.266150    1.333224    1.333224 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.266150    0.000000    1.333224 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004329    0.422982    0.353517    1.686741 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.422982    0.000000    1.686741 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.255751    0.230821    1.917562 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.255751    0.000000    1.917562 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.917562   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.200302    0.450302   library hold time
                                              0.450302   data required time
---------------------------------------------------------------------------------------------
                                              0.450302   data required time
                                             -1.917562   data arrival time
---------------------------------------------------------------------------------------------
                                              1.467260   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011425    0.301808    1.360999    1.360999 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.301808    0.000000    1.360999 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004177    0.448273    0.331310    1.692309 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.448273    0.000000    1.692309 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.337976    0.305764    1.998073 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.337976    0.000000    1.998073 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.998073   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.181819    0.431819   library hold time
                                              0.431819   data required time
---------------------------------------------------------------------------------------------
                                              0.431819   data required time
                                             -1.998073   data arrival time
---------------------------------------------------------------------------------------------
                                              1.566254   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011051    0.296331    1.356733    1.356733 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.296331    0.000000    1.356733 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420626    0.356170    1.712903 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.420626    0.000000    1.712903 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.316744    0.299789    2.012692 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.316744    0.000000    2.012692 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.012692   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.186592    0.436592   library hold time
                                              0.436592   data required time
---------------------------------------------------------------------------------------------
                                              0.436592   data required time
                                             -2.012692   data arrival time
---------------------------------------------------------------------------------------------
                                              1.576100   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016821    0.380825    1.422551    1.422551 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.380825    0.000000    1.422551 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.479052    0.455816    1.878366 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.479052    0.000000    1.878366 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.269756    0.239642    2.118009 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.269756    0.000000    2.118009 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.118009   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.197154    0.447154   library hold time
                                              0.447154   data required time
---------------------------------------------------------------------------------------------
                                              0.447154   data required time
                                             -2.118009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.670855   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019957    0.715575    1.942491    1.942491 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.715575    0.000000    1.942491 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.274473    0.206276    2.148767 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.274473    0.000000    2.148767 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.148767   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.196094    0.446093   library hold time
                                              0.446093   data required time
---------------------------------------------------------------------------------------------
                                              0.446093   data required time
                                             -2.148767   data arrival time
---------------------------------------------------------------------------------------------
                                              1.702674   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019339    0.417698    1.451273    1.451273 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.417698    0.000000    1.451273 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.478283    0.466809    1.918082 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.478283    0.000000    1.918082 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.269563    0.239521    2.157603 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.269563    0.000000    2.157603 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.157603   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.197197    0.447197   library hold time
                                              0.447197   data required time
---------------------------------------------------------------------------------------------
                                              0.447197   data required time
                                             -2.157603   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710406   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004591    0.311105    1.666842    1.666842 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.311105    0.000000    1.666842 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004657    0.218550    0.203318    1.870159 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.218550    0.000000    1.870159 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014163    0.898334    0.603973    2.474133 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _062_ (net)
                      0.898334    0.000000    2.474133 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    0.298256    0.196619    2.670752 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.298256    0.000000    2.670752 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.670752   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.190748    0.440748   library hold time
                                              0.440748   data required time
---------------------------------------------------------------------------------------------
                                              0.440748   data required time
                                             -2.670752   data arrival time
---------------------------------------------------------------------------------------------
                                              2.230004   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.002456    1.252456   library removal time
                                              1.252456   data required time
---------------------------------------------------------------------------------------------
                                              1.252456   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.689746   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.674260    0.000000    5.271304 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.674260    0.000000    5.271304 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.456881    0.000000    5.157911 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.456881    0.000000    5.157911 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.456881    0.000000    5.157911 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.464293    0.409956    5.130040 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.464293    0.000000    5.130040 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.130040   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.658287   19.091713   library setup time
                                             19.091713   data required time
---------------------------------------------------------------------------------------------
                                             19.091713   data required time
                                             -5.130040   data arrival time
---------------------------------------------------------------------------------------------
                                             13.961674   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    0.594408    0.307248    4.463444 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.594408    0.000000    4.463444 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    0.576361    0.502593    4.966037 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.576361    0.000000    4.966037 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.966037   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.680464   19.069538   library setup time
                                             19.069538   data required time
---------------------------------------------------------------------------------------------
                                             19.069538   data required time
                                             -4.966037   data arrival time
---------------------------------------------------------------------------------------------
                                             14.103501   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.674260    0.000000    5.271304 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    5.369740   -2.369740 (VIOLATED)
_094_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_156_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_157_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_158_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_159_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_160_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_161_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_162_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_163_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_164_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_165_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_166_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_167_/I                                 3.000000    5.369740   -2.369740 (VIOLATED)
_169_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_170_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_171_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_172_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_173_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_174_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_175_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_176_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_177_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_178_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_179_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_180_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_193_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_194_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_195_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_196_/SETN                              3.000000    5.369740   -2.369740 (VIOLATED)
_197_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)
_198_/RN                                3.000000    5.369740   -2.369740 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     31    -21 (VIOLATED)
_198_/Q                                  10     20    -10 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 163 unannotated drivers.
 clk
 ena
 rst_n
 ui_in[0]
 ui_in[1]
 ui_in[2]
 ui_in[3]
 ui_in[4]
 ui_in[5]
 ui_in[6]
 ui_in[7]
 uio_in[0]
 uio_in[1]
 uio_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 _089_/ZN
 _090_/ZN
 _091_/ZN
 _092_/ZN
 _093_/ZN
 _094_/ZN
 _095_/ZN
 _096_/ZN
 _097_/ZN
 _098_/ZN
 _099_/ZN
 _100_/ZN
 _101_/ZN
 _102_/ZN
 _103_/ZN
 _104_/Z
 _105_/ZN
 _106_/Z
 _107_/ZN
 _108_/Z
 _109_/ZN
 _110_/ZN
 _111_/Z
 _112_/ZN
 _113_/ZN
 _114_/Z
 _115_/ZN
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/ZN
 _125_/ZN
 _126_/ZN
 _127_/ZN
 _128_/ZN
 _129_/ZN
 _130_/ZN
 _131_/Z
 _132_/ZN
 _133_/ZN
 _134_/Z
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/ZN
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/Z
 _143_/ZN
 _144_/ZN
 _145_/ZN
 _146_/ZN
 _147_/ZN
 _148_/Z
 _149_/Z
 _150_/Z
 _151_/Z
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/ZN
 _159_/ZN
 _160_/ZN
 _161_/ZN
 _162_/ZN
 _163_/ZN
 _164_/ZN
 _165_/ZN
 _166_/ZN
 _167_/ZN
 _168_/Q
 _169_/Q
 _170_/Q
 _171_/Q
 _172_/Q
 _173_/Q
 _174_/Q
 _175_/Q
 _176_/Q
 _177_/Q
 _178_/Q
 _179_/Q
 _180_/Q
 _181_/Q
 _182_/Q
 _183_/Q
 _184_/Q
 _185_/Q
 _186_/Q
 _187_/Q
 _188_/Q
 _189_/Q
 _190_/Q
 _191_/Q
 _192_/Q
 _193_/Q
 _194_/Q
 _195_/Q
 _196_/Q
 _197_/Q
 _198_/Q
 _199_/Z
 _200_/Z
 _201_/Z
 _202_/ZN
 _203_/ZN
 _204_/ZN
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/ZN
 _214_/ZN
 _215_/ZN
 _216_/ZN
 _217_/ZN
 _218_/ZN
 _219_/ZN
 _220_/ZN
 _221_/ZN
 _222_/ZN
 _223_/ZN
 _224_/ZN
 _225_/ZN
 _226_/ZN
 _227_/ZN
 _228_/ZN
 _229_/ZN
 _230_/ZN
 _231_/ZN
 _232_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 32
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 32
max fanout violation count 2
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 2
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.783576e-04 1.812223e-05 3.769411e-08 3.965175e-04  85.5%
Combinational        5.341935e-05 1.398212e-05 6.534066e-08 6.746681e-05  14.5%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                4.317770e-04 3.210435e-05 1.030347e-07 4.639844e-04 100.0%
                            93.1%         6.9%         0.0%
%OL_METRIC_F power__internal__total 0.0004317770362831652
%OL_METRIC_F power__switching__total 3.210434806533158e-5
%OL_METRIC_F power__leakage__total 1.0303468656047698e-7
%OL_METRIC_F power__total 0.00046398441190831363

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.179877 source latency _169_/CLK ^
-0.179877 target latency _169_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.179877 source latency _169_/CLK ^
-0.179877 target latency _169_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.4672596886112985
nom_ss_125C_4v50: 1.4672596886112985
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 11.531757208872591
nom_ss_125C_4v50: 11.531757208872591
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.467260
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.179877         network latency _169_/CLK
        2.762577 network latency _168_/CLK
---------------
0.179877 2.762577 latency
        2.582700 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.974361         network latency _168_/CLK
        1.974361 network latency _168_/CLK
---------------
1.974361 1.974361 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.110600         network latency _169_/CLK
        0.110600 network latency _169_/CLK
---------------
0.110600 0.110600 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 5.21 fmax = 191.80
%OL_END_REPORT
Writing SDF files for all corners…
