5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd include1.vcd -o include1.cdd -v include1.v -I ./include -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" include1.v 3 23 1
2 1 8 160019 1 0 1008 0 0 1 36 1
2 2 8 f0012 1 0 1004 0 0 1 36 0
2 3 8 b0012 4 1a 108c 1 2 1 34 1102
2 4 8 b000b 3 1 c 0 0 b
2 5 8 b0019 4 19 118c 3 4 1 34 1102
2 6 8 70007 0 1 400 0 0 a
2 7 8 70019 3 35 e 5 6
1 a 5 30008 1 0 0 0 1 33 1002
1 b 6 30008 1 0 0 0 1 33 102
4 7 f 7 7
3 1 main.$u0 "main.$u0" include1.v 0 21 1
