<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1160" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1160{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1160{left:497px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_1160{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1160{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1160{left:341px;bottom:836px;letter-spacing:0.16px;word-spacing:0.49px;}
#t6_1160{left:423px;bottom:836px;}
#t7_1160{left:429px;bottom:836px;letter-spacing:0.12px;}
#t8_1160{left:462px;bottom:836px;letter-spacing:0.21px;}
#t9_1160{left:96px;bottom:809px;letter-spacing:0.13px;word-spacing:0.01px;}
#ta_1160{left:96px;bottom:787px;letter-spacing:0.13px;}
#tb_1160{left:96px;bottom:765px;letter-spacing:0.12px;word-spacing:-0.17px;}
#tc_1160{left:810px;bottom:765px;letter-spacing:-0.17px;}
#td_1160{left:96px;bottom:743px;letter-spacing:-0.18px;word-spacing:-0.01px;}
#te_1160{left:96px;bottom:722px;letter-spacing:-0.19px;word-spacing:0.02px;}
#tf_1160{left:626px;bottom:722px;}
#tg_1160{left:631px;bottom:722px;letter-spacing:-0.2px;word-spacing:0.01px;}
#th_1160{left:96px;bottom:691px;letter-spacing:0.13px;}
#ti_1160{left:96px;bottom:669px;letter-spacing:0.13px;}
#tj_1160{left:96px;bottom:638px;letter-spacing:0.13px;}
#tk_1160{left:96px;bottom:616px;letter-spacing:0.12px;word-spacing:0.01px;}
#tl_1160{left:96px;bottom:594px;letter-spacing:0.12px;word-spacing:-0.38px;}
#tm_1160{left:96px;bottom:572px;letter-spacing:0.13px;word-spacing:-0.16px;}
#tn_1160{left:96px;bottom:550px;letter-spacing:0.13px;}
#to_1160{left:96px;bottom:528px;letter-spacing:0.13px;}
#tp_1160{left:96px;bottom:222px;letter-spacing:0.14px;word-spacing:0.01px;}
#tq_1160{left:96px;bottom:191px;letter-spacing:0.13px;}
#tr_1160{left:124px;bottom:191px;letter-spacing:0.15px;word-spacing:0.75px;}
#ts_1160{left:124px;bottom:170px;letter-spacing:0.08px;}
#tt_1160{left:96px;bottom:139px;letter-spacing:0.13px;}
#tu_1160{left:124px;bottom:139px;letter-spacing:0.15px;word-spacing:6.12px;}
#tv_1160{left:124px;bottom:118px;letter-spacing:0.18px;word-spacing:-0.04px;}
#tw_1160{left:100px;bottom:1026px;letter-spacing:-0.13px;}
#tx_1160{left:824px;bottom:1026px;}
#ty_1160{left:430px;bottom:994px;letter-spacing:-0.13px;}
#tz_1160{left:836.3px;bottom:978px;letter-spacing:-0.16px;}
#t10_1160{left:104px;bottom:924px;letter-spacing:-0.12px;}
#t11_1160{left:181px;bottom:924px;letter-spacing:-0.15px;}
#t12_1160{left:269px;bottom:924px;letter-spacing:-0.12px;}
#t13_1160{left:544px;bottom:933px;letter-spacing:-0.11px;}
#t14_1160{left:544px;bottom:916px;letter-spacing:-0.48px;}
#t15_1160{left:113px;bottom:893px;letter-spacing:-0.13px;}
#t16_1160{left:190px;bottom:893px;}
#t17_1160{left:278px;bottom:893px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_1160{left:553px;bottom:893px;letter-spacing:-0.18px;}
#t19_1160{left:113px;bottom:872px;}
#t1a_1160{left:190px;bottom:872px;letter-spacing:-0.15px;}
#t1b_1160{left:278px;bottom:872px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1c_1160{left:553px;bottom:872px;letter-spacing:-0.14px;}
#t1d_1160{left:233px;bottom:487px;letter-spacing:-0.06px;word-spacing:0.17px;}
#t1e_1160{left:305px;bottom:487px;}
#t1f_1160{left:311px;bottom:487px;letter-spacing:-0.38px;}
#t1g_1160{left:354px;bottom:487px;letter-spacing:0.1px;word-spacing:0.08px;}
#t1h_1160{left:257px;bottom:460px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1i_1160{left:376px;bottom:460px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1j_1160{left:479px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1k_1160{left:596px;bottom:460px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1l_1160{left:266px;bottom:434px;letter-spacing:-0.15px;}
#t1m_1160{left:402px;bottom:434px;letter-spacing:-0.17px;}
#t1n_1160{left:494px;bottom:434px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1o_1160{left:577px;bottom:422px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t1p_1160{left:656px;bottom:434px;letter-spacing:-0.11px;}
#t1q_1160{left:266px;bottom:410px;letter-spacing:-0.15px;}
#t1r_1160{left:402px;bottom:410px;letter-spacing:-0.17px;}
#t1s_1160{left:494px;bottom:410px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1t_1160{left:655px;bottom:410px;letter-spacing:-0.14px;}
#t1u_1160{left:266px;bottom:386px;letter-spacing:-0.15px;}
#t1v_1160{left:402px;bottom:386px;letter-spacing:-0.17px;}
#t1w_1160{left:494px;bottom:386px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1x_1160{left:577px;bottom:374px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t1y_1160{left:656px;bottom:386px;letter-spacing:-0.11px;}
#t1z_1160{left:266px;bottom:361px;letter-spacing:-0.15px;}
#t20_1160{left:402px;bottom:361px;letter-spacing:-0.17px;}
#t21_1160{left:494px;bottom:361px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t22_1160{left:655px;bottom:361px;letter-spacing:-0.14px;}
#t23_1160{left:297px;bottom:337px;}
#t24_1160{left:415px;bottom:337px;}
#t25_1160{left:511px;bottom:337px;}
#t26_1160{left:592px;bottom:337px;}
#t27_1160{left:666px;bottom:337px;}
#t28_1160{left:297px;bottom:313px;}
#t29_1160{left:415px;bottom:313px;}
#t2a_1160{left:511px;bottom:313px;}
#t2b_1160{left:592px;bottom:313px;}
#t2c_1160{left:666px;bottom:313px;}
#t2d_1160{left:266px;bottom:288px;letter-spacing:-0.15px;}
#t2e_1160{left:398px;bottom:288px;letter-spacing:-0.13px;}
#t2f_1160{left:494px;bottom:288px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t2g_1160{left:570px;bottom:276px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2h_1160{left:656px;bottom:288px;letter-spacing:-0.11px;}
#t2i_1160{left:259px;bottom:264px;letter-spacing:-0.15px;}
#t2j_1160{left:391px;bottom:264px;letter-spacing:-0.15px;}
#t2k_1160{left:487px;bottom:264px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t2l_1160{left:655px;bottom:264px;letter-spacing:-0.14px;}
#t2m_1160{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1160{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1160{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1160{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1160{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s5_1160{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1160{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_1160{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s8_1160{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_1160{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_1160{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1160" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1160Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1160" style="-webkit-user-select: none;"><object width="935" height="1210" data="1160/1160.svg" type="image/svg+xml" id="pdf1160" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1160" class="t s1_1160">705 </span><span id="t2_1160" class="t s2_1160">Platform Quality of Service (PQOS) Extension </span>
<span id="t3_1160" class="t s1_1160">AMD64 Technology </span><span id="t4_1160" class="t s1_1160">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1160" class="t s3_1160">Figure 19</span><span id="t6_1160" class="t s4_1160">-</span><span id="t7_1160" class="t s3_1160">9. </span><span id="t8_1160" class="t s3_1160">L3_QOS_CFG1 </span>
<span id="t9_1160" class="t s5_1160">When CDP is enabled, the L3_MASK_n registers operate in pairs, and each pair is associated with a </span>
<span id="ta_1160" class="t s5_1160">single COS. The lower-numbered register in the pair is used to specify the cache allocation mask for </span>
<span id="tb_1160" class="t s5_1160">data accesses and the upper register of the pair is used to specify the mask for instruction fetches. </span><span id="tc_1160" class="t s5_1160">For </span>
<span id="td_1160" class="t s5_1160">a given COS, the data allocation mask will be specified in MSR C90 + (2*COS) while the instruction </span>
<span id="te_1160" class="t s5_1160">allocation mask will be specified by MSR C90 + (2*COS+1). See Table 19</span><span id="tf_1160" class="t s6_1160">-</span><span id="tg_1160" class="t s5_1160">11 below. </span>
<span id="th_1160" class="t s5_1160">Note that enabling CDP reduces the effective number of unique COS values by half. Specifying a </span>
<span id="ti_1160" class="t s5_1160">COS outside of the valid range will result in undefined behavior. </span>
<span id="tj_1160" class="t s5_1160">The interpretation of the L3_MASK registers is the same with CAT; the difference is that with CDP </span>
<span id="tk_1160" class="t s5_1160">enabled, the mask to be applied is selected based on whether the line is accessed as an instruction or </span>
<span id="tl_1160" class="t s5_1160">data fetch. Similar to the behavior with CDP disabled, if a line is accessed as both code and data, then </span>
<span id="tm_1160" class="t s5_1160">the line may be allocated using either mask register and be counted against that allocation limit. Also </span>
<span id="tn_1160" class="t s5_1160">similar to the case with CDP disabled, software may not assume that cache lines will necessarily be </span>
<span id="to_1160" class="t s5_1160">associated with the code or data mask register with which they were most recently accessed. </span>
<span id="tp_1160" class="t s5_1160">Software should observe the following sequence when enabling or disabling CDP mode: </span>
<span id="tq_1160" class="t s5_1160">1. </span><span id="tr_1160" class="t s5_1160">Ensure that all bits of the QOS Allocation mask for each COS (L3_MASK_&lt;COS&gt;[MASK] are </span>
<span id="ts_1160" class="t s5_1160">set. </span>
<span id="tt_1160" class="t s5_1160">2. </span><span id="tu_1160" class="t s5_1160">Ensure that the QOS Bandwidth enforcement limit for each COS is set to “No Limit”. </span>
<span id="tv_1160" class="t s5_1160">(L3QOS_BW_CONTROL_&lt;COS&gt;[U] = 1) </span>
<span id="tw_1160" class="t s7_1160">63 </span><span id="tx_1160" class="t s7_1160">0 </span>
<span id="ty_1160" class="t s7_1160">Reserved </span>
<span id="tz_1160" class="t m0_1160 s7_1160">CDP_En </span>
<span id="t10_1160" class="t s8_1160">Bits </span><span id="t11_1160" class="t s8_1160">Mnemonic </span><span id="t12_1160" class="t s8_1160">Description </span>
<span id="t13_1160" class="t s8_1160">Access </span>
<span id="t14_1160" class="t s8_1160">Type </span>
<span id="t15_1160" class="t s7_1160">63:1 </span><span id="t16_1160" class="t s7_1160">– </span><span id="t17_1160" class="t s7_1160">Reserved, read as zero </span><span id="t18_1160" class="t s7_1160">RAZ </span>
<span id="t19_1160" class="t s7_1160">0 </span><span id="t1a_1160" class="t s7_1160">CDP_En </span><span id="t1b_1160" class="t s7_1160">CDP Enable </span><span id="t1c_1160" class="t s7_1160">R/W </span>
<span id="t1d_1160" class="t s3_1160">Table 19</span><span id="t1e_1160" class="t s4_1160">-</span><span id="t1f_1160" class="t s3_1160">11. </span><span id="t1g_1160" class="t s3_1160">CAT vs. CDP L3 Mask Register Usage </span>
<span id="t1h_1160" class="t s8_1160">Mask Register </span><span id="t1i_1160" class="t s8_1160">MSR Address </span><span id="t1j_1160" class="t s8_1160">CAT Usage </span><span id="t1k_1160" class="t s8_1160">CDP Usage </span>
<span id="t1l_1160" class="t s7_1160">L3_Mask_0 </span><span id="t1m_1160" class="t s7_1160">C90h </span><span id="t1n_1160" class="t s7_1160">COS 0 </span>
<span id="t1o_1160" class="t s7_1160">COS 0 </span>
<span id="t1p_1160" class="t s7_1160">data </span>
<span id="t1q_1160" class="t s7_1160">L3_Mask_1 </span><span id="t1r_1160" class="t s7_1160">C91h </span><span id="t1s_1160" class="t s7_1160">COS 1 </span><span id="t1t_1160" class="t s7_1160">code </span>
<span id="t1u_1160" class="t s7_1160">L3_Mask_2 </span><span id="t1v_1160" class="t s7_1160">C92h </span><span id="t1w_1160" class="t s7_1160">COS 2 </span>
<span id="t1x_1160" class="t s7_1160">COS 1 </span>
<span id="t1y_1160" class="t s7_1160">data </span>
<span id="t1z_1160" class="t s7_1160">L3_Mask_3 </span><span id="t20_1160" class="t s7_1160">C93h </span><span id="t21_1160" class="t s7_1160">COS 3 </span><span id="t22_1160" class="t s7_1160">code </span>
<span id="t23_1160" class="t s7_1160">. </span><span id="t24_1160" class="t s7_1160">. </span><span id="t25_1160" class="t s7_1160">. </span><span id="t26_1160" class="t s7_1160">. </span><span id="t27_1160" class="t s7_1160">. </span>
<span id="t28_1160" class="t s7_1160">. </span><span id="t29_1160" class="t s7_1160">. </span><span id="t2a_1160" class="t s7_1160">. </span><span id="t2b_1160" class="t s7_1160">. </span><span id="t2c_1160" class="t s7_1160">. </span>
<span id="t2d_1160" class="t s7_1160">L3_Mask_n </span><span id="t2e_1160" class="t s7_1160">C90+n </span><span id="t2f_1160" class="t s7_1160">COS n </span>
<span id="t2g_1160" class="t s7_1160">COS n/2 </span>
<span id="t2h_1160" class="t s7_1160">data </span>
<span id="t2i_1160" class="t s7_1160">L3_Mask_n+1 </span><span id="t2j_1160" class="t s7_1160">C90+n+1 </span><span id="t2k_1160" class="t s7_1160">COS n+1 </span><span id="t2l_1160" class="t s7_1160">code </span>
<span id="t2m_1160" class="t s9_1160">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
