#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd89830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd899c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd7c2d0 .functor NOT 1, L_0xdd87b0, C4<0>, C4<0>, C4<0>;
L_0xdd8590 .functor XOR 2, L_0xdd8430, L_0xdd84f0, C4<00>, C4<00>;
L_0xdd86a0 .functor XOR 2, L_0xdd8590, L_0xdd8600, C4<00>, C4<00>;
v0xdd3c20_0 .net *"_ivl_10", 1 0, L_0xdd8600;  1 drivers
v0xdd3d20_0 .net *"_ivl_12", 1 0, L_0xdd86a0;  1 drivers
v0xdd3e00_0 .net *"_ivl_2", 1 0, L_0xdd6f40;  1 drivers
v0xdd3ec0_0 .net *"_ivl_4", 1 0, L_0xdd8430;  1 drivers
v0xdd3fa0_0 .net *"_ivl_6", 1 0, L_0xdd84f0;  1 drivers
v0xdd40d0_0 .net *"_ivl_8", 1 0, L_0xdd8590;  1 drivers
v0xdd41b0_0 .net "a", 0 0, v0xdd0ab0_0;  1 drivers
v0xdd4250_0 .net "b", 0 0, v0xdd0b50_0;  1 drivers
v0xdd42f0_0 .net "c", 0 0, v0xdd0bf0_0;  1 drivers
v0xdd4390_0 .var "clk", 0 0;
v0xdd4430_0 .net "d", 0 0, v0xdd0d30_0;  1 drivers
v0xdd44d0_0 .net "out_pos_dut", 0 0, L_0xdd8190;  1 drivers
v0xdd4570_0 .net "out_pos_ref", 0 0, L_0xdd5aa0;  1 drivers
v0xdd4610_0 .net "out_sop_dut", 0 0, L_0xdd70f0;  1 drivers
v0xdd46b0_0 .net "out_sop_ref", 0 0, L_0xdab260;  1 drivers
v0xdd4750_0 .var/2u "stats1", 223 0;
v0xdd47f0_0 .var/2u "strobe", 0 0;
v0xdd4890_0 .net "tb_match", 0 0, L_0xdd87b0;  1 drivers
v0xdd4960_0 .net "tb_mismatch", 0 0, L_0xd7c2d0;  1 drivers
v0xdd4a00_0 .net "wavedrom_enable", 0 0, v0xdd1000_0;  1 drivers
v0xdd4ad0_0 .net "wavedrom_title", 511 0, v0xdd10a0_0;  1 drivers
L_0xdd6f40 .concat [ 1 1 0 0], L_0xdd5aa0, L_0xdab260;
L_0xdd8430 .concat [ 1 1 0 0], L_0xdd5aa0, L_0xdab260;
L_0xdd84f0 .concat [ 1 1 0 0], L_0xdd8190, L_0xdd70f0;
L_0xdd8600 .concat [ 1 1 0 0], L_0xdd5aa0, L_0xdab260;
L_0xdd87b0 .cmp/eeq 2, L_0xdd6f40, L_0xdd86a0;
S_0xd89b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd899c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd7c6b0 .functor AND 1, v0xdd0bf0_0, v0xdd0d30_0, C4<1>, C4<1>;
L_0xd7ca90 .functor NOT 1, v0xdd0ab0_0, C4<0>, C4<0>, C4<0>;
L_0xd7ce70 .functor NOT 1, v0xdd0b50_0, C4<0>, C4<0>, C4<0>;
L_0xd7d0f0 .functor AND 1, L_0xd7ca90, L_0xd7ce70, C4<1>, C4<1>;
L_0xd94450 .functor AND 1, L_0xd7d0f0, v0xdd0bf0_0, C4<1>, C4<1>;
L_0xdab260 .functor OR 1, L_0xd7c6b0, L_0xd94450, C4<0>, C4<0>;
L_0xdd4f20 .functor NOT 1, v0xdd0b50_0, C4<0>, C4<0>, C4<0>;
L_0xdd4f90 .functor OR 1, L_0xdd4f20, v0xdd0d30_0, C4<0>, C4<0>;
L_0xdd50a0 .functor AND 1, v0xdd0bf0_0, L_0xdd4f90, C4<1>, C4<1>;
L_0xdd5160 .functor NOT 1, v0xdd0ab0_0, C4<0>, C4<0>, C4<0>;
L_0xdd5230 .functor OR 1, L_0xdd5160, v0xdd0b50_0, C4<0>, C4<0>;
L_0xdd52a0 .functor AND 1, L_0xdd50a0, L_0xdd5230, C4<1>, C4<1>;
L_0xdd5420 .functor NOT 1, v0xdd0b50_0, C4<0>, C4<0>, C4<0>;
L_0xdd5490 .functor OR 1, L_0xdd5420, v0xdd0d30_0, C4<0>, C4<0>;
L_0xdd53b0 .functor AND 1, v0xdd0bf0_0, L_0xdd5490, C4<1>, C4<1>;
L_0xdd5620 .functor NOT 1, v0xdd0ab0_0, C4<0>, C4<0>, C4<0>;
L_0xdd5720 .functor OR 1, L_0xdd5620, v0xdd0d30_0, C4<0>, C4<0>;
L_0xdd57e0 .functor AND 1, L_0xdd53b0, L_0xdd5720, C4<1>, C4<1>;
L_0xdd5990 .functor XNOR 1, L_0xdd52a0, L_0xdd57e0, C4<0>, C4<0>;
v0xd7bc00_0 .net *"_ivl_0", 0 0, L_0xd7c6b0;  1 drivers
v0xd7c000_0 .net *"_ivl_12", 0 0, L_0xdd4f20;  1 drivers
v0xd7c3e0_0 .net *"_ivl_14", 0 0, L_0xdd4f90;  1 drivers
v0xd7c7c0_0 .net *"_ivl_16", 0 0, L_0xdd50a0;  1 drivers
v0xd7cba0_0 .net *"_ivl_18", 0 0, L_0xdd5160;  1 drivers
v0xd7cf80_0 .net *"_ivl_2", 0 0, L_0xd7ca90;  1 drivers
v0xd7d200_0 .net *"_ivl_20", 0 0, L_0xdd5230;  1 drivers
v0xdcf020_0 .net *"_ivl_24", 0 0, L_0xdd5420;  1 drivers
v0xdcf100_0 .net *"_ivl_26", 0 0, L_0xdd5490;  1 drivers
v0xdcf1e0_0 .net *"_ivl_28", 0 0, L_0xdd53b0;  1 drivers
v0xdcf2c0_0 .net *"_ivl_30", 0 0, L_0xdd5620;  1 drivers
v0xdcf3a0_0 .net *"_ivl_32", 0 0, L_0xdd5720;  1 drivers
v0xdcf480_0 .net *"_ivl_36", 0 0, L_0xdd5990;  1 drivers
L_0x7fe4b9ed4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdcf540_0 .net *"_ivl_38", 0 0, L_0x7fe4b9ed4018;  1 drivers
v0xdcf620_0 .net *"_ivl_4", 0 0, L_0xd7ce70;  1 drivers
v0xdcf700_0 .net *"_ivl_6", 0 0, L_0xd7d0f0;  1 drivers
v0xdcf7e0_0 .net *"_ivl_8", 0 0, L_0xd94450;  1 drivers
v0xdcf8c0_0 .net "a", 0 0, v0xdd0ab0_0;  alias, 1 drivers
v0xdcf980_0 .net "b", 0 0, v0xdd0b50_0;  alias, 1 drivers
v0xdcfa40_0 .net "c", 0 0, v0xdd0bf0_0;  alias, 1 drivers
v0xdcfb00_0 .net "d", 0 0, v0xdd0d30_0;  alias, 1 drivers
v0xdcfbc0_0 .net "out_pos", 0 0, L_0xdd5aa0;  alias, 1 drivers
v0xdcfc80_0 .net "out_sop", 0 0, L_0xdab260;  alias, 1 drivers
v0xdcfd40_0 .net "pos0", 0 0, L_0xdd52a0;  1 drivers
v0xdcfe00_0 .net "pos1", 0 0, L_0xdd57e0;  1 drivers
L_0xdd5aa0 .functor MUXZ 1, L_0x7fe4b9ed4018, L_0xdd52a0, L_0xdd5990, C4<>;
S_0xdcff80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd899c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xdd0ab0_0 .var "a", 0 0;
v0xdd0b50_0 .var "b", 0 0;
v0xdd0bf0_0 .var "c", 0 0;
v0xdd0c90_0 .net "clk", 0 0, v0xdd4390_0;  1 drivers
v0xdd0d30_0 .var "d", 0 0;
v0xdd0e20_0 .var/2u "fail", 0 0;
v0xdd0ec0_0 .var/2u "fail1", 0 0;
v0xdd0f60_0 .net "tb_match", 0 0, L_0xdd87b0;  alias, 1 drivers
v0xdd1000_0 .var "wavedrom_enable", 0 0;
v0xdd10a0_0 .var "wavedrom_title", 511 0;
E_0xd881a0/0 .event negedge, v0xdd0c90_0;
E_0xd881a0/1 .event posedge, v0xdd0c90_0;
E_0xd881a0 .event/or E_0xd881a0/0, E_0xd881a0/1;
S_0xdd02b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xdcff80;
 .timescale -12 -12;
v0xdd04f0_0 .var/2s "i", 31 0;
E_0xd88040 .event posedge, v0xdd0c90_0;
S_0xdd05f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xdcff80;
 .timescale -12 -12;
v0xdd07f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdd08d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xdcff80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdd1280 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd899c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdd5c50 .functor NOT 1, v0xdd0ab0_0, C4<0>, C4<0>, C4<0>;
L_0xdd5ce0 .functor NOT 1, v0xdd0b50_0, C4<0>, C4<0>, C4<0>;
L_0xdd5e80 .functor AND 1, L_0xdd5c50, L_0xdd5ce0, C4<1>, C4<1>;
L_0xdd5f90 .functor NOT 1, v0xdd0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xdd6140 .functor AND 1, L_0xdd5e80, L_0xdd5f90, C4<1>, C4<1>;
L_0xdd6250 .functor AND 1, L_0xdd6140, v0xdd0d30_0, C4<1>, C4<1>;
L_0xdd6460 .functor NOT 1, v0xdd0ab0_0, C4<0>, C4<0>, C4<0>;
L_0xdd65e0 .functor NOT 1, v0xdd0b50_0, C4<0>, C4<0>, C4<0>;
L_0xdd66a0 .functor AND 1, L_0xdd6460, L_0xdd65e0, C4<1>, C4<1>;
L_0xdd67b0 .functor AND 1, L_0xdd66a0, v0xdd0bf0_0, C4<1>, C4<1>;
L_0xdd68d0 .functor NOT 1, v0xdd0d30_0, C4<0>, C4<0>, C4<0>;
L_0xdd6940 .functor AND 1, L_0xdd67b0, L_0xdd68d0, C4<1>, C4<1>;
L_0xdd6a70 .functor OR 1, L_0xdd6250, L_0xdd6940, C4<0>, C4<0>;
L_0xdd6b80 .functor NOT 1, v0xdd0ab0_0, C4<0>, C4<0>, C4<0>;
L_0xdd6a00 .functor AND 1, L_0xdd6b80, v0xdd0b50_0, C4<1>, C4<1>;
L_0xdd6cc0 .functor NOT 1, v0xdd0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xdd6dc0 .functor AND 1, L_0xdd6a00, L_0xdd6cc0, C4<1>, C4<1>;
L_0xdd6ed0 .functor NOT 1, v0xdd0d30_0, C4<0>, C4<0>, C4<0>;
L_0xdd6fe0 .functor AND 1, L_0xdd6dc0, L_0xdd6ed0, C4<1>, C4<1>;
L_0xdd70f0 .functor OR 1, L_0xdd6a70, L_0xdd6fe0, C4<0>, C4<0>;
L_0xdd7300 .functor OR 1, v0xdd0ab0_0, v0xdd0b50_0, C4<0>, C4<0>;
L_0xdd7370 .functor OR 1, L_0xdd7300, v0xdd0bf0_0, C4<0>, C4<0>;
L_0xdd74f0 .functor NOT 1, v0xdd0d30_0, C4<0>, C4<0>, C4<0>;
L_0xdd7560 .functor OR 1, L_0xdd7370, L_0xdd74f0, C4<0>, C4<0>;
L_0xdd7740 .functor OR 1, v0xdd0ab0_0, v0xdd0b50_0, C4<0>, C4<0>;
L_0xdd77b0 .functor NOT 1, v0xdd0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xdd7900 .functor OR 1, L_0xdd7740, L_0xdd77b0, C4<0>, C4<0>;
L_0xdd7a10 .functor OR 1, L_0xdd7900, v0xdd0d30_0, C4<0>, C4<0>;
L_0xdd7bc0 .functor AND 1, L_0xdd7560, L_0xdd7a10, C4<1>, C4<1>;
L_0xdd7cd0 .functor NOT 1, v0xdd0b50_0, C4<0>, C4<0>, C4<0>;
L_0xdd7e40 .functor OR 1, v0xdd0ab0_0, L_0xdd7cd0, C4<0>, C4<0>;
L_0xdd7f00 .functor OR 1, L_0xdd7e40, v0xdd0bf0_0, C4<0>, C4<0>;
L_0xdd80d0 .functor OR 1, L_0xdd7f00, v0xdd0d30_0, C4<0>, C4<0>;
L_0xdd8190 .functor AND 1, L_0xdd7bc0, L_0xdd80d0, C4<1>, C4<1>;
v0xdd1440_0 .net *"_ivl_0", 0 0, L_0xdd5c50;  1 drivers
v0xdd1520_0 .net *"_ivl_10", 0 0, L_0xdd6250;  1 drivers
v0xdd1600_0 .net *"_ivl_12", 0 0, L_0xdd6460;  1 drivers
v0xdd16f0_0 .net *"_ivl_14", 0 0, L_0xdd65e0;  1 drivers
v0xdd17d0_0 .net *"_ivl_16", 0 0, L_0xdd66a0;  1 drivers
v0xdd1900_0 .net *"_ivl_18", 0 0, L_0xdd67b0;  1 drivers
v0xdd19e0_0 .net *"_ivl_2", 0 0, L_0xdd5ce0;  1 drivers
v0xdd1ac0_0 .net *"_ivl_20", 0 0, L_0xdd68d0;  1 drivers
v0xdd1ba0_0 .net *"_ivl_22", 0 0, L_0xdd6940;  1 drivers
v0xdd1d10_0 .net *"_ivl_24", 0 0, L_0xdd6a70;  1 drivers
v0xdd1df0_0 .net *"_ivl_26", 0 0, L_0xdd6b80;  1 drivers
v0xdd1ed0_0 .net *"_ivl_28", 0 0, L_0xdd6a00;  1 drivers
v0xdd1fb0_0 .net *"_ivl_30", 0 0, L_0xdd6cc0;  1 drivers
v0xdd2090_0 .net *"_ivl_32", 0 0, L_0xdd6dc0;  1 drivers
v0xdd2170_0 .net *"_ivl_34", 0 0, L_0xdd6ed0;  1 drivers
v0xdd2250_0 .net *"_ivl_36", 0 0, L_0xdd6fe0;  1 drivers
v0xdd2330_0 .net *"_ivl_4", 0 0, L_0xdd5e80;  1 drivers
v0xdd2520_0 .net *"_ivl_40", 0 0, L_0xdd7300;  1 drivers
v0xdd2600_0 .net *"_ivl_42", 0 0, L_0xdd7370;  1 drivers
v0xdd26e0_0 .net *"_ivl_44", 0 0, L_0xdd74f0;  1 drivers
v0xdd27c0_0 .net *"_ivl_46", 0 0, L_0xdd7560;  1 drivers
v0xdd28a0_0 .net *"_ivl_48", 0 0, L_0xdd7740;  1 drivers
v0xdd2980_0 .net *"_ivl_50", 0 0, L_0xdd77b0;  1 drivers
v0xdd2a60_0 .net *"_ivl_52", 0 0, L_0xdd7900;  1 drivers
v0xdd2b40_0 .net *"_ivl_54", 0 0, L_0xdd7a10;  1 drivers
v0xdd2c20_0 .net *"_ivl_56", 0 0, L_0xdd7bc0;  1 drivers
v0xdd2d00_0 .net *"_ivl_58", 0 0, L_0xdd7cd0;  1 drivers
v0xdd2de0_0 .net *"_ivl_6", 0 0, L_0xdd5f90;  1 drivers
v0xdd2ec0_0 .net *"_ivl_60", 0 0, L_0xdd7e40;  1 drivers
v0xdd2fa0_0 .net *"_ivl_62", 0 0, L_0xdd7f00;  1 drivers
v0xdd3080_0 .net *"_ivl_64", 0 0, L_0xdd80d0;  1 drivers
v0xdd3160_0 .net *"_ivl_8", 0 0, L_0xdd6140;  1 drivers
v0xdd3240_0 .net "a", 0 0, v0xdd0ab0_0;  alias, 1 drivers
v0xdd34f0_0 .net "b", 0 0, v0xdd0b50_0;  alias, 1 drivers
v0xdd35e0_0 .net "c", 0 0, v0xdd0bf0_0;  alias, 1 drivers
v0xdd36d0_0 .net "d", 0 0, v0xdd0d30_0;  alias, 1 drivers
v0xdd37c0_0 .net "out_pos", 0 0, L_0xdd8190;  alias, 1 drivers
v0xdd3880_0 .net "out_sop", 0 0, L_0xdd70f0;  alias, 1 drivers
S_0xdd3a00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd899c0;
 .timescale -12 -12;
E_0xd719f0 .event anyedge, v0xdd47f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdd47f0_0;
    %nor/r;
    %assign/vec4 v0xdd47f0_0, 0;
    %wait E_0xd719f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdcff80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd0ec0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xdcff80;
T_4 ;
    %wait E_0xd881a0;
    %load/vec4 v0xdd0f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdd0e20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xdcff80;
T_5 ;
    %wait E_0xd88040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %wait E_0xd88040;
    %load/vec4 v0xdd0e20_0;
    %store/vec4 v0xdd0ec0_0, 0, 1;
    %fork t_1, S_0xdd02b0;
    %jmp t_0;
    .scope S_0xdd02b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdd04f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xdd04f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd88040;
    %load/vec4 v0xdd04f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd04f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xdd04f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xdcff80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd881a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdd0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdd0b50_0, 0;
    %assign/vec4 v0xdd0ab0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xdd0e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xdd0ec0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd899c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd4390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd47f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd899c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xdd4390_0;
    %inv;
    %store/vec4 v0xdd4390_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd899c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdd0c90_0, v0xdd4960_0, v0xdd41b0_0, v0xdd4250_0, v0xdd42f0_0, v0xdd4430_0, v0xdd46b0_0, v0xdd4610_0, v0xdd4570_0, v0xdd44d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd899c0;
T_9 ;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd899c0;
T_10 ;
    %wait E_0xd881a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd4750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4750_0, 4, 32;
    %load/vec4 v0xdd4890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd4750_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4750_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xdd46b0_0;
    %load/vec4 v0xdd46b0_0;
    %load/vec4 v0xdd4610_0;
    %xor;
    %load/vec4 v0xdd46b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4750_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4750_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xdd4570_0;
    %load/vec4 v0xdd4570_0;
    %load/vec4 v0xdd44d0_0;
    %xor;
    %load/vec4 v0xdd4570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4750_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xdd4750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4750_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response10/top_module.sv";
