Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu May 20 22:35:51 2021
| Host         : VM2639-zhou-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_proj_timing_summary_routed.rpt -pb cpu_proj_timing_summary_routed.pb -rpx cpu_proj_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_proj
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1055 register/latch pins with no clock driven by root clock pin: pdu_inst/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.689        0.000                      0                   42        0.191        0.000                      0                   42        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.689        0.000                      0                   42        0.191        0.000                      0                   42        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 pdu_inst/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.828ns (19.414%)  route 3.437ns (80.586%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.815     5.418    pdu_inst/CLK
    SLICE_X13Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDCE (Prop_fdce_C_Q)         0.456     5.874 r  pdu_inst/cnt_ah_plr_reg[0]/Q
                         net (fo=45, routed)          1.913     7.787    pdu_inst/cnt_ah_plr_reg[0]_0
    SLICE_X1Y144         LUT2 (Prop_lut2_I0_O)        0.124     7.911 r  pdu_inst/cnt_al_plr[2]_i_4/O
                         net (fo=7, routed)           1.091     9.002    pdu_inst/cnt_al_plr[2]_i_4_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I1_O)        0.124     9.126 r  pdu_inst/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.433     9.559    pdu_inst/cnt_al_plr[2]_i_2_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I0_O)        0.124     9.683 r  pdu_inst/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.683    pdu_inst/cnt_al_plr[2]_i_1_n_0
    SLICE_X11Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.687    15.109    pdu_inst/CLK
    SLICE_X11Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[2]/C
                         clock pessimism              0.268    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X11Y151        FDCE (Setup_fdce_C_D)        0.029    15.371    pdu_inst/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.356%)  route 2.255ns (74.645%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          1.268     7.019    pdu_inst/step_r
    SLICE_X13Y151        LUT2 (Prop_lut2_I0_O)        0.124     7.143 f  pdu_inst/check_r[1]_i_2/O
                         net (fo=5, routed)           0.317     7.459    pdu_inst/check_r[1]_i_2_n_0
    SLICE_X15Y151        LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  pdu_inst/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.671     8.254    pdu_inst/p_0_in[2]
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.683    15.105    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/C
                         clock pessimism              0.188    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X16Y151        FDCE (Setup_fdce_C_D)       -0.081    15.177    pdu_inst/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.766ns (25.701%)  route 2.214ns (74.299%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          1.268     7.019    pdu_inst/step_r
    SLICE_X13Y151        LUT2 (Prop_lut2_I0_O)        0.124     7.143 f  pdu_inst/check_r[1]_i_2/O
                         net (fo=5, routed)           0.615     7.757    pdu_inst/check_r[1]_i_2_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.881 r  pdu_inst/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.332     8.214    pdu_inst/cnt_al_plr[1]_i_1_n_0
    SLICE_X14Y152        FDCE                                         r  pdu_inst/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.686    15.108    pdu_inst/CLK
    SLICE_X14Y152        FDCE                                         r  pdu_inst/cnt_al_plr_reg[1]/C
                         clock pessimism              0.188    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X14Y152        FDCE (Setup_fdce_C_D)       -0.031    15.230    pdu_inst/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 pdu_inst/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.937ns (33.761%)  route 1.838ns (66.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.814     5.417    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDCE (Prop_fdce_C_Q)         0.456     5.873 r  pdu_inst/cnt_m_rf_reg[2]/Q
                         net (fo=169, routed)         1.134     7.006    pdu_inst/dpra[2]
    SLICE_X15Y151        LUT5 (Prop_lut5_I4_O)        0.154     7.160 r  pdu_inst/cnt_m_rf[4]_i_3/O
                         net (fo=2, routed)           0.323     7.483    pdu_inst/cnt_m_rf[4]_i_3_n_0
    SLICE_X16Y151        LUT6 (Prop_lut6_I1_O)        0.327     7.810 r  pdu_inst/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.382     8.192    pdu_inst/p_0_in[4]
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.683    15.105    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/C
                         clock pessimism              0.311    15.417    
                         clock uncertainty           -0.035    15.381    
    SLICE_X16Y151        FDCE (Setup_fdce_C_D)       -0.058    15.323    pdu_inst/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.642ns (23.974%)  route 2.036ns (76.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           1.532     7.283    pdu_inst/Q[0]
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.504     7.911    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X17Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.683    15.105    pdu_inst/CLK
    SLICE_X17Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[0]/C
                         clock pessimism              0.188    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X17Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.053    pdu_inst/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.642ns (24.139%)  route 2.018ns (75.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           1.532     7.283    pdu_inst/Q[0]
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.486     7.893    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.683    15.105    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/C
                         clock pessimism              0.188    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X16Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.053    pdu_inst/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.642ns (24.139%)  route 2.018ns (75.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           1.532     7.283    pdu_inst/Q[0]
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.486     7.893    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.683    15.105    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/C
                         clock pessimism              0.188    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X16Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.053    pdu_inst/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.642ns (24.139%)  route 2.018ns (75.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           1.532     7.283    pdu_inst/Q[0]
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.486     7.893    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.683    15.105    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[3]/C
                         clock pessimism              0.188    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X16Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.053    pdu_inst/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.642ns (24.139%)  route 2.018ns (75.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           1.532     7.283    pdu_inst/Q[0]
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.486     7.893    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.683    15.105    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/C
                         clock pessimism              0.188    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X16Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.053    pdu_inst/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.766ns (27.177%)  route 2.053ns (72.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.233    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          1.268     7.019    pdu_inst/step_r
    SLICE_X13Y151        LUT2 (Prop_lut2_I0_O)        0.124     7.143 f  pdu_inst/check_r[1]_i_2/O
                         net (fo=5, routed)           0.785     7.928    pdu_inst/check_r[1]_i_2_n_0
    SLICE_X15Y151        LUT6 (Prop_lut6_I3_O)        0.124     8.052 r  pdu_inst/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.052    pdu_inst/check_r[1]_i_1_n_0
    SLICE_X15Y151        FDCE                                         r  pdu_inst/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.686    15.108    pdu_inst/CLK
    SLICE_X15Y151        FDCE                                         r  pdu_inst/check_r_reg[1]/C
                         clock pessimism              0.188    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X15Y151        FDCE (Setup_fdce_C_D)        0.029    15.290    pdu_inst/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  7.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pdu_inst/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.651     1.571    pdu_inst/CLK
    SLICE_X17Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDCE (Prop_fdce_C_Q)         0.141     1.712 r  pdu_inst/cnt_m_rf_reg[0]/Q
                         net (fo=169, routed)         0.109     1.821    pdu_inst/dpra[0]
    SLICE_X16Y151        LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  pdu_inst/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    pdu_inst/p_0_in[1]
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X16Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.508     1.584    
    SLICE_X16Y151        FDCE (Hold_fdce_C_D)         0.091     1.675    pdu_inst/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.100%)  route 0.442ns (67.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.570     1.489    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          0.442     2.096    pdu_inst/step_r
    SLICE_X16Y150        LUT4 (Prop_lut4_I3_O)        0.045     2.141 r  pdu_inst/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     2.141    pdu_inst/clk_cpu_r_i_1_n_0
    SLICE_X16Y150        FDCE                                         r  pdu_inst/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X16Y150        FDCE                                         r  pdu_inst/clk_cpu_r_reg/C
                         clock pessimism             -0.250     1.842    
    SLICE_X16Y150        FDCE (Hold_fdce_C_D)         0.091     1.933    pdu_inst/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.208ns (30.696%)  route 0.470ns (69.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.570     1.489    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           0.470     2.123    pdu_inst/Q[0]
    SLICE_X13Y151        LUT5 (Prop_lut5_I3_O)        0.044     2.167 r  pdu_inst/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.167    pdu_inst/cnt_al_plr[0]_i_1_n_0
    SLICE_X13Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X13Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[0]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X13Y151        FDCE (Hold_fdce_C_D)         0.105     1.947    pdu_inst/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/in_2r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.288%)  route 0.485ns (74.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.570     1.489    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           0.485     2.138    pdu_inst/Q[0]
    SLICE_X14Y151        FDRE                                         r  pdu_inst/in_2r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X14Y151        FDRE                                         r  pdu_inst/in_2r_reg[0]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X14Y151        FDRE (Hold_fdre_C_D)         0.059     1.901    pdu_inst/in_2r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.164ns (25.491%)  route 0.479ns (74.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.570     1.489    pdu_inst/CLK
    SLICE_X12Y149        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          0.479     2.133    pdu_inst/step_r
    SLICE_X12Y150        FDRE                                         r  pdu_inst/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X12Y150        FDRE                                         r  pdu_inst/step_2r_reg/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.052     1.894    pdu_inst/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 pdu_inst/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.089%)  route 0.145ns (40.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.652     1.572    pdu_inst/CLK
    SLICE_X12Y150        FDRE                                         r  pdu_inst/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.164     1.736 f  pdu_inst/run_r_reg/Q
                         net (fo=3, routed)           0.145     1.881    pdu_inst/run_r
    SLICE_X15Y151        LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  pdu_inst/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.926    pdu_inst/check_r[1]_i_1_n_0
    SLICE_X15Y151        FDCE                                         r  pdu_inst/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X15Y151        FDCE                                         r  pdu_inst/check_r_reg[1]/C
                         clock pessimism             -0.504     1.588    
    SLICE_X15Y151        FDCE (Hold_fdce_C_D)         0.091     1.679    pdu_inst/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pdu_inst/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.656%)  route 0.147ns (41.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.652     1.572    pdu_inst/CLK
    SLICE_X14Y151        FDRE                                         r  pdu_inst/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  pdu_inst/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.147     1.883    pdu_inst/in_2r_reg_n_0_[1]
    SLICE_X13Y151        LUT6 (Prop_lut6_I3_O)        0.045     1.928 r  pdu_inst/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    pdu_inst/cnt_ah_plr[1]_i_1_n_0
    SLICE_X13Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X13Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.504     1.588    
    SLICE_X13Y151        FDCE (Hold_fdce_C_D)         0.092     1.680    pdu_inst/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 pdu_inst/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.337%)  route 0.156ns (42.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.652     1.572    pdu_inst/CLK
    SLICE_X14Y151        FDRE                                         r  pdu_inst/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  pdu_inst/valid_2r_reg/Q
                         net (fo=2, routed)           0.156     1.891    pdu_inst/valid_2r
    SLICE_X15Y151        LUT6 (Prop_lut6_I0_O)        0.045     1.936 r  pdu_inst/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    pdu_inst/check_r[0]_i_1_n_0
    SLICE_X15Y151        FDCE                                         r  pdu_inst/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.927     2.092    pdu_inst/CLK
    SLICE_X15Y151        FDCE                                         r  pdu_inst/check_r_reg[0]/C
                         clock pessimism             -0.507     1.585    
    SLICE_X15Y151        FDCE (Hold_fdce_C_D)         0.092     1.677    pdu_inst/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.510    pdu_inst/CLK
    SLICE_X0Y131         FDCE                                         r  pdu_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pdu_inst/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    pdu_inst/cnt_reg_n_0_[14]
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  pdu_inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    pdu_inst/cnt_reg[12]_i_1_n_5
    SLICE_X0Y131         FDCE                                         r  pdu_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.027    pdu_inst/CLK
    SLICE_X0Y131         FDCE                                         r  pdu_inst/cnt_reg[14]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y131         FDCE (Hold_fdce_C_D)         0.105     1.615    pdu_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.508    pdu_inst/CLK
    SLICE_X0Y129         FDCE                                         r  pdu_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pdu_inst/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.771    pdu_inst/cnt_reg_n_0_[6]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  pdu_inst/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    pdu_inst/cnt_reg[4]_i_1_n_5
    SLICE_X0Y129         FDCE                                         r  pdu_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     2.025    pdu_inst/CLK
    SLICE_X0Y129         FDCE                                         r  pdu_inst/cnt_reg[6]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y129         FDCE (Hold_fdce_C_D)         0.105     1.613    pdu_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y134    pdu_inst/out1_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y132    pdu_inst/out1_r_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y136    pdu_inst/out1_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y129    pdu_inst/out1_r_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y130    pdu_inst/out1_r_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y140    pdu_inst/out1_r_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y140    pdu_inst/out1_r_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y143    pdu_inst/out1_r_reg[17]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y144    pdu_inst/out1_r_reg[18]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    pdu_inst/out1_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y150   pdu_inst/run_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y151   pdu_inst/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y151   pdu_inst/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y151   pdu_inst/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y151   pdu_inst/cnt_ah_plr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y151   pdu_inst/cnt_al_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y152   pdu_inst/cnt_al_plr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y151   pdu_inst/in_2r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y151   pdu_inst/in_2r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    pdu_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    pdu_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    pdu_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    pdu_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y134    pdu_inst/out1_r_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y132    pdu_inst/out1_r_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y132    pdu_inst/out1_r_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    pdu_inst/out1_r_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y129    pdu_inst/out1_r_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y129    pdu_inst/out1_r_reg[13]/C



