DECL|GYRO_FULLSCALE_125|macro|GYRO_FULLSCALE_125
DECL|LSM6DSL_ACCEL_FS_RUNTIME|macro|LSM6DSL_ACCEL_FS_RUNTIME
DECL|LSM6DSL_ACCEL_ODR_RUNTIME|macro|LSM6DSL_ACCEL_ODR_RUNTIME
DECL|LSM6DSL_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DSL_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DSL_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DSL_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DSL_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DSL_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DSL_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DSL_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DSL_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DSL_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY|macro|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY
DECL|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY|macro|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY
DECL|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY|macro|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY
DECL|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY|macro|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY
DECL|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY|macro|LSM6DSL_DEFAULT_ACCEL_SENSITIVITY
DECL|LSM6DSL_DEFAULT_GYRO_FULLSCALE|macro|LSM6DSL_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DSL_DEFAULT_GYRO_FULLSCALE|macro|LSM6DSL_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DSL_DEFAULT_GYRO_FULLSCALE|macro|LSM6DSL_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DSL_DEFAULT_GYRO_FULLSCALE|macro|LSM6DSL_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DSL_DEFAULT_GYRO_FULLSCALE|macro|LSM6DSL_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DSL_DEFAULT_GYRO_FULLSCALE|macro|LSM6DSL_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DSL_DEFAULT_GYRO_SENSITIVITY|macro|LSM6DSL_DEFAULT_GYRO_SENSITIVITY
DECL|LSM6DSL_DEFAULT_GYRO_SENSITIVITY|macro|LSM6DSL_DEFAULT_GYRO_SENSITIVITY
DECL|LSM6DSL_DEFAULT_GYRO_SENSITIVITY|macro|LSM6DSL_DEFAULT_GYRO_SENSITIVITY
DECL|LSM6DSL_DEFAULT_GYRO_SENSITIVITY|macro|LSM6DSL_DEFAULT_GYRO_SENSITIVITY
DECL|LSM6DSL_DEFAULT_GYRO_SENSITIVITY|macro|LSM6DSL_DEFAULT_GYRO_SENSITIVITY
DECL|LSM6DSL_DEFAULT_GYRO_SENSITIVITY|macro|LSM6DSL_DEFAULT_GYRO_SENSITIVITY
DECL|LSM6DSL_GYRO_FS_RUNTIME|macro|LSM6DSL_GYRO_FS_RUNTIME
DECL|LSM6DSL_GYRO_ODR_RUNTIME|macro|LSM6DSL_GYRO_ODR_RUNTIME
DECL|LSM6DSL_MASK_CTRL10_C_FUNC_EN|macro|LSM6DSL_MASK_CTRL10_C_FUNC_EN
DECL|LSM6DSL_MASK_CTRL10_C_PEDO_EN|macro|LSM6DSL_MASK_CTRL10_C_PEDO_EN
DECL|LSM6DSL_MASK_CTRL10_C_PEDO_RST_STEP|macro|LSM6DSL_MASK_CTRL10_C_PEDO_RST_STEP
DECL|LSM6DSL_MASK_CTRL10_C_SIGN_MOTION_EN|macro|LSM6DSL_MASK_CTRL10_C_SIGN_MOTION_EN
DECL|LSM6DSL_MASK_CTRL10_C_TILT_EN|macro|LSM6DSL_MASK_CTRL10_C_TILT_EN
DECL|LSM6DSL_MASK_CTRL10_C_TIMER_EN|macro|LSM6DSL_MASK_CTRL10_C_TIMER_EN
DECL|LSM6DSL_MASK_CTRL10_C_WRIST_TILT_EN|macro|LSM6DSL_MASK_CTRL10_C_WRIST_TILT_EN
DECL|LSM6DSL_MASK_CTRL1_XL_FS_XL|macro|LSM6DSL_MASK_CTRL1_XL_FS_XL
DECL|LSM6DSL_MASK_CTRL1_XL_LPF1_BW_SEL|macro|LSM6DSL_MASK_CTRL1_XL_LPF1_BW_SEL
DECL|LSM6DSL_MASK_CTRL1_XL_ODR_XL|macro|LSM6DSL_MASK_CTRL1_XL_ODR_XL
DECL|LSM6DSL_MASK_CTRL2_FS125|macro|LSM6DSL_MASK_CTRL2_FS125
DECL|LSM6DSL_MASK_CTRL2_G_FS_G|macro|LSM6DSL_MASK_CTRL2_G_FS_G
DECL|LSM6DSL_MASK_CTRL2_G_ODR_G|macro|LSM6DSL_MASK_CTRL2_G_ODR_G
DECL|LSM6DSL_MASK_CTRL3_C_BDU|macro|LSM6DSL_MASK_CTRL3_C_BDU
DECL|LSM6DSL_MASK_CTRL3_C_BLE|macro|LSM6DSL_MASK_CTRL3_C_BLE
DECL|LSM6DSL_MASK_CTRL3_C_BOOT|macro|LSM6DSL_MASK_CTRL3_C_BOOT
DECL|LSM6DSL_MASK_CTRL3_C_H_LACTIVE|macro|LSM6DSL_MASK_CTRL3_C_H_LACTIVE
DECL|LSM6DSL_MASK_CTRL3_C_IF_INC|macro|LSM6DSL_MASK_CTRL3_C_IF_INC
DECL|LSM6DSL_MASK_CTRL3_C_PP_OD|macro|LSM6DSL_MASK_CTRL3_C_PP_OD
DECL|LSM6DSL_MASK_CTRL3_C_SIM|macro|LSM6DSL_MASK_CTRL3_C_SIM
DECL|LSM6DSL_MASK_CTRL3_C_SW_RESET|macro|LSM6DSL_MASK_CTRL3_C_SW_RESET
DECL|LSM6DSL_MASK_CTRL4_C_DEN_DRDY_INT1|macro|LSM6DSL_MASK_CTRL4_C_DEN_DRDY_INT1
DECL|LSM6DSL_MASK_CTRL4_C_DEN_XL_EN|macro|LSM6DSL_MASK_CTRL4_C_DEN_XL_EN
DECL|LSM6DSL_MASK_CTRL4_C_DRDY_MASK|macro|LSM6DSL_MASK_CTRL4_C_DRDY_MASK
DECL|LSM6DSL_MASK_CTRL4_C_I2C_DISABLE|macro|LSM6DSL_MASK_CTRL4_C_I2C_DISABLE
DECL|LSM6DSL_MASK_CTRL4_C_INT2_ON_INT1|macro|LSM6DSL_MASK_CTRL4_C_INT2_ON_INT1
DECL|LSM6DSL_MASK_CTRL4_C_LPF1_SEL_G|macro|LSM6DSL_MASK_CTRL4_C_LPF1_SEL_G
DECL|LSM6DSL_MASK_CTRL4_C_SLEEP|macro|LSM6DSL_MASK_CTRL4_C_SLEEP
DECL|LSM6DSL_MASK_CTRL5_C_DEN_LH|macro|LSM6DSL_MASK_CTRL5_C_DEN_LH
DECL|LSM6DSL_MASK_CTRL5_C_ROUNDING|macro|LSM6DSL_MASK_CTRL5_C_ROUNDING
DECL|LSM6DSL_MASK_CTRL5_C_ST_G|macro|LSM6DSL_MASK_CTRL5_C_ST_G
DECL|LSM6DSL_MASK_CTRL5_C_ST_XL|macro|LSM6DSL_MASK_CTRL5_C_ST_XL
DECL|LSM6DSL_MASK_CTRL6_C_FTYPE|macro|LSM6DSL_MASK_CTRL6_C_FTYPE
DECL|LSM6DSL_MASK_CTRL6_C_LVL2_EN|macro|LSM6DSL_MASK_CTRL6_C_LVL2_EN
DECL|LSM6DSL_MASK_CTRL6_C_LVL_EN|macro|LSM6DSL_MASK_CTRL6_C_LVL_EN
DECL|LSM6DSL_MASK_CTRL6_C_TRIG_EN|macro|LSM6DSL_MASK_CTRL6_C_TRIG_EN
DECL|LSM6DSL_MASK_CTRL6_C_USR_OFF_W|macro|LSM6DSL_MASK_CTRL6_C_USR_OFF_W
DECL|LSM6DSL_MASK_CTRL6_C_XL_HM_MODE|macro|LSM6DSL_MASK_CTRL6_C_XL_HM_MODE
DECL|LSM6DSL_MASK_CTRL7_G_HM_MODE|macro|LSM6DSL_MASK_CTRL7_G_HM_MODE
DECL|LSM6DSL_MASK_CTRL7_HPM_G|macro|LSM6DSL_MASK_CTRL7_HPM_G
DECL|LSM6DSL_MASK_CTRL7_HP_EN_G|macro|LSM6DSL_MASK_CTRL7_HP_EN_G
DECL|LSM6DSL_MASK_CTRL7_ROUNDING_STATUS|macro|LSM6DSL_MASK_CTRL7_ROUNDING_STATUS
DECL|LSM6DSL_MASK_CTRL8_HPCF_XL|macro|LSM6DSL_MASK_CTRL8_HPCF_XL
DECL|LSM6DSL_MASK_CTRL8_HP_REF_MODE|macro|LSM6DSL_MASK_CTRL8_HP_REF_MODE
DECL|LSM6DSL_MASK_CTRL8_HP_SLOPE_XL_EN|macro|LSM6DSL_MASK_CTRL8_HP_SLOPE_XL_EN
DECL|LSM6DSL_MASK_CTRL8_INPUT_COMPOSITE|macro|LSM6DSL_MASK_CTRL8_INPUT_COMPOSITE
DECL|LSM6DSL_MASK_CTRL8_LOW_PASS_ON_6D|macro|LSM6DSL_MASK_CTRL8_LOW_PASS_ON_6D
DECL|LSM6DSL_MASK_CTRL8_LPF2_XL_EN|macro|LSM6DSL_MASK_CTRL8_LPF2_XL_EN
DECL|LSM6DSL_MASK_CTRL9_XL_DEN_G|macro|LSM6DSL_MASK_CTRL9_XL_DEN_G
DECL|LSM6DSL_MASK_CTRL9_XL_DEN_X|macro|LSM6DSL_MASK_CTRL9_XL_DEN_X
DECL|LSM6DSL_MASK_CTRL9_XL_DEN_Y|macro|LSM6DSL_MASK_CTRL9_XL_DEN_Y
DECL|LSM6DSL_MASK_CTRL9_XL_DEN_Z|macro|LSM6DSL_MASK_CTRL9_XL_DEN_Z
DECL|LSM6DSL_MASK_CTRL9_XL_SOFT_EN|macro|LSM6DSL_MASK_CTRL9_XL_SOFT_EN
DECL|LSM6DSL_MASK_D6D_SRC_D6D_IA|macro|LSM6DSL_MASK_D6D_SRC_D6D_IA
DECL|LSM6DSL_MASK_D6D_SRC_DEN_DRDY|macro|LSM6DSL_MASK_D6D_SRC_DEN_DRDY
DECL|LSM6DSL_MASK_D6D_SRC_XH|macro|LSM6DSL_MASK_D6D_SRC_XH
DECL|LSM6DSL_MASK_D6D_SRC_XL|macro|LSM6DSL_MASK_D6D_SRC_XL
DECL|LSM6DSL_MASK_D6D_SRC_YH|macro|LSM6DSL_MASK_D6D_SRC_YH
DECL|LSM6DSL_MASK_D6D_SRC_YL|macro|LSM6DSL_MASK_D6D_SRC_YL
DECL|LSM6DSL_MASK_D6D_SRC_ZH|macro|LSM6DSL_MASK_D6D_SRC_ZH
DECL|LSM6DSL_MASK_D6D_SRC_ZL|macro|LSM6DSL_MASK_D6D_SRC_ZL
DECL|LSM6DSL_MASK_DRDY_PULSE_CFG_G_DRDY_PULSED|macro|LSM6DSL_MASK_DRDY_PULSE_CFG_G_DRDY_PULSED
DECL|LSM6DSL_MASK_DRDY_PULSE_CFG_G_INT2_WRIST_TILT|macro|LSM6DSL_MASK_DRDY_PULSE_CFG_G_INT2_WRIST_TILT
DECL|LSM6DSL_MASK_FIFO_CTRL1_FTH|macro|LSM6DSL_MASK_FIFO_CTRL1_FTH
DECL|LSM6DSL_MASK_FIFO_CTRL2_FIFO_TEMP_EN|macro|LSM6DSL_MASK_FIFO_CTRL2_FIFO_TEMP_EN
DECL|LSM6DSL_MASK_FIFO_CTRL2_FTH|macro|LSM6DSL_MASK_FIFO_CTRL2_FTH
DECL|LSM6DSL_MASK_FIFO_CTRL2_TIMER_PEDO_FIFO_DRDY|macro|LSM6DSL_MASK_FIFO_CTRL2_TIMER_PEDO_FIFO_DRDY
DECL|LSM6DSL_MASK_FIFO_CTRL2_TIMER_PEDO_FIFO_EN|macro|LSM6DSL_MASK_FIFO_CTRL2_TIMER_PEDO_FIFO_EN
DECL|LSM6DSL_MASK_FIFO_CTRL3_DEC_FIFO_GYRO|macro|LSM6DSL_MASK_FIFO_CTRL3_DEC_FIFO_GYRO
DECL|LSM6DSL_MASK_FIFO_CTRL3_DEC_FIFO_XL|macro|LSM6DSL_MASK_FIFO_CTRL3_DEC_FIFO_XL
DECL|LSM6DSL_MASK_FIFO_CTRL4_DEC_DS3_FIFO|macro|LSM6DSL_MASK_FIFO_CTRL4_DEC_DS3_FIFO
DECL|LSM6DSL_MASK_FIFO_CTRL4_DEC_DS4_FIFO|macro|LSM6DSL_MASK_FIFO_CTRL4_DEC_DS4_FIFO
DECL|LSM6DSL_MASK_FIFO_CTRL4_ONLY_HIGH_DATA|macro|LSM6DSL_MASK_FIFO_CTRL4_ONLY_HIGH_DATA
DECL|LSM6DSL_MASK_FIFO_CTRL4_STOP_ON_FTH|macro|LSM6DSL_MASK_FIFO_CTRL4_STOP_ON_FTH
DECL|LSM6DSL_MASK_FIFO_CTRL5_FIFO_MODE|macro|LSM6DSL_MASK_FIFO_CTRL5_FIFO_MODE
DECL|LSM6DSL_MASK_FIFO_CTRL5_ODR_FIFO|macro|LSM6DSL_MASK_FIFO_CTRL5_ODR_FIFO
DECL|LSM6DSL_MASK_FIFO_STATUS2_DIFF_FIFO|macro|LSM6DSL_MASK_FIFO_STATUS2_DIFF_FIFO
DECL|LSM6DSL_MASK_FIFO_STATUS2_FIFO_EMPTY|macro|LSM6DSL_MASK_FIFO_STATUS2_FIFO_EMPTY
DECL|LSM6DSL_MASK_FIFO_STATUS2_FIFO_FULL_SMART|macro|LSM6DSL_MASK_FIFO_STATUS2_FIFO_FULL_SMART
DECL|LSM6DSL_MASK_FIFO_STATUS2_OVER_RUN|macro|LSM6DSL_MASK_FIFO_STATUS2_OVER_RUN
DECL|LSM6DSL_MASK_FIFO_STATUS2_WATERM|macro|LSM6DSL_MASK_FIFO_STATUS2_WATERM
DECL|LSM6DSL_MASK_FIFO_STATUS3_FIFO_PATTERN|macro|LSM6DSL_MASK_FIFO_STATUS3_FIFO_PATTERN
DECL|LSM6DSL_MASK_FIFO_STATUS4_FIFO_PATTERN|macro|LSM6DSL_MASK_FIFO_STATUS4_FIFO_PATTERN
DECL|LSM6DSL_MASK_FREE_FALL_DUR|macro|LSM6DSL_MASK_FREE_FALL_DUR
DECL|LSM6DSL_MASK_FREE_FALL_THS|macro|LSM6DSL_MASK_FREE_FALL_THS
DECL|LSM6DSL_MASK_FUNC_CFG_EN_B|macro|LSM6DSL_MASK_FUNC_CFG_EN_B
DECL|LSM6DSL_MASK_FUNC_CFG_EN|macro|LSM6DSL_MASK_FUNC_CFG_EN
DECL|LSM6DSL_MASK_FUNC_SRC1_HI_FAIL|macro|LSM6DSL_MASK_FUNC_SRC1_HI_FAIL
DECL|LSM6DSL_MASK_FUNC_SRC1_SENSORHUB_END_OP|macro|LSM6DSL_MASK_FUNC_SRC1_SENSORHUB_END_OP
DECL|LSM6DSL_MASK_FUNC_SRC1_SIGN_MOTION_IA|macro|LSM6DSL_MASK_FUNC_SRC1_SIGN_MOTION_IA
DECL|LSM6DSL_MASK_FUNC_SRC1_SI_SEND_OP|macro|LSM6DSL_MASK_FUNC_SRC1_SI_SEND_OP
DECL|LSM6DSL_MASK_FUNC_SRC1_STEP_COUNT_DELTA_IA|macro|LSM6DSL_MASK_FUNC_SRC1_STEP_COUNT_DELTA_IA
DECL|LSM6DSL_MASK_FUNC_SRC1_STEP_DETECTED|macro|LSM6DSL_MASK_FUNC_SRC1_STEP_DETECTED
DECL|LSM6DSL_MASK_FUNC_SRC1_STEP_OVERFLOW|macro|LSM6DSL_MASK_FUNC_SRC1_STEP_OVERFLOW
DECL|LSM6DSL_MASK_FUNC_SRC1_TILT_IA|macro|LSM6DSL_MASK_FUNC_SRC1_TILT_IA
DECL|LSM6DSL_MASK_FUNC_SRC2_SLAVE0_NACK|macro|LSM6DSL_MASK_FUNC_SRC2_SLAVE0_NACK
DECL|LSM6DSL_MASK_FUNC_SRC2_SLAVE1_NACK|macro|LSM6DSL_MASK_FUNC_SRC2_SLAVE1_NACK
DECL|LSM6DSL_MASK_FUNC_SRC2_SLAVE2_NACK|macro|LSM6DSL_MASK_FUNC_SRC2_SLAVE2_NACK
DECL|LSM6DSL_MASK_FUNC_SRC2_SLAVE3_NACK|macro|LSM6DSL_MASK_FUNC_SRC2_SLAVE3_NACK
DECL|LSM6DSL_MASK_FUNC_SRC2_WRIST_TILT_IA|macro|LSM6DSL_MASK_FUNC_SRC2_WRIST_TILT_IA
DECL|LSM6DSL_MASK_INT1_CTRL_BOOT|macro|LSM6DSL_MASK_INT1_CTRL_BOOT
DECL|LSM6DSL_MASK_INT1_CTRL_DRDY_G|macro|LSM6DSL_MASK_INT1_CTRL_DRDY_G
DECL|LSM6DSL_MASK_INT1_CTRL_DRDY_XL|macro|LSM6DSL_MASK_INT1_CTRL_DRDY_XL
DECL|LSM6DSL_MASK_INT1_CTRL_FIFO_OVR|macro|LSM6DSL_MASK_INT1_CTRL_FIFO_OVR
DECL|LSM6DSL_MASK_INT1_CTRL_FULL_FLAG|macro|LSM6DSL_MASK_INT1_CTRL_FULL_FLAG
DECL|LSM6DSL_MASK_INT1_CTRL_SIGN_MOT|macro|LSM6DSL_MASK_INT1_CTRL_SIGN_MOT
DECL|LSM6DSL_MASK_INT1_CTRL_STEP_DETECTOR|macro|LSM6DSL_MASK_INT1_CTRL_STEP_DETECTOR
DECL|LSM6DSL_MASK_INT1_FTH|macro|LSM6DSL_MASK_INT1_FTH
DECL|LSM6DSL_MASK_INT2_CTRL_DRDY_G|macro|LSM6DSL_MASK_INT2_CTRL_DRDY_G
DECL|LSM6DSL_MASK_INT2_CTRL_DRDY_XL|macro|LSM6DSL_MASK_INT2_CTRL_DRDY_XL
DECL|LSM6DSL_MASK_INT2_CTRL_FIFO_OVR|macro|LSM6DSL_MASK_INT2_CTRL_FIFO_OVR
DECL|LSM6DSL_MASK_INT2_CTRL_FULL_FLAG|macro|LSM6DSL_MASK_INT2_CTRL_FULL_FLAG
DECL|LSM6DSL_MASK_INT2_CTRL_STEP_COUNT_OV|macro|LSM6DSL_MASK_INT2_CTRL_STEP_COUNT_OV
DECL|LSM6DSL_MASK_INT2_CTRL_STEP_DELTA|macro|LSM6DSL_MASK_INT2_CTRL_STEP_DELTA
DECL|LSM6DSL_MASK_INT2_DRDY_TEMP|macro|LSM6DSL_MASK_INT2_DRDY_TEMP
DECL|LSM6DSL_MASK_INT2_FTH|macro|LSM6DSL_MASK_INT2_FTH
DECL|LSM6DSL_MASK_INT_DUR2_DUR|macro|LSM6DSL_MASK_INT_DUR2_DUR
DECL|LSM6DSL_MASK_INT_DUR2_QUIET|macro|LSM6DSL_MASK_INT_DUR2_QUIET
DECL|LSM6DSL_MASK_INT_DUR2_SHOCK|macro|LSM6DSL_MASK_INT_DUR2_SHOCK
DECL|LSM6DSL_MASK_MASTER_CONFIG_DATA_VALID_SEL_FIFO|macro|LSM6DSL_MASK_MASTER_CONFIG_DATA_VALID_SEL_FIFO
DECL|LSM6DSL_MASK_MASTER_CONFIG_DRDY_ON_INT1|macro|LSM6DSL_MASK_MASTER_CONFIG_DRDY_ON_INT1
DECL|LSM6DSL_MASK_MASTER_CONFIG_IRON_EN|macro|LSM6DSL_MASK_MASTER_CONFIG_IRON_EN
DECL|LSM6DSL_MASK_MASTER_CONFIG_MASTER_ON|macro|LSM6DSL_MASK_MASTER_CONFIG_MASTER_ON
DECL|LSM6DSL_MASK_MASTER_CONFIG_PASS_THROUGH_MODE|macro|LSM6DSL_MASK_MASTER_CONFIG_PASS_THROUGH_MODE
DECL|LSM6DSL_MASK_MASTER_CONFIG_PULL_UP_EN|macro|LSM6DSL_MASK_MASTER_CONFIG_PULL_UP_EN
DECL|LSM6DSL_MASK_MASTER_CONFIG_START_CONFIG|macro|LSM6DSL_MASK_MASTER_CONFIG_START_CONFIG
DECL|LSM6DSL_MASK_MD1_CFG_INT1_6D|macro|LSM6DSL_MASK_MD1_CFG_INT1_6D
DECL|LSM6DSL_MASK_MD1_CFG_INT1_DOUBLE_TAP|macro|LSM6DSL_MASK_MD1_CFG_INT1_DOUBLE_TAP
DECL|LSM6DSL_MASK_MD1_CFG_INT1_FF|macro|LSM6DSL_MASK_MD1_CFG_INT1_FF
DECL|LSM6DSL_MASK_MD1_CFG_INT1_INACT_STATE|macro|LSM6DSL_MASK_MD1_CFG_INT1_INACT_STATE
DECL|LSM6DSL_MASK_MD1_CFG_INT1_SINGLE_TAP|macro|LSM6DSL_MASK_MD1_CFG_INT1_SINGLE_TAP
DECL|LSM6DSL_MASK_MD1_CFG_INT1_TILT|macro|LSM6DSL_MASK_MD1_CFG_INT1_TILT
DECL|LSM6DSL_MASK_MD1_CFG_INT1_TIMER|macro|LSM6DSL_MASK_MD1_CFG_INT1_TIMER
DECL|LSM6DSL_MASK_MD1_CFG_INT1_WU|macro|LSM6DSL_MASK_MD1_CFG_INT1_WU
DECL|LSM6DSL_MASK_MD2_CFG_INT2_6D|macro|LSM6DSL_MASK_MD2_CFG_INT2_6D
DECL|LSM6DSL_MASK_MD2_CFG_INT2_DOUBLE_TAP|macro|LSM6DSL_MASK_MD2_CFG_INT2_DOUBLE_TAP
DECL|LSM6DSL_MASK_MD2_CFG_INT2_FF|macro|LSM6DSL_MASK_MD2_CFG_INT2_FF
DECL|LSM6DSL_MASK_MD2_CFG_INT2_INACT_STATE|macro|LSM6DSL_MASK_MD2_CFG_INT2_INACT_STATE
DECL|LSM6DSL_MASK_MD2_CFG_INT2_IRON|macro|LSM6DSL_MASK_MD2_CFG_INT2_IRON
DECL|LSM6DSL_MASK_MD2_CFG_INT2_SINGLE_TAP|macro|LSM6DSL_MASK_MD2_CFG_INT2_SINGLE_TAP
DECL|LSM6DSL_MASK_MD2_CFG_INT2_TILT|macro|LSM6DSL_MASK_MD2_CFG_INT2_TILT
DECL|LSM6DSL_MASK_MD2_CFG_INT2_WU|macro|LSM6DSL_MASK_MD2_CFG_INT2_WU
DECL|LSM6DSL_MASK_SENSOR_SYNC_RES_RATIO|macro|LSM6DSL_MASK_SENSOR_SYNC_RES_RATIO
DECL|LSM6DSL_MASK_SENSOR_SYNC_TIME_FRAME_TPH|macro|LSM6DSL_MASK_SENSOR_SYNC_TIME_FRAME_TPH
DECL|LSM6DSL_MASK_STATUS_REG_GDA|macro|LSM6DSL_MASK_STATUS_REG_GDA
DECL|LSM6DSL_MASK_STATUS_REG_TDA|macro|LSM6DSL_MASK_STATUS_REG_TDA
DECL|LSM6DSL_MASK_STATUS_REG_XLDA|macro|LSM6DSL_MASK_STATUS_REG_XLDA
DECL|LSM6DSL_MASK_TAP_CFG_INACT_EN|macro|LSM6DSL_MASK_TAP_CFG_INACT_EN
DECL|LSM6DSL_MASK_TAP_CFG_INTERRPUTS_ENABLE|macro|LSM6DSL_MASK_TAP_CFG_INTERRPUTS_ENABLE
DECL|LSM6DSL_MASK_TAP_CFG_LIR|macro|LSM6DSL_MASK_TAP_CFG_LIR
DECL|LSM6DSL_MASK_TAP_CFG_SLOPE_FDS|macro|LSM6DSL_MASK_TAP_CFG_SLOPE_FDS
DECL|LSM6DSL_MASK_TAP_CFG_X_EN|macro|LSM6DSL_MASK_TAP_CFG_X_EN
DECL|LSM6DSL_MASK_TAP_CFG_Y_EN|macro|LSM6DSL_MASK_TAP_CFG_Y_EN
DECL|LSM6DSL_MASK_TAP_CFG_Z_EN|macro|LSM6DSL_MASK_TAP_CFG_Z_EN
DECL|LSM6DSL_MASK_TAP_SRC_DOUBLE_TAP|macro|LSM6DSL_MASK_TAP_SRC_DOUBLE_TAP
DECL|LSM6DSL_MASK_TAP_SRC_SINGLE_TAP|macro|LSM6DSL_MASK_TAP_SRC_SINGLE_TAP
DECL|LSM6DSL_MASK_TAP_SRC_TAP_IA|macro|LSM6DSL_MASK_TAP_SRC_TAP_IA
DECL|LSM6DSL_MASK_TAP_SRC_TAP_SIGN|macro|LSM6DSL_MASK_TAP_SRC_TAP_SIGN
DECL|LSM6DSL_MASK_TAP_SRC_X_TAP|macro|LSM6DSL_MASK_TAP_SRC_X_TAP
DECL|LSM6DSL_MASK_TAP_SRC_Y_TAP|macro|LSM6DSL_MASK_TAP_SRC_Y_TAP
DECL|LSM6DSL_MASK_TAP_SRC_Z_TAP|macro|LSM6DSL_MASK_TAP_SRC_Z_TAP
DECL|LSM6DSL_MASK_TAP_THS_6D_D4D_EN|macro|LSM6DSL_MASK_TAP_THS_6D_D4D_EN
DECL|LSM6DSL_MASK_TAP_THS_6D_SIXD_THS|macro|LSM6DSL_MASK_TAP_THS_6D_SIXD_THS
DECL|LSM6DSL_MASK_TAP_THS_6D_TAP_THS|macro|LSM6DSL_MASK_TAP_THS_6D_TAP_THS
DECL|LSM6DSL_MASK_WAKE_UP_DUR_FF_DUR5|macro|LSM6DSL_MASK_WAKE_UP_DUR_FF_DUR5
DECL|LSM6DSL_MASK_WAKE_UP_DUR_SLEEP_DUR|macro|LSM6DSL_MASK_WAKE_UP_DUR_SLEEP_DUR
DECL|LSM6DSL_MASK_WAKE_UP_DUR_TIMER_HR|macro|LSM6DSL_MASK_WAKE_UP_DUR_TIMER_HR
DECL|LSM6DSL_MASK_WAKE_UP_DUR_WAKE_DUR|macro|LSM6DSL_MASK_WAKE_UP_DUR_WAKE_DUR
DECL|LSM6DSL_MASK_WAKE_UP_SRC_FF_IA|macro|LSM6DSL_MASK_WAKE_UP_SRC_FF_IA
DECL|LSM6DSL_MASK_WAKE_UP_SRC_SLEEP_STATE_IA|macro|LSM6DSL_MASK_WAKE_UP_SRC_SLEEP_STATE_IA
DECL|LSM6DSL_MASK_WAKE_UP_SRC_WU_IA|macro|LSM6DSL_MASK_WAKE_UP_SRC_WU_IA
DECL|LSM6DSL_MASK_WAKE_UP_SRC_X_WU|macro|LSM6DSL_MASK_WAKE_UP_SRC_X_WU
DECL|LSM6DSL_MASK_WAKE_UP_SRC_Y_WU|macro|LSM6DSL_MASK_WAKE_UP_SRC_Y_WU
DECL|LSM6DSL_MASK_WAKE_UP_SRC_Z_WU|macro|LSM6DSL_MASK_WAKE_UP_SRC_Z_WU
DECL|LSM6DSL_MASK_WAKE_UP_THS_SINGLE_DOUBLE_TAP|macro|LSM6DSL_MASK_WAKE_UP_THS_SINGLE_DOUBLE_TAP
DECL|LSM6DSL_MASK_WAKE_UP_THS_WK_THS|macro|LSM6DSL_MASK_WAKE_UP_THS_WK_THS
DECL|LSM6DSL_MASK_WRIST_TILT_IA_XNEG|macro|LSM6DSL_MASK_WRIST_TILT_IA_XNEG
DECL|LSM6DSL_MASK_WRIST_TILT_IA_XPOS|macro|LSM6DSL_MASK_WRIST_TILT_IA_XPOS
DECL|LSM6DSL_MASK_WRIST_TILT_IA_YNEG|macro|LSM6DSL_MASK_WRIST_TILT_IA_YNEG
DECL|LSM6DSL_MASK_WRIST_TILT_IA_YPOS|macro|LSM6DSL_MASK_WRIST_TILT_IA_YPOS
DECL|LSM6DSL_MASK_WRIST_TILT_IA_ZNEG|macro|LSM6DSL_MASK_WRIST_TILT_IA_ZNEG
DECL|LSM6DSL_MASK_WRIST_TILT_IA_ZPOS|macro|LSM6DSL_MASK_WRIST_TILT_IA_ZPOS
DECL|LSM6DSL_REG_CTRL10_C|macro|LSM6DSL_REG_CTRL10_C
DECL|LSM6DSL_REG_CTRL1_XL|macro|LSM6DSL_REG_CTRL1_XL
DECL|LSM6DSL_REG_CTRL2_G|macro|LSM6DSL_REG_CTRL2_G
DECL|LSM6DSL_REG_CTRL3_C|macro|LSM6DSL_REG_CTRL3_C
DECL|LSM6DSL_REG_CTRL4_C|macro|LSM6DSL_REG_CTRL4_C
DECL|LSM6DSL_REG_CTRL5_C|macro|LSM6DSL_REG_CTRL5_C
DECL|LSM6DSL_REG_CTRL6_C|macro|LSM6DSL_REG_CTRL6_C
DECL|LSM6DSL_REG_CTRL7_G|macro|LSM6DSL_REG_CTRL7_G
DECL|LSM6DSL_REG_CTRL8_XL|macro|LSM6DSL_REG_CTRL8_XL
DECL|LSM6DSL_REG_CTRL9_XL|macro|LSM6DSL_REG_CTRL9_XL
DECL|LSM6DSL_REG_D6D_SRC|macro|LSM6DSL_REG_D6D_SRC
DECL|LSM6DSL_REG_DRDY_PULSE_CFG_G|macro|LSM6DSL_REG_DRDY_PULSE_CFG_G
DECL|LSM6DSL_REG_FIFO_CTRL1|macro|LSM6DSL_REG_FIFO_CTRL1
DECL|LSM6DSL_REG_FIFO_CTRL2|macro|LSM6DSL_REG_FIFO_CTRL2
DECL|LSM6DSL_REG_FIFO_CTRL3|macro|LSM6DSL_REG_FIFO_CTRL3
DECL|LSM6DSL_REG_FIFO_CTRL4|macro|LSM6DSL_REG_FIFO_CTRL4
DECL|LSM6DSL_REG_FIFO_CTRL5|macro|LSM6DSL_REG_FIFO_CTRL5
DECL|LSM6DSL_REG_FIFO_DATA_OUT_H|macro|LSM6DSL_REG_FIFO_DATA_OUT_H
DECL|LSM6DSL_REG_FIFO_DATA_OUT_L|macro|LSM6DSL_REG_FIFO_DATA_OUT_L
DECL|LSM6DSL_REG_FIFO_STATUS1|macro|LSM6DSL_REG_FIFO_STATUS1
DECL|LSM6DSL_REG_FIFO_STATUS2|macro|LSM6DSL_REG_FIFO_STATUS2
DECL|LSM6DSL_REG_FIFO_STATUS3|macro|LSM6DSL_REG_FIFO_STATUS3
DECL|LSM6DSL_REG_FIFO_STATUS4|macro|LSM6DSL_REG_FIFO_STATUS4
DECL|LSM6DSL_REG_FREE_FALL|macro|LSM6DSL_REG_FREE_FALL
DECL|LSM6DSL_REG_FUNC_CFG_ACCESS|macro|LSM6DSL_REG_FUNC_CFG_ACCESS
DECL|LSM6DSL_REG_FUNC_SRC1|macro|LSM6DSL_REG_FUNC_SRC1
DECL|LSM6DSL_REG_FUNC_SRC2|macro|LSM6DSL_REG_FUNC_SRC2
DECL|LSM6DSL_REG_INT1_CTRL|macro|LSM6DSL_REG_INT1_CTRL
DECL|LSM6DSL_REG_INT2_CTRL|macro|LSM6DSL_REG_INT2_CTRL
DECL|LSM6DSL_REG_INT_DUR2|macro|LSM6DSL_REG_INT_DUR2
DECL|LSM6DSL_REG_MASTER_CMD_CODE|macro|LSM6DSL_REG_MASTER_CMD_CODE
DECL|LSM6DSL_REG_MASTER_CONFIG|macro|LSM6DSL_REG_MASTER_CONFIG
DECL|LSM6DSL_REG_MD1_CFG|macro|LSM6DSL_REG_MD1_CFG
DECL|LSM6DSL_REG_MD2_CFG|macro|LSM6DSL_REG_MD2_CFG
DECL|LSM6DSL_REG_OUTX_H_G|macro|LSM6DSL_REG_OUTX_H_G
DECL|LSM6DSL_REG_OUTX_H_XL|macro|LSM6DSL_REG_OUTX_H_XL
DECL|LSM6DSL_REG_OUTX_L_G|macro|LSM6DSL_REG_OUTX_L_G
DECL|LSM6DSL_REG_OUTX_L_XL|macro|LSM6DSL_REG_OUTX_L_XL
DECL|LSM6DSL_REG_OUTY_H_G|macro|LSM6DSL_REG_OUTY_H_G
DECL|LSM6DSL_REG_OUTY_H_XL|macro|LSM6DSL_REG_OUTY_H_XL
DECL|LSM6DSL_REG_OUTY_L_G|macro|LSM6DSL_REG_OUTY_L_G
DECL|LSM6DSL_REG_OUTY_L_XL|macro|LSM6DSL_REG_OUTY_L_XL
DECL|LSM6DSL_REG_OUTZ_H_G|macro|LSM6DSL_REG_OUTZ_H_G
DECL|LSM6DSL_REG_OUTZ_H_XL|macro|LSM6DSL_REG_OUTZ_H_XL
DECL|LSM6DSL_REG_OUTZ_L_G|macro|LSM6DSL_REG_OUTZ_L_G
DECL|LSM6DSL_REG_OUTZ_L_XL|macro|LSM6DSL_REG_OUTZ_L_XL
DECL|LSM6DSL_REG_OUT_MAG_RAW_X_H|macro|LSM6DSL_REG_OUT_MAG_RAW_X_H
DECL|LSM6DSL_REG_OUT_MAG_RAW_X_L|macro|LSM6DSL_REG_OUT_MAG_RAW_X_L
DECL|LSM6DSL_REG_OUT_MAG_RAW_Y_H|macro|LSM6DSL_REG_OUT_MAG_RAW_Y_H
DECL|LSM6DSL_REG_OUT_MAG_RAW_Y_L|macro|LSM6DSL_REG_OUT_MAG_RAW_Y_L
DECL|LSM6DSL_REG_OUT_MAG_RAW_Z_H|macro|LSM6DSL_REG_OUT_MAG_RAW_Z_H
DECL|LSM6DSL_REG_OUT_MAG_RAW_Z_L|macro|LSM6DSL_REG_OUT_MAG_RAW_Z_L
DECL|LSM6DSL_REG_OUT_TEMP_H|macro|LSM6DSL_REG_OUT_TEMP_H
DECL|LSM6DSL_REG_OUT_TEMP_L|macro|LSM6DSL_REG_OUT_TEMP_L
DECL|LSM6DSL_REG_SENSORHUB10|macro|LSM6DSL_REG_SENSORHUB10
DECL|LSM6DSL_REG_SENSORHUB11|macro|LSM6DSL_REG_SENSORHUB11
DECL|LSM6DSL_REG_SENSORHUB12|macro|LSM6DSL_REG_SENSORHUB12
DECL|LSM6DSL_REG_SENSORHUB13|macro|LSM6DSL_REG_SENSORHUB13
DECL|LSM6DSL_REG_SENSORHUB14|macro|LSM6DSL_REG_SENSORHUB14
DECL|LSM6DSL_REG_SENSORHUB15|macro|LSM6DSL_REG_SENSORHUB15
DECL|LSM6DSL_REG_SENSORHUB16|macro|LSM6DSL_REG_SENSORHUB16
DECL|LSM6DSL_REG_SENSORHUB17|macro|LSM6DSL_REG_SENSORHUB17
DECL|LSM6DSL_REG_SENSORHUB18|macro|LSM6DSL_REG_SENSORHUB18
DECL|LSM6DSL_REG_SENSORHUB1|macro|LSM6DSL_REG_SENSORHUB1
DECL|LSM6DSL_REG_SENSORHUB2|macro|LSM6DSL_REG_SENSORHUB2
DECL|LSM6DSL_REG_SENSORHUB3|macro|LSM6DSL_REG_SENSORHUB3
DECL|LSM6DSL_REG_SENSORHUB4|macro|LSM6DSL_REG_SENSORHUB4
DECL|LSM6DSL_REG_SENSORHUB5|macro|LSM6DSL_REG_SENSORHUB5
DECL|LSM6DSL_REG_SENSORHUB6|macro|LSM6DSL_REG_SENSORHUB6
DECL|LSM6DSL_REG_SENSORHUB7|macro|LSM6DSL_REG_SENSORHUB7
DECL|LSM6DSL_REG_SENSORHUB8|macro|LSM6DSL_REG_SENSORHUB8
DECL|LSM6DSL_REG_SENSORHUB9|macro|LSM6DSL_REG_SENSORHUB9
DECL|LSM6DSL_REG_SENSOR_SYNC_RES_RATIO|macro|LSM6DSL_REG_SENSOR_SYNC_RES_RATIO
DECL|LSM6DSL_REG_SENSOR_SYNC_TIME_FRAME|macro|LSM6DSL_REG_SENSOR_SYNC_TIME_FRAME
DECL|LSM6DSL_REG_SENS_SYNC_SPI_ERROR_CODE|macro|LSM6DSL_REG_SENS_SYNC_SPI_ERROR_CODE
DECL|LSM6DSL_REG_STATUS_REG|macro|LSM6DSL_REG_STATUS_REG
DECL|LSM6DSL_REG_STEP_COUNTER_H|macro|LSM6DSL_REG_STEP_COUNTER_H
DECL|LSM6DSL_REG_STEP_COUNTER_L|macro|LSM6DSL_REG_STEP_COUNTER_L
DECL|LSM6DSL_REG_STEP_TIMESTAMP_H|macro|LSM6DSL_REG_STEP_TIMESTAMP_H
DECL|LSM6DSL_REG_STEP_TIMESTAMP_L|macro|LSM6DSL_REG_STEP_TIMESTAMP_L
DECL|LSM6DSL_REG_TAP_CFG|macro|LSM6DSL_REG_TAP_CFG
DECL|LSM6DSL_REG_TAP_SRC|macro|LSM6DSL_REG_TAP_SRC
DECL|LSM6DSL_REG_TAP_THS_6D|macro|LSM6DSL_REG_TAP_THS_6D
DECL|LSM6DSL_REG_TIMESTAMP0|macro|LSM6DSL_REG_TIMESTAMP0
DECL|LSM6DSL_REG_TIMESTAMP1|macro|LSM6DSL_REG_TIMESTAMP1
DECL|LSM6DSL_REG_TIMESTAMP2|macro|LSM6DSL_REG_TIMESTAMP2
DECL|LSM6DSL_REG_WAKE_UP_DUR|macro|LSM6DSL_REG_WAKE_UP_DUR
DECL|LSM6DSL_REG_WAKE_UP_SRC|macro|LSM6DSL_REG_WAKE_UP_SRC
DECL|LSM6DSL_REG_WAKE_UP_THS|macro|LSM6DSL_REG_WAKE_UP_THS
DECL|LSM6DSL_REG_WHO_AM_I|macro|LSM6DSL_REG_WHO_AM_I
DECL|LSM6DSL_REG_WRIST_TILT_IA|macro|LSM6DSL_REG_WRIST_TILT_IA
DECL|LSM6DSL_REG_X_OFS_USR|macro|LSM6DSL_REG_X_OFS_USR
DECL|LSM6DSL_REG_Y_OFS_USR|macro|LSM6DSL_REG_Y_OFS_USR
DECL|LSM6DSL_REG_Z_OFS_USR|macro|LSM6DSL_REG_Z_OFS_USR
DECL|LSM6DSL_SHIFT_CTRL10_C_FUNC_EN|macro|LSM6DSL_SHIFT_CTRL10_C_FUNC_EN
DECL|LSM6DSL_SHIFT_CTRL10_C_PEDO_EN|macro|LSM6DSL_SHIFT_CTRL10_C_PEDO_EN
DECL|LSM6DSL_SHIFT_CTRL10_C_PEDO_RST_STEP|macro|LSM6DSL_SHIFT_CTRL10_C_PEDO_RST_STEP
DECL|LSM6DSL_SHIFT_CTRL10_C_SIGN_MOTION_EN|macro|LSM6DSL_SHIFT_CTRL10_C_SIGN_MOTION_EN
DECL|LSM6DSL_SHIFT_CTRL10_C_TILT_EN|macro|LSM6DSL_SHIFT_CTRL10_C_TILT_EN
DECL|LSM6DSL_SHIFT_CTRL10_C_TIMER_EN|macro|LSM6DSL_SHIFT_CTRL10_C_TIMER_EN
DECL|LSM6DSL_SHIFT_CTRL10_C_WRIST_TILT_EN|macro|LSM6DSL_SHIFT_CTRL10_C_WRIST_TILT_EN
DECL|LSM6DSL_SHIFT_CTRL1_XL_FS_XL|macro|LSM6DSL_SHIFT_CTRL1_XL_FS_XL
DECL|LSM6DSL_SHIFT_CTRL1_XL_LPF1_BW_SEL|macro|LSM6DSL_SHIFT_CTRL1_XL_LPF1_BW_SEL
DECL|LSM6DSL_SHIFT_CTRL1_XL_ODR_XL|macro|LSM6DSL_SHIFT_CTRL1_XL_ODR_XL
DECL|LSM6DSL_SHIFT_CTRL2_FS125|macro|LSM6DSL_SHIFT_CTRL2_FS125
DECL|LSM6DSL_SHIFT_CTRL2_G_FS_G|macro|LSM6DSL_SHIFT_CTRL2_G_FS_G
DECL|LSM6DSL_SHIFT_CTRL2_G_ODR_G|macro|LSM6DSL_SHIFT_CTRL2_G_ODR_G
DECL|LSM6DSL_SHIFT_CTRL3_C_BDU|macro|LSM6DSL_SHIFT_CTRL3_C_BDU
DECL|LSM6DSL_SHIFT_CTRL3_C_BLE|macro|LSM6DSL_SHIFT_CTRL3_C_BLE
DECL|LSM6DSL_SHIFT_CTRL3_C_BOOT|macro|LSM6DSL_SHIFT_CTRL3_C_BOOT
DECL|LSM6DSL_SHIFT_CTRL3_C_H_LACTIVE|macro|LSM6DSL_SHIFT_CTRL3_C_H_LACTIVE
DECL|LSM6DSL_SHIFT_CTRL3_C_IF_INC|macro|LSM6DSL_SHIFT_CTRL3_C_IF_INC
DECL|LSM6DSL_SHIFT_CTRL3_C_PP_OD|macro|LSM6DSL_SHIFT_CTRL3_C_PP_OD
DECL|LSM6DSL_SHIFT_CTRL3_C_SIM|macro|LSM6DSL_SHIFT_CTRL3_C_SIM
DECL|LSM6DSL_SHIFT_CTRL3_C_SW_RESET|macro|LSM6DSL_SHIFT_CTRL3_C_SW_RESET
DECL|LSM6DSL_SHIFT_CTRL4_C_DEN_DRDY_INT1|macro|LSM6DSL_SHIFT_CTRL4_C_DEN_DRDY_INT1
DECL|LSM6DSL_SHIFT_CTRL4_C_DEN_XL_EN|macro|LSM6DSL_SHIFT_CTRL4_C_DEN_XL_EN
DECL|LSM6DSL_SHIFT_CTRL4_C_DRDY_MASK|macro|LSM6DSL_SHIFT_CTRL4_C_DRDY_MASK
DECL|LSM6DSL_SHIFT_CTRL4_C_I2C_DISABLE|macro|LSM6DSL_SHIFT_CTRL4_C_I2C_DISABLE
DECL|LSM6DSL_SHIFT_CTRL4_C_INT2_ON_INT1|macro|LSM6DSL_SHIFT_CTRL4_C_INT2_ON_INT1
DECL|LSM6DSL_SHIFT_CTRL4_C_LPF1_SEL_G|macro|LSM6DSL_SHIFT_CTRL4_C_LPF1_SEL_G
DECL|LSM6DSL_SHIFT_CTRL4_C_SLEEP|macro|LSM6DSL_SHIFT_CTRL4_C_SLEEP
DECL|LSM6DSL_SHIFT_CTRL5_C_DEN_LH|macro|LSM6DSL_SHIFT_CTRL5_C_DEN_LH
DECL|LSM6DSL_SHIFT_CTRL5_C_ROUNDING|macro|LSM6DSL_SHIFT_CTRL5_C_ROUNDING
DECL|LSM6DSL_SHIFT_CTRL5_C_ST_G|macro|LSM6DSL_SHIFT_CTRL5_C_ST_G
DECL|LSM6DSL_SHIFT_CTRL5_C_ST_XL|macro|LSM6DSL_SHIFT_CTRL5_C_ST_XL
DECL|LSM6DSL_SHIFT_CTRL6_C_FTYPE|macro|LSM6DSL_SHIFT_CTRL6_C_FTYPE
DECL|LSM6DSL_SHIFT_CTRL6_C_LVL2_EN|macro|LSM6DSL_SHIFT_CTRL6_C_LVL2_EN
DECL|LSM6DSL_SHIFT_CTRL6_C_LVL_EN|macro|LSM6DSL_SHIFT_CTRL6_C_LVL_EN
DECL|LSM6DSL_SHIFT_CTRL6_C_TRIG_EN|macro|LSM6DSL_SHIFT_CTRL6_C_TRIG_EN
DECL|LSM6DSL_SHIFT_CTRL6_C_USR_OFF_W|macro|LSM6DSL_SHIFT_CTRL6_C_USR_OFF_W
DECL|LSM6DSL_SHIFT_CTRL6_C_XL_HM_MODE|macro|LSM6DSL_SHIFT_CTRL6_C_XL_HM_MODE
DECL|LSM6DSL_SHIFT_CTRL7_G_HM_MODE|macro|LSM6DSL_SHIFT_CTRL7_G_HM_MODE
DECL|LSM6DSL_SHIFT_CTRL7_HPM_G|macro|LSM6DSL_SHIFT_CTRL7_HPM_G
DECL|LSM6DSL_SHIFT_CTRL7_HP_EN_G|macro|LSM6DSL_SHIFT_CTRL7_HP_EN_G
DECL|LSM6DSL_SHIFT_CTRL7_ROUNDING_STATUS|macro|LSM6DSL_SHIFT_CTRL7_ROUNDING_STATUS
DECL|LSM6DSL_SHIFT_CTRL8_HPCF_XL|macro|LSM6DSL_SHIFT_CTRL8_HPCF_XL
DECL|LSM6DSL_SHIFT_CTRL8_HP_REF_MODE|macro|LSM6DSL_SHIFT_CTRL8_HP_REF_MODE
DECL|LSM6DSL_SHIFT_CTRL8_HP_SLOPE_XL_EN|macro|LSM6DSL_SHIFT_CTRL8_HP_SLOPE_XL_EN
DECL|LSM6DSL_SHIFT_CTRL8_INPUT_COMPOSITE|macro|LSM6DSL_SHIFT_CTRL8_INPUT_COMPOSITE
DECL|LSM6DSL_SHIFT_CTRL8_LOW_PASS_ON_6D|macro|LSM6DSL_SHIFT_CTRL8_LOW_PASS_ON_6D
DECL|LSM6DSL_SHIFT_CTRL8_LPF2_XL_EN|macro|LSM6DSL_SHIFT_CTRL8_LPF2_XL_EN
DECL|LSM6DSL_SHIFT_CTRL9_XL_DEN_G|macro|LSM6DSL_SHIFT_CTRL9_XL_DEN_G
DECL|LSM6DSL_SHIFT_CTRL9_XL_DEN_X|macro|LSM6DSL_SHIFT_CTRL9_XL_DEN_X
DECL|LSM6DSL_SHIFT_CTRL9_XL_DEN_Y|macro|LSM6DSL_SHIFT_CTRL9_XL_DEN_Y
DECL|LSM6DSL_SHIFT_CTRL9_XL_DEN_Z|macro|LSM6DSL_SHIFT_CTRL9_XL_DEN_Z
DECL|LSM6DSL_SHIFT_CTRL9_XL_SOFT_EN|macro|LSM6DSL_SHIFT_CTRL9_XL_SOFT_EN
DECL|LSM6DSL_SHIFT_D6D_SRC_D6D_IA|macro|LSM6DSL_SHIFT_D6D_SRC_D6D_IA
DECL|LSM6DSL_SHIFT_D6D_SRC_DEN_DRDY|macro|LSM6DSL_SHIFT_D6D_SRC_DEN_DRDY
DECL|LSM6DSL_SHIFT_D6D_SRC_XH|macro|LSM6DSL_SHIFT_D6D_SRC_XH
DECL|LSM6DSL_SHIFT_D6D_SRC_XL|macro|LSM6DSL_SHIFT_D6D_SRC_XL
DECL|LSM6DSL_SHIFT_D6D_SRC_YH|macro|LSM6DSL_SHIFT_D6D_SRC_YH
DECL|LSM6DSL_SHIFT_D6D_SRC_YL|macro|LSM6DSL_SHIFT_D6D_SRC_YL
DECL|LSM6DSL_SHIFT_D6D_SRC_ZH|macro|LSM6DSL_SHIFT_D6D_SRC_ZH
DECL|LSM6DSL_SHIFT_D6D_SRC_ZL|macro|LSM6DSL_SHIFT_D6D_SRC_ZL
DECL|LSM6DSL_SHIFT_DRDY_PULSE_CFG_G_DRDY_PULSED|macro|LSM6DSL_SHIFT_DRDY_PULSE_CFG_G_DRDY_PULSED
DECL|LSM6DSL_SHIFT_DRDY_PULSE_CFG_G_INT2_WRIST_TILT|macro|LSM6DSL_SHIFT_DRDY_PULSE_CFG_G_INT2_WRIST_TILT
DECL|LSM6DSL_SHIFT_FIFO_CTRL1_FTH|macro|LSM6DSL_SHIFT_FIFO_CTRL1_FTH
DECL|LSM6DSL_SHIFT_FIFO_CTRL2_FIFO_TEMP_EN|macro|LSM6DSL_SHIFT_FIFO_CTRL2_FIFO_TEMP_EN
DECL|LSM6DSL_SHIFT_FIFO_CTRL2_FTH|macro|LSM6DSL_SHIFT_FIFO_CTRL2_FTH
DECL|LSM6DSL_SHIFT_FIFO_CTRL2_TIMER_PEDO_FIFO_DRDY|macro|LSM6DSL_SHIFT_FIFO_CTRL2_TIMER_PEDO_FIFO_DRDY
DECL|LSM6DSL_SHIFT_FIFO_CTRL2_TIMER_PEDO_FIFO_EN|macro|LSM6DSL_SHIFT_FIFO_CTRL2_TIMER_PEDO_FIFO_EN
DECL|LSM6DSL_SHIFT_FIFO_CTRL3_DEC_FIFO_GYRO|macro|LSM6DSL_SHIFT_FIFO_CTRL3_DEC_FIFO_GYRO
DECL|LSM6DSL_SHIFT_FIFO_CTRL3_DEC_FIFO_XL|macro|LSM6DSL_SHIFT_FIFO_CTRL3_DEC_FIFO_XL
DECL|LSM6DSL_SHIFT_FIFO_CTRL4_DEC_DS3_FIFO|macro|LSM6DSL_SHIFT_FIFO_CTRL4_DEC_DS3_FIFO
DECL|LSM6DSL_SHIFT_FIFO_CTRL4_DEC_DS4_FIFO|macro|LSM6DSL_SHIFT_FIFO_CTRL4_DEC_DS4_FIFO
DECL|LSM6DSL_SHIFT_FIFO_CTRL4_ONLY_HIGH_DATA|macro|LSM6DSL_SHIFT_FIFO_CTRL4_ONLY_HIGH_DATA
DECL|LSM6DSL_SHIFT_FIFO_CTRL4_STOP_ON_FTH|macro|LSM6DSL_SHIFT_FIFO_CTRL4_STOP_ON_FTH
DECL|LSM6DSL_SHIFT_FIFO_CTRL5_FIFO_MODE|macro|LSM6DSL_SHIFT_FIFO_CTRL5_FIFO_MODE
DECL|LSM6DSL_SHIFT_FIFO_CTRL5_ODR_FIFO|macro|LSM6DSL_SHIFT_FIFO_CTRL5_ODR_FIFO
DECL|LSM6DSL_SHIFT_FIFO_STATUS2_DIFF_FIFO|macro|LSM6DSL_SHIFT_FIFO_STATUS2_DIFF_FIFO
DECL|LSM6DSL_SHIFT_FIFO_STATUS2_FIFO_EMPTY|macro|LSM6DSL_SHIFT_FIFO_STATUS2_FIFO_EMPTY
DECL|LSM6DSL_SHIFT_FIFO_STATUS2_FIFO_FULL_SMART|macro|LSM6DSL_SHIFT_FIFO_STATUS2_FIFO_FULL_SMART
DECL|LSM6DSL_SHIFT_FIFO_STATUS2_OVER_RUN|macro|LSM6DSL_SHIFT_FIFO_STATUS2_OVER_RUN
DECL|LSM6DSL_SHIFT_FIFO_STATUS2_WATERM|macro|LSM6DSL_SHIFT_FIFO_STATUS2_WATERM
DECL|LSM6DSL_SHIFT_FIFO_STATUS3_FIFO_PATTERN|macro|LSM6DSL_SHIFT_FIFO_STATUS3_FIFO_PATTERN
DECL|LSM6DSL_SHIFT_FIFO_STATUS4_FIFO_PATTERN|macro|LSM6DSL_SHIFT_FIFO_STATUS4_FIFO_PATTERN
DECL|LSM6DSL_SHIFT_FREE_FALL_DUR|macro|LSM6DSL_SHIFT_FREE_FALL_DUR
DECL|LSM6DSL_SHIFT_FREE_FALL_THS|macro|LSM6DSL_SHIFT_FREE_FALL_THS
DECL|LSM6DSL_SHIFT_FUNC_CFG_EN_B|macro|LSM6DSL_SHIFT_FUNC_CFG_EN_B
DECL|LSM6DSL_SHIFT_FUNC_CFG_EN|macro|LSM6DSL_SHIFT_FUNC_CFG_EN
DECL|LSM6DSL_SHIFT_FUNC_SRC1_HI_FAIL|macro|LSM6DSL_SHIFT_FUNC_SRC1_HI_FAIL
DECL|LSM6DSL_SHIFT_FUNC_SRC1_SENSORHUB_END_OP|macro|LSM6DSL_SHIFT_FUNC_SRC1_SENSORHUB_END_OP
DECL|LSM6DSL_SHIFT_FUNC_SRC1_SIGN_MOTION_IA|macro|LSM6DSL_SHIFT_FUNC_SRC1_SIGN_MOTION_IA
DECL|LSM6DSL_SHIFT_FUNC_SRC1_SI_SEND_OP|macro|LSM6DSL_SHIFT_FUNC_SRC1_SI_SEND_OP
DECL|LSM6DSL_SHIFT_FUNC_SRC1_STEP_COUNT_DELTA_IA|macro|LSM6DSL_SHIFT_FUNC_SRC1_STEP_COUNT_DELTA_IA
DECL|LSM6DSL_SHIFT_FUNC_SRC1_STEP_DETECTED|macro|LSM6DSL_SHIFT_FUNC_SRC1_STEP_DETECTED
DECL|LSM6DSL_SHIFT_FUNC_SRC1_STEP_OVERFLOW|macro|LSM6DSL_SHIFT_FUNC_SRC1_STEP_OVERFLOW
DECL|LSM6DSL_SHIFT_FUNC_SRC1_TILT_IA|macro|LSM6DSL_SHIFT_FUNC_SRC1_TILT_IA
DECL|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE0_NACK|macro|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE0_NACK
DECL|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE1_NACK|macro|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE1_NACK
DECL|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE2_NACK|macro|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE2_NACK
DECL|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE3_NACK|macro|LSM6DSL_SHIFT_FUNC_SRC2_SLAVE3_NACK
DECL|LSM6DSL_SHIFT_FUNC_SRC2_WRIST_TILT_IA|macro|LSM6DSL_SHIFT_FUNC_SRC2_WRIST_TILT_IA
DECL|LSM6DSL_SHIFT_INT1_CTRL_BOOT|macro|LSM6DSL_SHIFT_INT1_CTRL_BOOT
DECL|LSM6DSL_SHIFT_INT1_CTRL_DRDY_G|macro|LSM6DSL_SHIFT_INT1_CTRL_DRDY_G
DECL|LSM6DSL_SHIFT_INT1_CTRL_DRDY_XL|macro|LSM6DSL_SHIFT_INT1_CTRL_DRDY_XL
DECL|LSM6DSL_SHIFT_INT1_CTRL_FIFO_OVR|macro|LSM6DSL_SHIFT_INT1_CTRL_FIFO_OVR
DECL|LSM6DSL_SHIFT_INT1_CTRL_FULL_FLAG|macro|LSM6DSL_SHIFT_INT1_CTRL_FULL_FLAG
DECL|LSM6DSL_SHIFT_INT1_CTRL_SIGN_MOT|macro|LSM6DSL_SHIFT_INT1_CTRL_SIGN_MOT
DECL|LSM6DSL_SHIFT_INT1_CTRL_STEP_DETECTOR|macro|LSM6DSL_SHIFT_INT1_CTRL_STEP_DETECTOR
DECL|LSM6DSL_SHIFT_INT1_FTH|macro|LSM6DSL_SHIFT_INT1_FTH
DECL|LSM6DSL_SHIFT_INT2_CTRL_DRDY_G|macro|LSM6DSL_SHIFT_INT2_CTRL_DRDY_G
DECL|LSM6DSL_SHIFT_INT2_CTRL_DRDY_XL|macro|LSM6DSL_SHIFT_INT2_CTRL_DRDY_XL
DECL|LSM6DSL_SHIFT_INT2_CTRL_FIFO_OVR|macro|LSM6DSL_SHIFT_INT2_CTRL_FIFO_OVR
DECL|LSM6DSL_SHIFT_INT2_CTRL_FULL_FLAG|macro|LSM6DSL_SHIFT_INT2_CTRL_FULL_FLAG
DECL|LSM6DSL_SHIFT_INT2_CTRL_STEP_COUNT_OV|macro|LSM6DSL_SHIFT_INT2_CTRL_STEP_COUNT_OV
DECL|LSM6DSL_SHIFT_INT2_CTRL_STEP_DELTA|macro|LSM6DSL_SHIFT_INT2_CTRL_STEP_DELTA
DECL|LSM6DSL_SHIFT_INT2_DRDY_TEMP|macro|LSM6DSL_SHIFT_INT2_DRDY_TEMP
DECL|LSM6DSL_SHIFT_INT2_FTH|macro|LSM6DSL_SHIFT_INT2_FTH
DECL|LSM6DSL_SHIFT_INT_DUR2_DUR|macro|LSM6DSL_SHIFT_INT_DUR2_DUR
DECL|LSM6DSL_SHIFT_INT_QUIET|macro|LSM6DSL_SHIFT_INT_QUIET
DECL|LSM6DSL_SHIFT_INT_SHOCK|macro|LSM6DSL_SHIFT_INT_SHOCK
DECL|LSM6DSL_SHIFT_MASTER_CONFIG_DATA_VALID_SEL_FIFO|macro|LSM6DSL_SHIFT_MASTER_CONFIG_DATA_VALID_SEL_FIFO
DECL|LSM6DSL_SHIFT_MASTER_CONFIG_DRDY_ON_INT1|macro|LSM6DSL_SHIFT_MASTER_CONFIG_DRDY_ON_INT1
DECL|LSM6DSL_SHIFT_MASTER_CONFIG_IRON_EN|macro|LSM6DSL_SHIFT_MASTER_CONFIG_IRON_EN
DECL|LSM6DSL_SHIFT_MASTER_CONFIG_MASTER_ON|macro|LSM6DSL_SHIFT_MASTER_CONFIG_MASTER_ON
DECL|LSM6DSL_SHIFT_MASTER_CONFIG_PASS_THROUGH_MODE|macro|LSM6DSL_SHIFT_MASTER_CONFIG_PASS_THROUGH_MODE
DECL|LSM6DSL_SHIFT_MASTER_CONFIG_PULL_UP_EN|macro|LSM6DSL_SHIFT_MASTER_CONFIG_PULL_UP_EN
DECL|LSM6DSL_SHIFT_MASTER_CONFIG_START_CONFIG|macro|LSM6DSL_SHIFT_MASTER_CONFIG_START_CONFIG
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_6D|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_6D
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_DOUBLE_TAP|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_DOUBLE_TAP
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_FF|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_FF
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_INACT_STATE|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_INACT_STATE
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_SINGLE_TAP|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_SINGLE_TAP
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_TILT|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_TILT
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_TIMER|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_TIMER
DECL|LSM6DSL_SHIFT_MD1_CFG_INT1_WU|macro|LSM6DSL_SHIFT_MD1_CFG_INT1_WU
DECL|LSM6DSL_SHIFT_MD2_CFG_INT1_WU|macro|LSM6DSL_SHIFT_MD2_CFG_INT1_WU
DECL|LSM6DSL_SHIFT_MD2_CFG_INT2_6D|macro|LSM6DSL_SHIFT_MD2_CFG_INT2_6D
DECL|LSM6DSL_SHIFT_MD2_CFG_INT2_DOUBLE_TAP|macro|LSM6DSL_SHIFT_MD2_CFG_INT2_DOUBLE_TAP
DECL|LSM6DSL_SHIFT_MD2_CFG_INT2_FF|macro|LSM6DSL_SHIFT_MD2_CFG_INT2_FF
DECL|LSM6DSL_SHIFT_MD2_CFG_INT2_INACT_STATE|macro|LSM6DSL_SHIFT_MD2_CFG_INT2_INACT_STATE
DECL|LSM6DSL_SHIFT_MD2_CFG_INT2_IRON|macro|LSM6DSL_SHIFT_MD2_CFG_INT2_IRON
DECL|LSM6DSL_SHIFT_MD2_CFG_INT2_SINGLE_TAP|macro|LSM6DSL_SHIFT_MD2_CFG_INT2_SINGLE_TAP
DECL|LSM6DSL_SHIFT_MD2_CFG_INT2_TILT|macro|LSM6DSL_SHIFT_MD2_CFG_INT2_TILT
DECL|LSM6DSL_SHIFT_SENSOR_SYNC_RES_RATIO|macro|LSM6DSL_SHIFT_SENSOR_SYNC_RES_RATIO
DECL|LSM6DSL_SHIFT_SENSOR_SYNC_TIME_FRAME_TPH|macro|LSM6DSL_SHIFT_SENSOR_SYNC_TIME_FRAME_TPH
DECL|LSM6DSL_SHIFT_STATUS_REG_GDA|macro|LSM6DSL_SHIFT_STATUS_REG_GDA
DECL|LSM6DSL_SHIFT_STATUS_REG_TDA|macro|LSM6DSL_SHIFT_STATUS_REG_TDA
DECL|LSM6DSL_SHIFT_STATUS_REG_XLDA|macro|LSM6DSL_SHIFT_STATUS_REG_XLDA
DECL|LSM6DSL_SHIFT_TAP_CFG_INACT_EN|macro|LSM6DSL_SHIFT_TAP_CFG_INACT_EN
DECL|LSM6DSL_SHIFT_TAP_CFG_INTERRPUTS_ENABLE|macro|LSM6DSL_SHIFT_TAP_CFG_INTERRPUTS_ENABLE
DECL|LSM6DSL_SHIFT_TAP_CFG_LIR|macro|LSM6DSL_SHIFT_TAP_CFG_LIR
DECL|LSM6DSL_SHIFT_TAP_CFG_SLOPE_FDS|macro|LSM6DSL_SHIFT_TAP_CFG_SLOPE_FDS
DECL|LSM6DSL_SHIFT_TAP_CFG_X_EN|macro|LSM6DSL_SHIFT_TAP_CFG_X_EN
DECL|LSM6DSL_SHIFT_TAP_CFG_Y_EN|macro|LSM6DSL_SHIFT_TAP_CFG_Y_EN
DECL|LSM6DSL_SHIFT_TAP_CFG_Z_EN|macro|LSM6DSL_SHIFT_TAP_CFG_Z_EN
DECL|LSM6DSL_SHIFT_TAP_SRC_DOUBLE_TAP|macro|LSM6DSL_SHIFT_TAP_SRC_DOUBLE_TAP
DECL|LSM6DSL_SHIFT_TAP_SRC_SINGLE_TAP|macro|LSM6DSL_SHIFT_TAP_SRC_SINGLE_TAP
DECL|LSM6DSL_SHIFT_TAP_SRC_TAP_IA|macro|LSM6DSL_SHIFT_TAP_SRC_TAP_IA
DECL|LSM6DSL_SHIFT_TAP_SRC_TAP_SIGN|macro|LSM6DSL_SHIFT_TAP_SRC_TAP_SIGN
DECL|LSM6DSL_SHIFT_TAP_SRC_X_TAP|macro|LSM6DSL_SHIFT_TAP_SRC_X_TAP
DECL|LSM6DSL_SHIFT_TAP_SRC_Y_TAP|macro|LSM6DSL_SHIFT_TAP_SRC_Y_TAP
DECL|LSM6DSL_SHIFT_TAP_SRC_Z_TAP|macro|LSM6DSL_SHIFT_TAP_SRC_Z_TAP
DECL|LSM6DSL_SHIFT_TAP_THS_6D_D4D_EN|macro|LSM6DSL_SHIFT_TAP_THS_6D_D4D_EN
DECL|LSM6DSL_SHIFT_TAP_THS_6D_SIXD_THS|macro|LSM6DSL_SHIFT_TAP_THS_6D_SIXD_THS
DECL|LSM6DSL_SHIFT_TAP_THS_6D_TAP_THS|macro|LSM6DSL_SHIFT_TAP_THS_6D_TAP_THS
DECL|LSM6DSL_SHIFT_WAKE_UP_DUAR_WAKE_DUR|macro|LSM6DSL_SHIFT_WAKE_UP_DUAR_WAKE_DUR
DECL|LSM6DSL_SHIFT_WAKE_UP_DUR_FF_DUR5|macro|LSM6DSL_SHIFT_WAKE_UP_DUR_FF_DUR5
DECL|LSM6DSL_SHIFT_WAKE_UP_DUR_SLEEP_DUR|macro|LSM6DSL_SHIFT_WAKE_UP_DUR_SLEEP_DUR
DECL|LSM6DSL_SHIFT_WAKE_UP_DUR_TIMER_HR|macro|LSM6DSL_SHIFT_WAKE_UP_DUR_TIMER_HR
DECL|LSM6DSL_SHIFT_WAKE_UP_SRC_FF_IA|macro|LSM6DSL_SHIFT_WAKE_UP_SRC_FF_IA
DECL|LSM6DSL_SHIFT_WAKE_UP_SRC_SLEEP_STATE_IA|macro|LSM6DSL_SHIFT_WAKE_UP_SRC_SLEEP_STATE_IA
DECL|LSM6DSL_SHIFT_WAKE_UP_SRC_WU_IA|macro|LSM6DSL_SHIFT_WAKE_UP_SRC_WU_IA
DECL|LSM6DSL_SHIFT_WAKE_UP_SRC_X_WU|macro|LSM6DSL_SHIFT_WAKE_UP_SRC_X_WU
DECL|LSM6DSL_SHIFT_WAKE_UP_SRC_Y_WU|macro|LSM6DSL_SHIFT_WAKE_UP_SRC_Y_WU
DECL|LSM6DSL_SHIFT_WAKE_UP_SRC_Z_WU|macro|LSM6DSL_SHIFT_WAKE_UP_SRC_Z_WU
DECL|LSM6DSL_SHIFT_WAKE_UP_THS_SINGLE_DOUBLE_TAP|macro|LSM6DSL_SHIFT_WAKE_UP_THS_SINGLE_DOUBLE_TAP
DECL|LSM6DSL_SHIFT_WAKE_UP_THS_WK_THS|macro|LSM6DSL_SHIFT_WAKE_UP_THS_WK_THS
DECL|LSM6DSL_SHIFT_WRIST_TILT_IA_XNEG|macro|LSM6DSL_SHIFT_WRIST_TILT_IA_XNEG
DECL|LSM6DSL_SHIFT_WRIST_TILT_IA_XPOS|macro|LSM6DSL_SHIFT_WRIST_TILT_IA_XPOS
DECL|LSM6DSL_SHIFT_WRIST_TILT_IA_YNEG|macro|LSM6DSL_SHIFT_WRIST_TILT_IA_YNEG
DECL|LSM6DSL_SHIFT_WRIST_TILT_IA_YPOS|macro|LSM6DSL_SHIFT_WRIST_TILT_IA_YPOS
DECL|LSM6DSL_SHIFT_WRIST_TILT_IA_ZNEG|macro|LSM6DSL_SHIFT_WRIST_TILT_IA_ZNEG
DECL|LSM6DSL_SHIFT_WRIST_TILT_IA_ZPOS|macro|LSM6DSL_SHIFT_WRIST_TILT_IA_ZPOS
DECL|LSM6DSL_VAL_WHO_AM_I|macro|LSM6DSL_VAL_WHO_AM_I
DECL|SENSI_GRAIN_G|macro|SENSI_GRAIN_G
DECL|SENSI_GRAIN_XL|macro|SENSI_GRAIN_XL
DECL|SENSOR_DEG2RAD_DOUBLE|macro|SENSOR_DEG2RAD_DOUBLE
DECL|SENSOR_G_DOUBLE|macro|SENSOR_G_DOUBLE
DECL|SENSOR_PI_DOUBLE|macro|SENSOR_PI_DOUBLE
DECL|SYS_LOG_DOMAIN|macro|SYS_LOG_DOMAIN
DECL|SYS_LOG_LEVEL|macro|SYS_LOG_LEVEL
DECL|__SENSOR_LSM6DSL_H__|macro|__SENSOR_LSM6DSL_H__
DECL|accel_freq|member|u16_t accel_freq;
DECL|accel_fs|member|u8_t accel_fs;
DECL|accel_sample_x|member|int accel_sample_x;
DECL|accel_sample_y|member|int accel_sample_y;
DECL|accel_sample_z|member|int accel_sample_z;
DECL|accel_sensitivity|member|float accel_sensitivity;
DECL|comm_master_dev_name|member|char *comm_master_dev_name;
DECL|comm_master|member|struct device *comm_master;
DECL|data_ready_handler|member|sensor_trigger_handler_t data_ready_handler;
DECL|data_ready_trigger|member|struct sensor_trigger data_ready_trigger;
DECL|dev|member|struct device *dev;
DECL|gpio_cb|member|struct gpio_callback gpio_cb;
DECL|gpio_sem|member|struct k_sem gpio_sem;
DECL|gpio|member|struct device *gpio;
DECL|gyro_freq|member|u16_t gyro_freq;
DECL|gyro_fs|member|u8_t gyro_fs;
DECL|gyro_sample_x|member|int gyro_sample_x;
DECL|gyro_sample_y|member|int gyro_sample_y;
DECL|gyro_sample_z|member|int gyro_sample_z;
DECL|gyro_sensitivity|member|float gyro_sensitivity;
DECL|hw_tf|member|const struct lsm6dsl_transfer_function *hw_tf;
DECL|lsm6dsl_config|struct|struct lsm6dsl_config {
DECL|lsm6dsl_data|struct|struct lsm6dsl_data {
DECL|lsm6dsl_transfer_function|struct|struct lsm6dsl_transfer_function {
DECL|magn_sample_x|member|int magn_sample_x;
DECL|magn_sample_y|member|int magn_sample_y;
DECL|magn_sample_z|member|int magn_sample_z;
DECL|magn_sensitivity|member|float magn_sensitivity;
DECL|read_data|member|int (*read_data)(struct lsm6dsl_data *data, u8_t reg_addr,
DECL|read_reg|member|int (*read_reg)(struct lsm6dsl_data *data, u8_t reg_addr,
DECL|sample_press|member|int sample_press;
DECL|sample_temp|member|int sample_temp;
DECL|temp_sample|member|int temp_sample;
DECL|thread|member|struct k_thread thread;
DECL|update_reg|member|int (*update_reg)(struct lsm6dsl_data *data, u8_t reg_addr,
DECL|work|member|struct k_work work;
DECL|write_data|member|int (*write_data)(struct lsm6dsl_data *data, u8_t reg_addr,
