Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed Sep 28 19:22:55 2016
| Host         : mai running 64-bit Debian GNU/Linux 8.6 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cnn_system_wrapper_timing_summary_routed.rpt -rpx cnn_system_wrapper_timing_summary_routed.rpx
| Design       : cnn_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.218        0.000                      0                70057        0.019        0.000                      0                70057        3.750        0.000                       0                 24461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.218        0.000                      0                65382        0.019        0.000                      0                65382        3.750        0.000                       0                 24461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.287        0.000                      0                 4675        1.455        0.000                      0                 4675  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 1.450ns (15.264%)  route 8.050ns (84.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=140, routed)         8.050    12.530    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[24]
    SLICE_X50Y147        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.641    12.820    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X50Y147        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[24]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X50Y147        FDRE (Setup_fdre_C_D)       -0.047    12.748    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[24]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 1.450ns (15.166%)  route 8.111ns (84.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=140, routed)         8.111    12.592    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[8]
    SLICE_X89Y141        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.719    12.898    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X89Y141        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[8]/C
                         clock pessimism              0.129    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.062    12.811    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[8]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg18_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 1.450ns (15.117%)  route 8.142ns (84.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=140, routed)         8.142    12.622    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[8]
    SLICE_X93Y142        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg18_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.779    12.958    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X93Y142        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg18_reg[8]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X93Y142        FDRE (Setup_fdre_C_D)       -0.081    12.852    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg18_reg[8]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg31_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 1.450ns (15.093%)  route 8.157ns (84.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=140, routed)         8.157    12.638    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[8]
    SLICE_X91Y141        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg31_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.778    12.957    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X91Y141        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg31_reg[8]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X91Y141        FDRE (Setup_fdre_C_D)       -0.058    12.874    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg31_reg[8]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg110_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 1.450ns (15.148%)  route 8.122ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=140, routed)         8.122    12.603    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[8]
    SLICE_X86Y136        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg110_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.715    12.894    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X86Y136        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg110_reg[8]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X86Y136        FDRE (Setup_fdre_C_D)       -0.030    12.839    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg110_reg[8]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg17_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 1.450ns (15.117%)  route 8.142ns (84.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=140, routed)         8.142    12.622    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[8]
    SLICE_X92Y142        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg17_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.779    12.958    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X92Y142        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg17_reg[8]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X92Y142        FDRE (Setup_fdre_C_D)       -0.045    12.888    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg17_reg[8]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg26_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 1.450ns (15.093%)  route 8.157ns (84.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=140, routed)         8.157    12.638    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[8]
    SLICE_X90Y141        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg26_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.778    12.957    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X90Y141        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg26_reg[8]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X90Y141        FDRE (Setup_fdre_C_D)       -0.028    12.904    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg26_reg[8]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg81_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.450ns (15.428%)  route 7.948ns (84.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=140, routed)         7.948    12.429    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[24]
    SLICE_X52Y143        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg81_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.640    12.819    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X52Y143        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg81_reg[24]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)       -0.095    12.699    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg81_reg[24]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.397ns  (logic 1.450ns (15.430%)  route 7.947ns (84.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=140, routed)         7.947    12.428    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[24]
    SLICE_X33Y135        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.648    12.827    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X33Y135        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[24]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X33Y135        FDRE (Setup_fdre_C_D)       -0.067    12.735    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[24]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg96_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 1.450ns (15.362%)  route 7.989ns (84.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         7.989    12.469    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X85Y133        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg96_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.713    12.892    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X85Y133        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg96_reg[9]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X85Y133        FDRE (Setup_fdre_C_D)       -0.081    12.786    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg96_reg[9]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.127%)  route 0.219ns (60.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.578     0.914    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X56Y50         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[14][0]/Q
                         net (fo=2, routed)           0.219     1.274    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[14]_44[0]
    SLICE_X56Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.853     1.219    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X56Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[15][0]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.066     1.255    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.674%)  route 0.214ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.561     0.896    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X48Y46         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[23]/Q
                         net (fo=2, routed)           0.214     1.252    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[23]__0
    SLICE_X52Y45         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X52Y45         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.066     1.222    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_wreg_we_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core6/conv/wreg/r_weight10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.193%)  route 0.228ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.635     0.971    cnn_system_i/copro_0/inst/top0/core6/conv/wreg/s_axi_aclk
    SLICE_X53Y102        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core6/conv/wreg/r_weight10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  cnn_system_i/copro_0/inst/top0/core6/conv/wreg/r_weight10_reg[1]/Q
                         net (fo=2, routed)           0.228     1.340    cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight10_reg[15]_0[1]
    SLICE_X49Y104        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.910     1.276    cnn_system_i/copro_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X49Y104        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight10_reg[1]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDCE (Hold_fdce_C_D)         0.070     1.307    cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.130%)  route 0.229ns (61.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.642     0.978    cnn_system_i/copro_0/inst/top0/core5/feat_accum/s_axi_aclk
    SLICE_X106Y48        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[8]/Q
                         net (fo=1, routed)           0.229     1.347    cnn_system_i/copro_0/inst/top0/core5/buf_feat/total_reg[15][8]
    SLICE_X107Y51        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.906     1.272    cnn_system_i/copro_0/inst/top0/core5/buf_feat/s_axi_aclk
    SLICE_X107Y51        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[8]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X107Y51        FDCE (Hold_fdce_C_D)         0.070     1.312    cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core6/conv/wreg/r_weight0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.034%)  route 0.200ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.614     0.950    cnn_system_i/copro_0/inst/top0/core6/conv/wreg/s_axi_aclk
    SLICE_X102Y43        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core6/conv/wreg/r_weight0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  cnn_system_i/copro_0/inst/top0/core6/conv/wreg/r_weight0_reg[1]/Q
                         net (fo=1, routed)           0.200     1.314    cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight0_reg[15]_0[1]
    SLICE_X102Y51        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.879     1.245    cnn_system_i/copro_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X102Y51        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight0_reg[1]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X102Y51        FDCE (Hold_fdce_C_D)         0.060     1.275    cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight10_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.110%)  route 0.229ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.551     0.887    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X48Y63         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[4]/Q
                         net (fo=2, routed)           0.229     1.257    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight10_reg[15]_0[4]
    SLICE_X53Y63         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.815     1.181    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X53Y63         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight10_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y63         FDCE (Hold_fdce_C_D)         0.070     1.216    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight10_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_2_reg[11]_inst_top0_core0_buf_feat_r_pixel1_2_reg_c/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.633%)  route 0.219ns (51.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.580     0.916    cnn_system_i/copro_0/inst/top0/core4/buf_feat/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_2_reg[11]_inst_top0_core0_buf_feat_r_pixel1_2_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_2_reg[11]_inst_top0_core0_buf_feat_r_pixel1_2_reg_c/Q
                         net (fo=1, routed)           0.219     1.298    cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_2_reg[11]_inst_top0_core0_buf_feat_r_pixel1_2_reg_c_n_0
    SLICE_X67Y49         LUT2 (Prop_lut2_I0_O)        0.043     1.341 r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_2_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.341    cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_2_reg_gate__3_n_0
    SLICE_X67Y49         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.854     1.220    cnn_system_i/copro_0/inst/top0/core4/buf_feat/s_axi_aclk
    SLICE_X67Y49         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_1_reg[11]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X67Y49         FDCE (Hold_fdce_C_D)         0.107     1.297    cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_pixel0_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core6/feat_accum/total_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core6/buf_feat/r_buf_input_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.856%)  route 0.231ns (62.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.614     0.950    cnn_system_i/copro_0/inst/top0/core6/feat_accum/s_axi_aclk
    SLICE_X105Y45        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core6/feat_accum/total_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y45        FDRE (Prop_fdre_C_Q)         0.141     1.090 r  cnn_system_i/copro_0/inst/top0/core6/feat_accum/total_reg[10]/Q
                         net (fo=1, routed)           0.231     1.322    cnn_system_i/copro_0/inst/top0/core6/buf_feat/total_reg[15][10]
    SLICE_X104Y50        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core6/buf_feat/r_buf_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.880     1.246    cnn_system_i/copro_0/inst/top0/core6/buf_feat/s_axi_aclk
    SLICE_X104Y50        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core6/buf_feat/r_buf_input_reg[10]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X104Y50        FDCE (Hold_fdce_C_D)         0.059     1.275    cnn_system_i/copro_0/inst/top0/core6/buf_feat/r_buf_input_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.883%)  route 0.241ns (63.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.642     0.978    cnn_system_i/copro_0/inst/top0/core5/feat_accum/s_axi_aclk
    SLICE_X106Y49        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[12]/Q
                         net (fo=1, routed)           0.241     1.360    cnn_system_i/copro_0/inst/top0/core5/buf_feat/total_reg[15][12]
    SLICE_X107Y55        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.905     1.271    cnn_system_i/copro_0/inst/top0/core5/buf_feat/s_axi_aclk
    SLICE_X107Y55        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[12]/C
                         clock pessimism             -0.030     1.241    
    SLICE_X107Y55        FDCE (Hold_fdce_C_D)         0.070     1.311    cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_buf_input_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[16][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[17][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.738%)  route 0.243ns (63.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.577     0.913    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X55Y51         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[16][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[16][3]/Q
                         net (fo=2, routed)           0.243     1.296    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[16]_46[3]
    SLICE_X54Y48         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.851     1.217    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X54Y48         FDRE                                         r  cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[17][3]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.059     1.246    cnn_system_i/copro_0/inst/top0/ctrl/ctrl_core/r_weight_x_d_reg[17][3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y42  cnn_system_i/copro_0/inst/top0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y42  cnn_system_i/copro_0/inst/top0/core0/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y26  cnn_system_i/copro_0/inst/top0/core7/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y26  cnn_system_i/copro_0/inst/top0/core7/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y17  cnn_system_i/copro_0/inst/top0/core6/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y17  cnn_system_i/copro_0/inst/top0/core6/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y18  cnn_system_i/copro_0/inst/top0/core5/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y18  cnn_system_i/copro_0/inst/top0/core5/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y18  cnn_system_i/copro_0/inst/top0/core4/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y18  cnn_system_i/copro_0/inst/top0/core4/mem_feat/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y75  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y74  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff3/mem_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y74  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff3/mem_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y83  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff2/mem_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff2/mem_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.642ns (7.945%)  route 7.439ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.955    11.257    cnn_system_i/copro_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y136       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.777    12.956    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X101Y136       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[10]/C
                         clock pessimism              0.147    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X101Y136       FDCE (Recov_fdce_C_CLR)     -0.405    12.544    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[10]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.642ns (7.945%)  route 7.439ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.955    11.257    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y136       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.777    12.956    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X101Y136       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[4]/C
                         clock pessimism              0.147    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X101Y136       FDCE (Recov_fdce_C_CLR)     -0.405    12.544    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[4]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.642ns (7.945%)  route 7.439ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.955    11.257    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y136       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.777    12.956    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X101Y136       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[5]/C
                         clock pessimism              0.147    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X101Y136       FDCE (Recov_fdce_C_CLR)     -0.405    12.544    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel13_reg[5]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 0.642ns (7.899%)  route 7.485ns (92.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.021 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       5.001    11.303    cnn_system_i/copro_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X106Y126       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.842    13.021    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X106Y126       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[10]/C
                         clock pessimism              0.147    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X106Y126       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[10]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 0.642ns (7.899%)  route 7.485ns (92.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.021 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       5.001    11.303    cnn_system_i/copro_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X106Y126       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.842    13.021    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X106Y126       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[8]/C
                         clock pessimism              0.147    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X106Y126       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight9_reg[8]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 0.642ns (7.965%)  route 7.418ns (92.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 12.955 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.934    11.236    cnn_system_i/copro_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y134       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.776    12.955    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X101Y134       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[1]/C
                         clock pessimism              0.147    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X101Y134       FDCE (Recov_fdce_C_CLR)     -0.405    12.543    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight13_reg[1]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 0.642ns (8.032%)  route 7.351ns (91.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.867    11.169    cnn_system_i/copro_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y131       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.772    12.951    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X101Y131       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[15]/C
                         clock pessimism              0.147    13.098    
                         clock uncertainty           -0.154    12.944    
    SLICE_X101Y131       FDCE (Recov_fdce_C_CLR)     -0.405    12.539    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[15]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 0.642ns (8.041%)  route 7.342ns (91.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 12.949 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.858    11.160    cnn_system_i/copro_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y131        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.770    12.949    cnn_system_i/copro_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X93Y131        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[11]/C
                         clock pessimism              0.147    13.096    
                         clock uncertainty           -0.154    12.942    
    SLICE_X93Y131        FDCE (Recov_fdce_C_CLR)     -0.405    12.537    cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[11]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 0.642ns (8.041%)  route 7.342ns (91.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 12.949 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.858    11.160    cnn_system_i/copro_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y131        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.770    12.949    cnn_system_i/copro_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X93Y131        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[12]/C
                         clock pessimism              0.147    13.096    
                         clock uncertainty           -0.154    12.942    
    SLICE_X93Y131        FDCE (Recov_fdce_C_CLR)     -0.405    12.537    cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight14_reg[12]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 0.642ns (7.953%)  route 7.431ns (92.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.882     3.176    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.484     6.178    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.302 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       4.947    11.249    cnn_system_i/copro_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X102Y132       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       1.775    12.954    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X102Y132       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[13]/C
                         clock pessimism              0.147    13.101    
                         clock uncertainty           -0.154    12.947    
    SLICE_X102Y132       FDCE (Recov_fdce_C_CLR)     -0.319    12.628    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight10_reg[13]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  1.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.429%)  route 1.347ns (86.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.309     2.544    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y56         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X32Y56         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.429%)  route 1.347ns (86.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.309     2.544    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y56         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X32Y56         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.429%)  route 1.347ns (86.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.309     2.544    cnn_system_i/copro_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y56         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X32Y56         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.209ns (13.287%)  route 1.364ns (86.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.326     2.561    cnn_system_i/copro_0/inst/top0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X34Y55         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X34Y55         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.209ns (13.287%)  route 1.364ns (86.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.326     2.561    cnn_system_i/copro_0/inst/top0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X34Y55         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X34Y55         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight19_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.209ns (13.287%)  route 1.364ns (86.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.326     2.561    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X34Y55         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X34Y55         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight15_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight16_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.209ns (13.287%)  route 1.364ns (86.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.326     2.561    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X34Y55         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X34Y55         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight16_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight16_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.209ns (13.287%)  route 1.364ns (86.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.326     2.561    cnn_system_i/copro_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X34Y55         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.825     1.191    cnn_system_i/copro_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X34Y55         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight15_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight11_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.209ns (12.929%)  route 1.408ns (87.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.369     2.605    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X30Y53         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.844     1.210    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X30Y53         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight11_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.108    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight11_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight13_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.209ns (12.929%)  route 1.408ns (87.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.652     0.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y117        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          1.038     2.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.235 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14741, routed)       0.369     2.605    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X30Y53         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24663, routed)       0.844     1.210    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X30Y53         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight13_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.108    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight13_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  1.497    





