// Seed: 4093187940
module module_0;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input tri id_2,
    input wire id_3,
    output wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output supply0 id_11,
    output tri1 id_12,
    output supply1 id_13
);
  uwire id_15 = 1 == id_2;
  wire  id_16;
  initial id_0 = #1 id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0();
  assign id_3 = id_10;
endmodule
