/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Thu Apr 21 16:37:40 CEST 2022
 * 
 */

/* Generation options: */
#ifndef __top_h__
#define __top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the top module */
class MOD_top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_m_awSent;
  MOD_Reg<tUInt32> INST_m_cnt;
  MOD_Reg<tUInt32> INST_m_nextWriteAddr;
  MOD_Reg<tUInt8> INST_m_reqSent;
  MOD_Reg<tUInt32> INST_m_rspCnt;
  MOD_CReg<tUInt64> INST_m_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_m_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_m_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_m_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_m_shim_shim_wff_rv;
  MOD_CReg<tUInt64> INST_s_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_s_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_s_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_s_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_s_shim_shim_wff_rv;
  MOD_Wire<tUInt8> INST_ug_snk_1_canPutWire;
  MOD_Wire<tUWide> INST_ug_snk_1_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_2_canPutWire;
  MOD_Wire<tUInt8> INST_ug_snk_2_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_3_canPutWire;
  MOD_Wire<tUInt64> INST_ug_snk_3_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_4_canPutWire;
  MOD_Wire<tUWide> INST_ug_snk_4_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_canPutWire;
  MOD_Wire<tUInt64> INST_ug_snk_putWire;
  MOD_Wire<tUInt8> INST_ug_src_1_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_1_dropWire;
  MOD_Wire<tUWide> INST_ug_src_1_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_2_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_2_dropWire;
  MOD_Wire<tUInt8> INST_ug_src_2_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_3_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_3_dropWire;
  MOD_Wire<tUInt64> INST_ug_src_3_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_4_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_4_dropWire;
  MOD_Wire<tUWide> INST_ug_src_4_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_dropWire;
  MOD_Wire<tUInt64> INST_ug_src_peekWire;
 
 /* Constructor */
 public:
  MOD_top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171;
  tUInt8 DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143;
  tUInt8 DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114;
  tUInt8 DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86;
  tUInt8 DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58;
  tUWide DEF_s_shim_shim_wff_rv_port1__read____d50;
  tUWide DEF_s_shim_shim_wff_rv_port0__read____d98;
  tUWide DEF_m_shim_shim_wff_rv_port1__read____d85;
  tUWide DEF_m_shim_shim_wff_rv_port0__read____d13;
  tUWide DEF_s_shim_shim_rff_rv_port1__read____d170;
  tUWide DEF_m_shim_shim_rff_rv_port0__read____d184;
  tUInt64 DEF_s_shim_shim_awff_rv_port1__read____d28;
  tUInt64 DEF_m_shim_shim_arff_rv_port1__read____d142;
  tUInt64 DEF_m_shim_shim_awff_rv_port1__read____d57;
  tUInt8 DEF_s_shim_shim_bff_rv_port1__read____d113;
  tUInt8 DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99;
  tUInt8 DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185;
  tUInt8 DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156;
  tUInt8 DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71;
  tUInt8 DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128;
  tUInt8 DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186;
  tUInt8 DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157;
  tUInt8 DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129;
  tUInt8 DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100;
  tUInt8 DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72;
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h3442;
  tUInt64 DEF_v__h3196;
  tUInt64 DEF_v__h1956;
  tUInt64 DEF_v__h1652;
  tUWide DEF_ug_snk_1_putWire_wget____d104;
  tUWide DEF_ug_src_1_peekWire_wget____d111;
  tUWide DEF_ug_snk_4_putWire_wget____d190;
  tUWide DEF_ug_src_4_peekWire_wget____d197;
  tUWide DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87;
  tUWide DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172;
  tUWide DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55;
  tUWide DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112;
  tUWide DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198;
  tUWide DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105;
  tUWide DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23;
  tUWide DEF_f_wdata__h1796;
  tUWide DEF__0_CONCAT_DONTCARE___d52;
  tUWide DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191;
  tUWide DEF__0_CONCAT_DONTCARE___d183;
  tUWide DEF_val__h3438;
  tUInt64 DEF__0_CONCAT_DONTCARE___d30;
 
 /* Rules */
 public:
  void RL_m_putAXI4_AWFlit();
  void RL_m_putAXI4_WFlit();
  void RL_s_getAXI4_AWFlit();
  void RL_s_getAXI4_WFlit();
  void RL_ug_src_setCanPeek();
  void RL_ug_src_setPeek();
  void RL_ug_src_warnDoDrop();
  void RL_ug_src_doDrop();
  void RL_ug_snk_setCanPut();
  void RL_ug_snk_warnDoPut();
  void RL_ug_snk_doPut();
  void RL_connect();
  void RL_ug_src_1_setCanPeek();
  void RL_ug_src_1_setPeek();
  void RL_ug_src_1_warnDoDrop();
  void RL_ug_src_1_doDrop();
  void RL_ug_snk_1_setCanPut();
  void RL_ug_snk_1_warnDoPut();
  void RL_ug_snk_1_doPut();
  void RL_connect_1();
  void RL_ug_src_2_setCanPeek();
  void RL_ug_src_2_setPeek();
  void RL_ug_src_2_warnDoDrop();
  void RL_ug_src_2_doDrop();
  void RL_ug_snk_2_setCanPut();
  void RL_ug_snk_2_warnDoPut();
  void RL_ug_snk_2_doPut();
  void RL_connect_2();
  void RL_ug_src_3_setCanPeek();
  void RL_ug_src_3_setPeek();
  void RL_ug_src_3_warnDoDrop();
  void RL_ug_src_3_doDrop();
  void RL_ug_snk_3_setCanPut();
  void RL_ug_snk_3_warnDoPut();
  void RL_ug_snk_3_doPut();
  void RL_connect_3();
  void RL_ug_src_4_setCanPeek();
  void RL_ug_src_4_setPeek();
  void RL_ug_src_4_warnDoDrop();
  void RL_ug_src_4_doDrop();
  void RL_ug_snk_4_setCanPut();
  void RL_ug_snk_4_warnDoPut();
  void RL_ug_snk_4_doPut();
  void RL_connect_4();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_top &backing);
};

#endif /* ifndef __top_h__ */
