<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1087' ll='1091' type='bool llvm::TargetInstrInfo::shouldReduceRegisterPressure(llvm::MachineBasicBlock * MBB, llvm::RegisterClassInfo * RegClassInfo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1085'>/// Return true if target supports reassociation of instructions in machine
  /// combiner pass to reduce register pressure for a given BB.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='561' u='c' c='_ZN12_GLOBAL__N_115MachineCombiner19combineInstructionsEPN4llvm17MachineBasicBlockE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='613' c='_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE'/>
