The achievement of 5 stage pipeline cpu on logisim and fpga.