Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/runner/accel-sim/util/job_launching/../../sim_run_11.0/gpgpu-sim-builds/gpgpu-sim_git-commit-61396d8_modified_0.0:/home/runner/accel-sim/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-11000/release:
doing: cd /home/runner/accel-sim/util/job_launching/../../sim_run_11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/ORIN-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/home/runner/accel-sim/util/job_launching/../../sim_run_11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/ORIN-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/runner/accel-sim/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0//bin:/usr/local/cuda-11.0//bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/runner/accel-sim/gpu-app-collection/src/..//bin/11.0/release/srad_v2-rodinia-2.0-ft ./data/matrix128x128.txt 0 127 0 127 .5 2 ./data/result_matrix128x128_1_150_1_100_.5_2.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-61396d8_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   87 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      1 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 1,1,1,1,1,1,1,1,1,1,2,1,1 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     1 # Number of SP units (default=1)
-gpgpu_num_dp_units                     1 # Number of DP units (default=0)
-gpgpu_num_int_units                    1 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    1 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                   32 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                   32 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains     930:930:930:1600 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block c8ff29872a20f53188f3372a1f7b7979  /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/srad_v2-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: srad_v2-rodinia-2.1.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    2: srad_v2-rodinia-2.2.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    3: srad_v2-rodinia-2.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: srad_v2-rodinia-2.4.sm_75.ptx -arch=sm_75
launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 930000000.000000:930000000.000000:930000000.000000:1600000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000107526881720:0.00000000107526881720:0.00000000107526881720:0.00000000062500000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/srad_v2-rodinia-2.0-ft
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/srad_v2-rodinia-2.0-ft
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/srad_v2-rodinia-2.0-ft
Running md5sum using "md5sum /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/srad_v2-rodinia-2.0-ft "
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/srad_v2-rodinia-2.0-ft
Extracting specific PTX file named srad_v2-rodinia-2.1.sm_60.ptx 
Extracting specific PTX file named srad_v2-rodinia-2.2.sm_62.ptx 
Extracting specific PTX file named srad_v2-rodinia-2.3.sm_70.ptx 
Extracting specific PTX file named srad_v2-rodinia-2.4.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11srad_cuda_2PfS_S_S_S_S_iiff : hostFun 0x0x594557601320, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing srad_v2-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE4temp" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE11temp_result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE5north" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE5south" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE4east" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE4west" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_1PfS_S_S_S_S_iif'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE7south_c" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE6east_c" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE11c_cuda_temp" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE13c_cuda_result" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE4temp" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file srad_v2-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: Parsing srad_v2-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:44 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE11temp_result was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:46 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE5north was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:48 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE5south was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:50 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4east was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:52 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4west was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:54 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_1PfS_S_S_S_S_iif'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE7south_c was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:362 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE6east_c was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:364 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE11c_cuda_temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:366 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE13c_cuda_result was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:368 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE4temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:370 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file srad_v2-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Parsing srad_v2-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:44 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE11temp_result was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:46 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE5north was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:48 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE5south was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:50 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4east was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:52 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4west was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:54 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_1PfS_S_S_S_S_iif'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE7south_c was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:362 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE6east_c was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:364 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE11c_cuda_temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:366 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE13c_cuda_result was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:368 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE4temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:370 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file srad_v2-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Parsing srad_v2-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:44 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE11temp_result was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:46 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE5north was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:48 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE5south was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:50 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4east was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:52 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_1PfS_S_S_S_S_iifE4west was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:54 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_1PfS_S_S_S_S_iif'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:356 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:357 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:358 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:359 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:360 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE7south_c was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:362 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE6east_c was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:364 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE11c_cuda_temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:366 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE13c_cuda_result was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:368 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ11srad_cuda_2PfS_S_S_S_S_iiffE4temp was declared previous at srad_v2-rodinia-2.1.sm_60.ptx:370 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file srad_v2-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from srad_v2-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' : regs=22, lmem=0, smem=5120, cmem=384
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' : regs=19, lmem=0, smem=6144, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from srad_v2-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' : regs=22, lmem=0, smem=5120, cmem=384
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' : regs=19, lmem=0, smem=6144, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from srad_v2-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' : regs=26, lmem=0, smem=5120, cmem=416
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' : regs=22, lmem=0, smem=6144, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from srad_v2-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' : regs=24, lmem=0, smem=5120, cmem=416
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' : regs=22, lmem=0, smem=6144, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z11srad_cuda_1PfS_S_S_S_S_iif : hostFun 0x0x594557601190, fat_cubin_handle = 1
Matrix size: 128x128

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd648109a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd648109a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810990..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810988..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810980..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6481097c..

GPGPU-Sim PTX: cudaLaunch for 0x0x594557601190 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding dominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding postdominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: reconvergence points for _Z11srad_cuda_1PfS_S_S_S_S_iif...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x23c8 (srad_v2-rodinia-2.4.sm_75.ptx:97) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2450 (srad_v2-rodinia-2.4.sm_75.ptx:120) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x23e8 (srad_v2-rodinia-2.4.sm_75.ptx:102) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2450 (srad_v2-rodinia-2.4.sm_75.ptx:120) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2420 (srad_v2-rodinia-2.4.sm_75.ptx:110) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2450 (srad_v2-rodinia-2.4.sm_75.ptx:120) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x24c8 (srad_v2-rodinia-2.4.sm_75.ptx:135) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2560 (srad_v2-rodinia-2.4.sm_75.ptx:160) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x24e8 (srad_v2-rodinia-2.4.sm_75.ptx:140) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2560 (srad_v2-rodinia-2.4.sm_75.ptx:160) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2530 (srad_v2-rodinia-2.4.sm_75.ptx:150) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2560 (srad_v2-rodinia-2.4.sm_75.ptx:160) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x25c0 (srad_v2-rodinia-2.4.sm_75.ptx:172) @%p5 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (srad_v2-rodinia-2.4.sm_75.ptx:215) ld.shared.f32 %f17, [%r156];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2600 (srad_v2-rodinia-2.4.sm_75.ptx:181) @%p8 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (srad_v2-rodinia-2.4.sm_75.ptx:215) ld.shared.f32 %f17, [%r156];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2638 (srad_v2-rodinia-2.4.sm_75.ptx:189) @%p11 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (srad_v2-rodinia-2.4.sm_75.ptx:215) ld.shared.f32 %f17, [%r156];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2670 (srad_v2-rodinia-2.4.sm_75.ptx:197) @%p14 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (srad_v2-rodinia-2.4.sm_75.ptx:215) ld.shared.f32 %f17, [%r156];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2678 (srad_v2-rodinia-2.4.sm_75.ptx:199) @%p6 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (srad_v2-rodinia-2.4.sm_75.ptx:215) ld.shared.f32 %f17, [%r156];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2680 (srad_v2-rodinia-2.4.sm_75.ptx:201) @%p7 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (srad_v2-rodinia-2.4.sm_75.ptx:336) add.s32 %r129, %r50, %r75;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2688 (srad_v2-rodinia-2.4.sm_75.ptx:202) bra.uni BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2928 (srad_v2-rodinia-2.4.sm_75.ptx:306) @%p10 bra BB0_19;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x26a8 (srad_v2-rodinia-2.4.sm_75.ptx:208) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (srad_v2-rodinia-2.4.sm_75.ptx:336) add.s32 %r129, %r50, %r75;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2808 (srad_v2-rodinia-2.4.sm_75.ptx:256) @%p19 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2868 (srad_v2-rodinia-2.4.sm_75.ptx:278) cvta.to.global.u64 %rd2, %rd9;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2810 (srad_v2-rodinia-2.4.sm_75.ptx:257) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2830 (srad_v2-rodinia-2.4.sm_75.ptx:265) setp.gt.f32%p20, %f6, 0f3F800000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2828 (srad_v2-rodinia-2.4.sm_75.ptx:262) bra.uni BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2868 (srad_v2-rodinia-2.4.sm_75.ptx:278) cvta.to.global.u64 %rd2, %rd9;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2838 (srad_v2-rodinia-2.4.sm_75.ptx:266) @%p20 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2868 (srad_v2-rodinia-2.4.sm_75.ptx:278) cvta.to.global.u64 %rd2, %rd9;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2840 (srad_v2-rodinia-2.4.sm_75.ptx:267) bra.uni BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2860 (srad_v2-rodinia-2.4.sm_75.ptx:275) st.shared.f32 [%r43], %f6;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2858 (srad_v2-rodinia-2.4.sm_75.ptx:272) bra.uni BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2868 (srad_v2-rodinia-2.4.sm_75.ptx:278) cvta.to.global.u64 %rd2, %rd9;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2920 (srad_v2-rodinia-2.4.sm_75.ptx:303) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (srad_v2-rodinia-2.4.sm_75.ptx:215) ld.shared.f32 %f17, [%r156];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2928 (srad_v2-rodinia-2.4.sm_75.ptx:306) @%p10 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a0 (srad_v2-rodinia-2.4.sm_75.ptx:332) add.s32 %r121, %r53, %r76;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2930 (srad_v2-rodinia-2.4.sm_75.ptx:307) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2960 (srad_v2-rodinia-2.4.sm_75.ptx:317) @%p13 bra BB0_17;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2958 (srad_v2-rodinia-2.4.sm_75.ptx:314) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a0 (srad_v2-rodinia-2.4.sm_75.ptx:332) add.s32 %r121, %r53, %r76;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2960 (srad_v2-rodinia-2.4.sm_75.ptx:317) @%p13 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (srad_v2-rodinia-2.4.sm_75.ptx:327) add.s32 %r109, %r50, %r75;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2978 (srad_v2-rodinia-2.4.sm_75.ptx:321) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (srad_v2-rodinia-2.4.sm_75.ptx:327) add.s32 %r109, %r50, %r75;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x29c8 (srad_v2-rodinia-2.4.sm_75.ptx:339) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (srad_v2-rodinia-2.4.sm_75.ptx:215) ld.shared.f32 %f17, [%r156];
GPGPU-Sim PTX: ... end of reconvergence points for _Z11srad_cuda_1PfS_S_S_S_S_iif
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11srad_cuda_1PfS_S_S_S_S_iif'.
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 16, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/ORIN-PTX
/home/runner/accel-sim/_Z11srad_cuda_1PfS_S_S_S_S_iif
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 1239
gpu_sim_insn = 180
gpu_ipc =       0.1453
gpu_tot_sim_cycle = 1239
gpu_tot_sim_insn = 180
gpu_tot_ipc =       0.1453
gpu_tot_issued_cta = 1
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
180, 
gpgpu_n_tot_thrd_icount = 5760
gpgpu_n_tot_w_icount = 180
gpgpu_n_stall_shd_mem = 27
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 224
gpgpu_n_store_insn = 160
gpgpu_n_shmem_insn = 448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27
gmemld 12
gmemst 15
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:17	W0_Scoreboard:1041	W1:2	W2:0	W3:0	W4:3	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2	W29:0	W30:21	W31:8	W32:144
single_issue_nums: WS0:180	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 1238 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 1481 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	4 	10 	5 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1
dram[13]:          0         0         0         0         1         0         0         0         0         0         0         0         0         0         1         0
dram[14]:          0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2130 n_nop=2130 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2130i bk1: 0a 2130i bk2: 0a 2130i bk3: 0a 2130i bk4: 0a 2130i bk5: 0a 2130i bk6: 0a 2130i bk7: 0a 2130i bk8: 0a 2130i bk9: 0a 2130i bk10: 0a 2130i bk11: 0a 2130i bk12: 0a 2130i bk13: 0a 2130i bk14: 0a 2130i bk15: 0a 2130i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2130 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2130 
n_nop = 2130 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=39
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 1239
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 1239
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 180 (inst/sec)
gpgpu_simulation_rate = 1239 (cycle/sec)
gpgpu_silicon_slowdown = 750605x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810990..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810988..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810970..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6481096c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810968..

GPGPU-Sim PTX: cudaLaunch for 0x0x594557601320 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding dominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: reconvergence points for _Z11srad_cuda_2PfS_S_S_S_S_iiff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b28 (srad_v2-rodinia-2.4.sm_75.ptx:415) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (srad_v2-rodinia-2.4.sm_75.ptx:425) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2bb8 (srad_v2-rodinia-2.4.sm_75.ptx:436) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (srad_v2-rodinia-2.4.sm_75.ptx:448) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c70 (srad_v2-rodinia-2.4.sm_75.ptx:462) @%p5 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf8 (srad_v2-rodinia-2.4.sm_75.ptx:492) cvta.to.global.u64 %rd21, %rd3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c78 (srad_v2-rodinia-2.4.sm_75.ptx:464) @%p3 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf8 (srad_v2-rodinia-2.4.sm_75.ptx:492) cvta.to.global.u64 %rd21, %rd3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2c80 (srad_v2-rodinia-2.4.sm_75.ptx:465) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (srad_v2-rodinia-2.4.sm_75.ptx:474) @%p4 bra BB1_8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2ca0 (srad_v2-rodinia-2.4.sm_75.ptx:471) bra.uni BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf8 (srad_v2-rodinia-2.4.sm_75.ptx:492) cvta.to.global.u64 %rd21, %rd3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2ca8 (srad_v2-rodinia-2.4.sm_75.ptx:474) @%p4 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce8 (srad_v2-rodinia-2.4.sm_75.ptx:488) add.s32 %r70, %r32, %r52;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2cb0 (srad_v2-rodinia-2.4.sm_75.ptx:475) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (srad_v2-rodinia-2.4.sm_75.ptx:483) add.s32 %r60, %r29, %r51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2cc8 (srad_v2-rodinia-2.4.sm_75.ptx:480) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce8 (srad_v2-rodinia-2.4.sm_75.ptx:488) add.s32 %r70, %r32, %r52;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11srad_cuda_2PfS_S_S_S_S_iiff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'.
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: CTA/core = 20, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/ORIN-PTX
/home/runner/accel-sim/_Z11srad_cuda_2PfS_S_S_S_S_iiff
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
kernel_stream_id = 98154413557776
gpu_sim_cycle = 787
gpu_sim_insn = 131
gpu_ipc =       0.1665
gpu_tot_sim_cycle = 2026
gpu_tot_sim_insn = 311
gpu_tot_ipc =       0.1535
gpu_tot_issued_cta = 2
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
311, 
gpgpu_n_tot_thrd_icount = 9952
gpgpu_n_tot_w_icount = 311
gpgpu_n_stall_shd_mem = 54
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 544
gpgpu_n_store_insn = 192
gpgpu_n_shmem_insn = 832
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54
gmemld 36
gmemst 18
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:28	W0_Scoreboard:1685	W1:6	W2:0	W3:0	W4:3	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2	W29:0	W30:21	W31:16	W32:263
single_issue_nums: WS0:311	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 2025 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 1295 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	4 	10 	5 	0 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1
dram[13]:          0         0         0         0         1         0         0         0         0         0         0         0         0         0         1         0
dram[14]:          0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3483 n_nop=3483 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 3483i bk1: 0a 3483i bk2: 0a 3483i bk3: 0a 3483i bk4: 0a 3483i bk5: 0a 3483i bk6: 0a 3483i bk7: 0a 3483i bk8: 0a 3483i bk9: 0a 3483i bk10: 0a 3483i bk11: 0a 3483i bk12: 0a 3483i bk13: 0a 3483i bk14: 0a 3483i bk15: 0a 3483i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 3483 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3483 
n_nop = 3483 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=77
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 2026
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 2026
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 155 (inst/sec)
gpgpu_simulation_rate = 1013 (cycle/sec)
gpgpu_silicon_slowdown = 918065x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd648109a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd648109a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810990..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810988..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810980..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6481097c..

GPGPU-Sim PTX: cudaLaunch for 0x0x594557601190 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11srad_cuda_1PfS_S_S_S_S_iif 
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 16, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/ORIN-PTX
/home/runner/accel-sim/_Z11srad_cuda_1PfS_S_S_S_S_iif
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 1239
gpu_sim_insn = 180
gpu_ipc =       0.1453
gpu_tot_sim_cycle = 3265
gpu_tot_sim_insn = 491
gpu_tot_ipc =       0.1504
gpu_tot_issued_cta = 3
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=245

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
491, 
gpgpu_n_tot_thrd_icount = 15712
gpgpu_n_tot_w_icount = 491
gpgpu_n_stall_shd_mem = 81
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 768
gpgpu_n_store_insn = 352
gpgpu_n_shmem_insn = 1280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 81
gmemld 48
gmemst 33
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:45	W0_Scoreboard:2726	W1:8	W2:0	W3:0	W4:3	W5:0	W6:3	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2	W27:0	W28:2	W29:0	W30:42	W31:24	W32:407
single_issue_nums: WS0:491	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 3264 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 2047 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	4 	10 	5 	0 	58 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0
dram[4]:          0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         1         0         0         0         0         0         0         0         0         0         1         0         0         0
dram[6]:          0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0
dram[8]:          0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         1
dram[13]:          0         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0
dram[14]:          0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5613 n_nop=5613 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5613i bk1: 0a 5613i bk2: 0a 5613i bk3: 0a 5613i bk4: 0a 5613i bk5: 0a 5613i bk6: 0a 5613i bk7: 0a 5613i bk8: 0a 5613i bk9: 0a 5613i bk10: 0a 5613i bk11: 0a 5613i bk12: 0a 5613i bk13: 0a 5613i bk14: 0a 5613i bk15: 0a 5613i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5613 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5613 
n_nop = 5613 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 3265
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 3265
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 245 (inst/sec)
gpgpu_simulation_rate = 1632 (cycle/sec)
gpgpu_silicon_slowdown = 569852x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810990..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810988..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd64810970..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810a58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6481096c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd64810968..

GPGPU-Sim PTX: cudaLaunch for 0x0x594557601320 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11srad_cuda_2PfS_S_S_S_S_iiff 
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: CTA/core = 20, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/ORIN-PTX
/home/runner/accel-sim/_Z11srad_cuda_2PfS_S_S_S_S_iiff
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 787
gpu_sim_insn = 131
gpu_ipc =       0.1665
gpu_tot_sim_cycle = 4052
gpu_tot_sim_insn = 622
gpu_tot_ipc =       0.1535
gpu_tot_issued_cta = 4
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=311

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
622, 
gpgpu_n_tot_thrd_icount = 19904
gpgpu_n_tot_w_icount = 622
gpgpu_n_stall_shd_mem = 108
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1088
gpgpu_n_store_insn = 384
gpgpu_n_shmem_insn = 1664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 108
gmemld 72
gmemst 36
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:56	W0_Scoreboard:3370	W1:12	W2:0	W3:0	W4:3	W5:0	W6:3	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2	W27:0	W28:2	W29:0	W30:42	W31:32	W32:526
single_issue_nums: WS0:622	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 4051 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 2293 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	4 	10 	5 	0 	58 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0
dram[2]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0
dram[4]:          0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         1         0         0         0         0         0         0         0         0         0         1         0         0         0
dram[6]:          0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0
dram[8]:          0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         1
dram[13]:          0         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0
dram[14]:          0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6966 n_nop=6966 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6966i bk1: 0a 6966i bk2: 0a 6966i bk3: 0a 6966i bk4: 0a 6966i bk5: 0a 6966i bk6: 0a 6966i bk7: 0a 6966i bk8: 0a 6966i bk9: 0a 6966i bk10: 0a 6966i bk11: 0a 6966i bk12: 0a 6966i bk13: 0a 6966i bk14: 0a 6966i bk15: 0a 6966i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6966 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6966 
n_nop = 6966 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=154
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 4052
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 4052
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 311 (inst/sec)
gpgpu_simulation_rate = 2026 (cycle/sec)
gpgpu_silicon_slowdown = 459032x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Printing Output:
2.15219 1.72186 2.09954 2.21375 2.33067 1.35425 1.47885 1.91149 1.52893 1.63408 1.65823 1.77460 1.52950 1.77329 2.40674 2.37510 1.90831 2.02204 1.18580 1.80382 1.04383 1.26603 1.16271 2.19540 1.20305 1.47653 1.14821 1.12983 2.66765 1.28718 1.66385 2.31061 1.84530 1.34451 1.89184 1.68925 1.63818 2.64527 1.33980 2.16270 1.69341 2.15958 1.49217 2.43886 1.32752 1.42256 2.24280 2.50685 1.07225 2.58397 1.69214 1.08987 1.21193 1.94105 2.43570 1.41750 1.06627 1.02022 1.58044 1.06513 1.26906 2.63962 2.46504 2.34180 1.30560 1.71560 1.45529 2.13881 1.66952 1.94979 1.70166 1.04006 1.54904 2.53916 2.53656 2.05639 1.32882 2.09286 1.89644 1.42482 1.98946 1.18054 1.55287 2.41108 2.29149 1.39144 1.25730 2.44335 1.41958 1.98709 2.60249 1.80154 1.92958 2.36003 1.55202 2.51927 1.48949 2.25865 1.98222 2.48674 1.62011 1.24089 2.58636 2.50961 1.15912 2.41346 1.89853 1.54026 1.85818 1.32453 2.19460 1.35996 1.56367 1.25371 1.20627 1.31816 1.74446 1.51665 1.18484 2.47640 1.10868 1.13437 1.64123 2.13929 2.67715 2.54722 1.98267 1.46695 
2.11652 1.44580 1.34200 1.26145 1.79407 1.27687 1.16461 2.07954 1.13369 2.21106 1.17833 2.10659 1.07738 2.58598 1.05393 1.68466 1.19269 1.27133 2.22065 2.08060 1.92816 2.63111 1.89545 2.13771 1.09799 1.14442 1.68238 1.08137 1.07241 1.22710 1.58632 2.26977 1.77415 2.12885 1.05331 1.17094 2.71827 1.22670 2.43502 1.13368 2.71231 1.05555 2.38820 1.07501 1.00417 2.51700 1.81102 1.19766 1.17719 1.47948 2.49185 2.26981 1.43203 1.73757 1.78502 1.57236 1.98851 1.10477 1.70031 2.13250 1.35567 2.69724 1.78064 2.40515 2.11237 1.87557 1.03606 2.11235 2.30076 2.52282 2.39473 2.29570 2.66295 2.10394 2.46790 2.67405 1.94815 1.64421 1.17818 2.29335 2.43257 1.08004 1.91498 1.28152 1.87663 1.25751 2.01500 1.37282 1.38927 1.26040 1.07698 1.88339 1.25064 1.91771 1.66643 2.64181 1.32319 1.72652 2.05293 1.11995 1.60237 1.80858 2.57106 1.56975 1.39983 2.33423 1.54421 1.00324 1.41191 1.81935 2.30077 1.26351 1.96497 1.62085 1.61921 1.35657 2.03824 1.20028 1.86232 1.04171 1.51283 2.00568 1.96194 1.89201 1.41498 1.20276 1.83879 1.87228 
2.07659 1.38871 2.09685 1.22411 2.51158 1.98329 1.92155 1.29339 1.70308 1.09160 1.29757 2.40460 1.98600 1.09827 1.11770 1.43563 1.78014 1.80979 1.94752 1.33480 2.17226 1.33426 1.39047 1.20895 2.67611 1.00359 2.28734 1.39303 1.20708 1.54728 2.60814 2.50661 2.14872 2.01189 1.12879 1.98533 1.46790 2.16902 2.56780 2.49996 2.36770 1.22574 2.21147 1.72986 1.34620 2.47176 2.48344 2.39643 1.64566 1.77926 1.17675 1.31510 2.37401 1.63624 1.58989 2.33717 1.64210 1.33784 1.19772 1.98214 2.07000 1.14919 1.82779 1.63627 2.31205 2.06319 1.19507 1.24853 1.64629 1.12892 1.14825 1.43396 1.38376 2.53932 2.48056 1.86283 2.30903 2.26625 1.64226 1.39790 1.48339 1.93253 1.83838 1.29551 1.16326 1.07524 1.11388 1.91020 1.43850 1.33412 1.39290 1.09543 1.53316 2.54593 1.79243 1.30403 1.93237 2.14208 1.62812 1.17031 2.41823 1.86949 1.67819 1.23102 1.74641 1.53143 2.29318 1.48348 1.27676 1.38543 2.07375 1.89393 2.67740 1.40248 2.45361 1.14577 1.50801 1.00542 2.18864 2.16926 1.34135 1.12150 2.37628 2.05650 1.05039 1.56691 2.68174 2.02974 
1.23477 1.60624 2.37544 1.09847 1.10468 1.46653 1.35224 1.92923 2.24587 1.14077 1.05286 1.05487 1.58046 2.18337 1.99786 1.55669 1.12650 1.80333 1.78360 1.69876 1.81311 1.43608 1.35566 2.43202 1.61056 1.18509 1.83993 1.69172 1.85693 1.81520 1.26321 2.29288 1.07260 1.10389 2.51866 1.18489 1.61888 1.25294 2.28592 1.33754 1.42931 2.40675 1.41093 2.25897 1.93314 1.03699 1.29365 2.17767 1.87005 2.30736 1.36091 1.24733 1.21899 1.84493 1.11598 1.96326 2.18641 2.05333 1.22183 1.49360 1.37116 1.54343 1.25985 1.47071 1.70377 1.16734 1.74263 1.01469 1.46260 1.46546 1.35718 2.09051 1.29751 1.91489 1.73727 2.50826 1.98573 2.24742 2.00942 1.36609 1.90768 1.00602 1.70397 2.32544 1.85604 1.90159 1.67953 1.49288 1.43642 2.05211 2.22977 1.96956 1.16518 1.03344 1.06562 1.98520 1.20637 1.85699 2.01436 1.76444 1.00113 1.00573 1.35695 1.29897 1.92585 2.35739 1.19861 1.40685 1.94905 2.40851 1.92188 1.36784 2.42302 1.20474 1.17016 1.65444 2.29093 1.96532 2.46988 1.21060 1.48367 2.02601 2.38434 1.72875 2.09375 2.54082 1.26253 2.52585 
1.73576 2.54319 1.63953 1.73771 2.55775 2.22475 2.25723 1.81212 1.92938 2.70554 2.54938 1.38340 2.39722 1.80247 1.89226 2.13683 2.17151 2.21424 1.30055 1.83012 1.60090 1.18170 2.21553 2.37521 2.39413 1.94335 1.51056 1.84408 1.81648 1.90713 1.71353 1.15991 1.78429 1.03351 2.01559 1.67892 2.29931 1.67372 1.11924 1.63201 1.66587 1.04970 2.25771 1.46911 1.89204 1.57164 1.15486 1.51146 1.28022 1.50195 1.01761 2.04950 1.77486 2.25454 1.79084 1.56321 1.61182 2.70517 1.06048 1.07709 1.89793 1.81717 1.24932 1.24581 1.87807 2.51812 2.09162 1.58860 1.55048 2.34102 2.59260 2.58290 2.45736 2.15333 1.39594 1.71043 1.24500 1.61212 2.58524 1.59388 2.42133 2.63077 1.20173 1.58097 2.18196 2.15211 2.47139 1.29380 2.14173 2.62087 1.39354 1.49538 1.75205 1.74098 1.86296 1.21049 1.61278 1.43348 1.92299 2.50058 1.23453 1.83408 2.37604 1.11603 1.45289 1.22019 1.90889 1.80885 1.96709 1.81546 1.06063 1.75220 1.75702 1.27459 1.01909 1.41035 1.00911 2.51857 1.82472 2.16125 2.42831 2.54282 1.18894 1.56515 1.62860 2.21495 1.89460 2.62658 
1.16805 1.34029 2.41622 1.44200 2.45820 2.11201 1.60931 1.31388 2.57704 1.13012 2.37662 1.86487 2.05169 2.52071 1.20210 1.32616 1.18195 1.22504 1.87035 1.19272 1.13504 1.25552 2.57777 1.01396 1.17448 1.12748 1.58700 1.91276 2.49733 1.10612 1.84823 1.07311 1.48252 1.64285 1.54741 1.34068 1.27643 2.49027 1.76150 1.21011 1.03533 1.54009 2.25670 2.12417 1.42815 2.71277 1.03631 1.68801 1.22256 1.93826 2.01332 1.38766 2.43353 1.90925 1.40703 1.05145 2.15265 2.23296 2.01116 1.97768 2.46992 1.36744 2.12225 1.34707 2.24649 1.20812 1.80599 1.05489 1.10678 1.17032 1.27653 1.14588 1.80240 1.05977 2.43404 2.57411 1.05762 2.52242 1.59847 1.29301 1.79860 1.18393 1.79425 1.61019 2.26042 2.52456 1.69304 1.79006 2.07383 1.25262 1.30235 1.88435 1.71288 1.01679 2.53836 1.41559 1.22840 1.68646 1.49329 1.35957 1.97369 1.90624 1.55790 1.30868 2.02018 1.39500 1.23927 2.13658 1.29448 1.98094 1.01631 2.32826 2.34529 1.82351 1.37916 1.95025 1.69356 2.33497 1.28430 1.29205 1.07598 1.67260 2.43467 1.84303 1.70069 2.27352 2.60897 2.08913 
1.41052 1.43325 1.04489 1.02415 1.00509 1.62784 1.34029 2.03046 2.27083 1.66098 1.59595 1.08140 1.21044 1.62198 2.51779 1.04435 1.08808 1.27744 2.03675 1.84272 1.09731 2.61579 2.38088 1.18068 1.60954 2.13247 2.17604 1.00700 1.78356 2.08853 2.10376 2.51575 1.10120 2.19821 2.57651 1.10681 1.31640 1.27039 2.24733 1.09971 2.11009 1.31945 1.18922 2.55414 2.14012 1.10151 2.66741 2.32861 1.40711 1.99863 1.57856 1.54403 1.92327 1.38262 1.82302 1.13880 1.08466 1.45936 1.14678 1.93456 1.12127 2.41255 1.79042 1.23474 1.95097 1.69704 1.36662 2.56824 2.15589 1.12985 1.03901 1.67353 1.49078 1.23561 1.57247 1.17370 1.36104 1.54305 1.00545 1.91513 1.13453 1.58716 1.08783 2.18202 2.19445 1.98313 2.48489 2.38023 1.06468 1.04831 1.69397 1.19379 2.52911 1.11575 1.47402 1.81519 1.89347 2.01444 1.71500 1.50173 2.27601 1.78190 2.51319 1.24823 2.20173 1.45383 1.46505 1.10240 2.24332 1.47303 2.11124 2.54513 2.33794 2.29667 2.04303 1.88741 1.67555 1.86761 1.65268 1.78392 1.95784 1.02991 2.12963 1.82159 1.14913 1.15482 1.21640 2.17583 
2.32630 2.08613 1.20205 1.94781 1.36751 1.11135 2.43132 1.10764 1.61571 1.31038 1.22107 1.33341 1.93024 2.57797 1.24847 1.66016 2.17812 2.55065 1.15271 1.34259 1.75244 1.90507 2.39507 1.26219 1.96206 1.87641 2.29919 2.25466 2.16691 1.02886 1.80472 1.85444 2.14634 2.16936 1.32882 1.07978 2.41092 1.18854 1.19601 1.43302 1.55744 1.46040 1.91080 1.10593 1.38502 2.38557 1.83602 1.10979 2.23846 2.11641 1.49000 1.44310 1.48326 1.31284 1.82147 1.07062 2.46342 1.54064 2.41387 1.96374 1.58511 1.60262 1.33968 1.25159 1.27899 1.78019 1.35144 1.13437 2.11582 1.61632 1.62558 1.21226 2.36048 1.14269 1.34067 1.20271 1.00283 2.46150 1.33476 2.24480 1.91648 1.98879 1.19174 1.04574 2.61095 2.17072 1.11959 2.36615 1.23030 2.70255 1.70935 1.95015 1.59334 2.28999 2.44080 2.03787 1.49970 1.21348 2.31171 1.16732 1.96138 1.38244 1.41509 1.70321 1.57971 1.89718 2.04847 1.58418 1.71796 1.00586 1.30824 1.21122 2.00045 1.55908 1.26663 1.92146 1.24502 1.41811 1.67255 1.53175 1.40990 1.05176 1.09891 2.24646 2.40852 2.68222 1.68415 1.32880 
1.19738 1.43225 1.55114 2.34852 1.98000 2.19501 1.47152 1.15066 1.53197 1.10892 1.82286 2.63187 1.11542 2.38474 1.17272 2.23134 1.36778 1.48540 1.57726 1.70292 2.10646 2.63806 2.60844 1.09256 1.02072 1.05451 2.45440 2.45843 1.04052 1.52066 1.20178 1.24589 2.17797 1.86412 1.07642 1.58643 1.50528 1.58397 1.82545 2.30604 1.75651 1.22413 2.23273 1.95925 1.07393 2.61837 1.60828 1.46889 1.43080 2.53667 2.50140 1.10876 2.46181 2.40032 1.21139 2.51282 2.53116 1.09380 2.27260 2.63371 1.66329 1.00474 1.20713 1.33268 1.87296 1.29938 2.11420 1.03717 2.05818 1.41978 2.39176 1.32996 1.73801 1.96453 2.60572 1.86649 1.89232 1.54168 1.00861 2.70754 1.43868 2.52293 1.10438 1.30294 2.22782 1.33784 1.20446 2.07446 1.46333 1.00698 2.00992 2.43394 1.01175 2.42624 1.19327 1.89496 1.15978 2.52282 1.96540 2.38704 1.31770 1.72931 1.16789 2.29016 1.24979 1.11953 1.57252 2.36501 1.72596 1.58606 2.35567 2.48311 1.47207 2.60156 1.19022 1.20646 1.28039 1.43356 2.50276 1.87363 1.44357 1.85056 1.67764 1.46053 1.65175 2.00189 1.01816 1.91567 
1.85794 2.00109 1.68223 2.44820 1.27305 1.96466 2.06262 1.59105 2.19950 1.19322 1.38428 1.39657 1.89251 1.19962 1.27574 1.02488 1.14811 1.51841 1.23648 1.47003 2.17674 1.13844 1.01325 1.15598 2.10677 1.69987 1.68834 1.28017 1.25188 1.71900 2.45237 2.32591 1.26546 1.51767 2.09482 1.61099 1.09691 1.58954 2.56317 2.41265 1.89667 1.30528 1.23954 1.32049 1.56584 1.58133 1.35335 1.79775 2.40111 1.67339 2.64274 1.92276 1.90506 2.67776 2.22266 1.47649 1.67453 1.38051 1.89015 2.09630 2.37309 1.70525 1.79371 1.10476 2.58800 1.38231 1.77976 1.04433 2.19723 1.67820 2.51961 1.53310 2.19053 1.14895 2.02445 1.26183 1.81687 1.00791 2.26846 1.60487 1.68662 2.20542 1.13520 1.18204 2.17254 2.52316 1.74527 1.33834 1.28141 1.21357 1.03211 1.11869 2.06944 1.85131 1.23588 1.97025 2.55908 2.19958 2.05760 2.06855 1.35796 1.90721 1.16666 1.09432 2.19129 2.36184 1.38084 1.46463 2.38052 1.15234 2.35055 1.47705 2.54140 2.66833 1.74594 2.03118 2.47679 1.12098 1.00005 1.16757 1.36038 1.03216 1.30615 1.03566 1.91085 1.61425 2.04051 1.79894 
1.30622 1.54456 1.36895 1.77380 1.08370 1.59709 1.94109 2.37470 1.38767 2.68035 1.27951 1.21525 1.13626 1.10641 1.79499 1.06232 1.08608 1.15291 2.15777 2.69000 1.29238 2.15787 1.15542 1.75813 2.22727 1.50916 1.82083 1.56568 2.43615 1.36683 1.03616 1.17065 2.11115 1.41845 2.07649 2.28786 2.26539 1.48279 1.99868 1.15647 1.46210 2.55733 1.40540 1.66133 1.04090 2.52267 1.76487 1.13050 1.06995 1.40095 1.11874 1.38278 1.11212 1.29262 2.43111 2.47699 1.95077 1.62847 1.42671 1.74830 2.22583 1.47829 2.04664 1.72868 2.09688 1.56342 1.45495 1.74752 2.31823 1.06979 2.02096 1.24692 1.00645 1.04487 2.07155 1.04761 2.63586 1.34497 1.18433 1.03750 1.88424 1.32496 1.43464 2.09550 1.71267 1.28308 1.90950 1.22910 2.08945 1.00221 2.14883 1.71092 1.48156 1.61789 1.08805 1.14288 2.52945 1.58307 1.99720 2.15718 1.69355 1.48485 2.68984 1.70447 1.55148 2.04988 1.78562 1.50443 1.01425 2.11476 1.56086 1.91109 1.03079 2.23927 1.47324 1.76540 1.05697 1.03490 2.16985 2.20849 1.03719 1.71529 1.39005 1.53666 1.02092 1.51245 1.75622 2.58237 
2.39431 1.29034 2.04933 1.49171 1.91597 2.02789 2.54257 1.09355 1.52924 1.67020 1.64518 1.55104 1.29937 2.56788 1.09046 1.33938 2.11537 1.60651 2.36455 2.23589 1.66258 1.88749 1.81657 1.72441 1.19104 2.52513 2.64984 1.21597 1.40498 1.71200 1.15517 1.23754 2.20906 2.36732 1.84605 1.55704 1.76607 1.72672 1.70270 2.70075 1.06095 1.03052 1.54103 1.37857 2.64626 1.68043 1.84643 2.05932 2.69962 1.60615 1.69387 1.65116 1.11526 1.13198 1.04746 1.32832 1.05155 1.02108 1.61519 1.47741 1.74809 1.86582 1.82834 1.42062 1.62492 1.24167 2.21196 1.05571 2.14401 1.38555 1.04890 2.27469 1.42784 1.61639 1.15360 1.39001 2.71622 2.13004 1.05304 2.69757 1.25858 1.78372 1.63858 1.40364 2.01914 1.71634 1.86449 2.12322 1.75253 1.10787 1.15399 1.12703 2.06709 2.10989 1.60107 1.23566 2.61978 1.30285 1.30450 2.06632 1.80516 1.36829 1.72912 2.57748 2.21168 1.99472 1.31801 2.21001 1.56306 1.38792 2.19317 1.96723 2.47566 1.32204 1.01582 1.83892 2.26908 1.89399 1.43636 1.46292 2.09831 1.65755 1.64875 1.59564 1.28656 2.63977 1.97166 1.23994 
1.26522 2.57203 2.56212 2.28392 1.29467 1.62979 2.16562 1.05339 1.19596 1.05004 2.32799 1.86936 1.45737 1.87827 1.35287 1.32729 2.48315 1.37427 2.44078 2.07281 2.60286 1.28973 1.11554 2.00921 2.13779 1.83925 1.17941 1.01181 1.78612 2.32540 1.25459 2.25984 2.20029 1.18252 1.89874 1.04796 1.92726 1.51270 1.10391 2.30493 1.58839 2.56989 1.58510 2.31486 1.77573 2.14442 1.13031 1.62213 1.08415 1.01492 1.23695 1.03811 1.30897 1.37986 2.08579 1.02944 2.53790 2.46000 1.04160 1.66760 2.10445 1.30678 1.38636 1.70344 1.54530 2.63233 1.78513 1.09561 1.46486 1.97063 2.52531 2.32677 1.86305 1.47257 1.98146 1.21705 1.16170 2.23966 1.97421 1.25945 2.27306 2.44199 1.30746 1.09458 1.23961 1.00324 1.12680 1.15735 2.46797 1.17367 1.93000 1.91066 1.53373 2.67568 1.19733 2.37007 2.59107 2.13740 2.59668 1.39631 1.54952 2.41234 1.19520 1.06200 1.30683 2.36824 1.29251 1.51814 1.95125 2.55169 1.91203 1.63166 2.29233 2.49990 1.78598 1.04536 2.50799 2.01243 1.20986 2.27704 2.36193 2.33503 1.60051 1.33267 2.29843 1.91635 1.16195 2.19086 
1.50683 1.10997 1.12539 2.33486 2.67762 1.34506 2.47963 1.28728 1.17185 1.17903 1.95428 2.28658 1.10677 1.37464 1.37253 2.53708 1.26420 2.45130 2.65217 1.16640 1.81478 1.18043 2.65594 1.57687 1.01400 1.56381 2.10144 2.33061 1.10246 2.44176 1.87841 1.66122 2.71028 2.11393 1.42691 2.66974 1.04602 1.30163 1.26429 1.22578 1.53466 2.47079 1.03111 1.69851 1.24948 1.41522 1.58529 1.57960 1.27622 1.54674 1.84244 2.31606 1.82582 1.80019 1.34354 1.85139 1.03563 1.03866 1.58735 1.14175 2.53616 1.09690 1.89670 2.52870 2.31878 2.70640 2.48354 2.42548 1.29594 1.15512 1.09375 1.98883 1.04995 1.12777 1.24272 1.31189 1.59605 1.97007 2.07226 2.03691 1.12099 1.40457 1.73551 2.04674 2.52849 2.33173 1.39401 2.61859 2.42188 2.21277 1.09987 2.25962 2.42719 2.08612 2.10203 2.07047 2.07701 1.92050 1.84745 2.69168 2.21840 2.02064 1.96936 2.32921 2.27882 2.44736 1.12411 1.33802 1.77372 2.32945 1.00263 1.98833 1.20366 1.74007 1.49712 1.11962 1.49262 2.08699 1.07856 1.32987 1.69888 1.18628 1.10548 1.51696 2.47472 2.32374 1.15544 1.89090 
1.64176 2.13462 1.87239 1.33985 1.58678 1.35653 1.14807 1.33025 1.22133 1.29056 1.77989 2.16629 1.10595 1.78457 1.58456 1.33119 1.14236 2.37228 1.49043 1.70512 1.82134 1.60751 2.26759 1.13831 1.90695 2.50676 1.72676 1.73609 2.14292 1.99517 1.20766 1.29426 1.56678 2.26122 1.73411 2.48613 1.12844 1.99088 1.21664 1.37819 2.56935 2.16548 1.09833 1.04536 1.42165 1.74037 1.39157 1.62404 1.51884 2.07404 1.01873 1.01767 1.22653 2.31006 1.15843 2.33893 2.13030 2.00033 1.49380 1.67940 1.46821 1.80401 2.17358 2.30035 1.50068 1.38662 2.10389 1.69342 1.01556 2.55967 2.33386 2.60934 2.03913 2.56334 1.00346 1.06646 1.64117 1.39640 1.73197 2.49267 1.06545 1.76441 2.53673 1.30680 1.49944 1.08105 1.12442 1.17510 2.16246 1.67967 1.97346 1.16800 1.11473 1.57801 2.68680 1.67284 2.18809 2.07952 1.04214 2.22215 1.95818 2.43221 2.13309 1.46894 2.29357 2.14048 1.56656 1.38475 1.09957 2.71324 1.26982 1.17154 1.76114 1.18501 1.53096 2.64071 1.28106 1.72145 1.14156 1.01911 1.06371 2.25283 1.19032 1.18574 1.30781 1.17653 1.98356 1.05272 
2.44663 2.06715 2.33931 1.76249 1.84960 1.83570 2.58899 1.56061 1.44550 1.49205 2.16106 1.58943 1.48928 1.00951 1.86208 2.62281 1.19628 1.04874 2.54797 1.53251 1.80535 1.07004 1.56180 1.92036 2.41062 1.85904 2.27705 1.15979 2.18722 1.66159 1.22094 1.96864 1.26357 1.05072 1.27643 2.33710 1.92880 1.21572 1.34177 1.02568 1.81391 1.06672 1.63025 2.70141 1.07687 1.11675 2.60654 1.28824 1.17118 2.44322 1.97423 2.11439 2.61435 1.13430 1.49374 2.31845 2.10871 1.25128 2.68891 1.69673 2.07911 1.20774 1.22881 2.62710 1.26899 1.56850 2.25871 2.44764 1.90685 1.11492 2.51049 1.27244 1.18931 1.50563 1.26454 1.28073 1.68142 1.21256 1.64989 1.96925 1.08986 1.19828 1.53177 1.04819 1.35921 2.28806 2.43018 1.05441 1.05324 2.40392 1.78905 2.18979 1.06807 2.19840 2.11634 1.35537 1.26851 1.75854 1.22043 2.41887 1.96064 1.12714 1.13228 2.33180 1.69705 1.43182 1.09864 1.04973 1.73617 1.81263 2.06718 1.89219 2.17204 1.16487 1.98337 1.08607 2.66530 1.77316 1.14516 1.03271 1.56810 2.04874 2.26142 1.67483 1.65691 1.76065 2.27002 2.10182 
1.13902 1.01917 1.87030 2.23320 1.14874 2.11771 1.91569 1.94947 1.11548 2.10465 2.04642 1.93666 1.40344 1.55625 1.34810 1.12142 1.81283 2.67379 1.21794 1.77749 1.74414 1.39474 1.83563 1.00614 1.05120 1.52711 1.68512 1.74175 2.68870 1.40723 1.34675 1.12662 1.43420 2.51882 2.51597 1.64753 1.96232 1.77311 1.18156 2.18893 1.37284 2.41797 1.55952 1.92671 1.38432 2.10240 2.16065 2.50953 2.06799 2.63154 1.64099 1.32689 1.35023 1.10814 1.33503 1.41936 1.69225 2.24969 2.47217 1.67384 1.16464 1.22481 1.88578 1.67033 1.13494 1.74543 1.01238 2.22712 1.13853 1.19619 1.79341 1.56302 1.06403 1.02891 1.10786 1.47296 2.16318 2.39370 1.35984 1.64568 2.31731 2.23148 2.18363 1.15106 2.47279 1.07245 1.63377 1.53942 2.41267 1.48585 2.57675 1.03370 1.81989 1.78760 1.72663 2.06546 1.14783 1.74800 1.69226 1.30684 2.09093 1.11648 2.04262 2.22482 1.14876 2.26294 1.20557 2.48497 1.99274 1.63938 1.50443 1.69879 1.34579 1.20853 1.95541 1.22425 1.29608 1.17527 1.88463 1.15037 1.74627 1.78650 1.18914 1.16913 1.17484 2.05320 2.41479 1.34852 
1.32032 1.50332 1.76230 1.01560 1.67843 1.32426 2.25954 1.92811 1.10243 1.00212 1.76262 2.19686 1.64285 2.65174 1.37293 2.21092 1.17894 2.68464 2.70672 1.52800 1.16072 1.87662 1.75776 2.02693 1.23335 2.09022 2.36974 1.44899 1.57881 2.10516 1.95399 2.08453 1.16423 1.26679 2.11706 1.95408 1.67756 1.75978 1.38605 1.84940 1.76350 2.44308 1.49464 1.06581 2.38327 2.05203 2.35642 1.03364 2.02664 2.34639 1.57941 2.35236 1.61988 1.02132 1.75407 1.99787 2.13478 1.52916 1.06497 1.23990 1.18425 2.08094 2.58461 1.37874 2.63612 2.01295 2.69417 1.62685 1.30316 1.37376 1.10684 2.29813 1.23467 1.65433 2.44936 1.08251 1.24885 2.12330 1.11893 2.53097 1.83281 1.76725 2.19026 1.09221 1.80492 1.41335 2.18209 1.41748 2.16124 2.32386 1.75754 2.55945 1.77899 1.67111 1.29818 1.72522 1.23750 1.28666 1.03252 1.61266 1.76756 1.14284 1.36340 2.18236 1.89062 1.22852 2.36242 2.36111 2.60851 2.64338 2.19841 1.75880 1.71855 1.77137 1.92097 1.14111 2.50357 1.54205 1.61750 1.99053 1.31830 1.04581 1.87422 2.34525 1.74768 2.43307 1.48847 2.16275 
1.15166 1.53687 1.28308 2.03563 1.75639 1.74936 1.63430 1.22161 2.14912 1.42035 1.06109 2.06233 1.38121 2.33271 1.33438 2.37368 1.52011 2.56331 2.70863 1.40004 1.45414 1.61175 1.02521 1.91699 1.68560 1.92147 1.65392 1.08373 1.71987 2.46181 2.34383 1.98071 1.39187 1.10634 1.48329 2.44467 1.93538 2.42413 1.09864 1.53014 1.26665 1.16576 1.16090 1.74951 1.00041 1.54909 1.52772 1.52073 1.46077 1.52229 2.12909 2.12417 2.45356 2.18277 1.49801 1.52144 1.54294 2.47758 1.64883 2.65364 2.24382 1.42170 1.93361 1.14892 1.57287 1.05511 1.03328 1.11986 2.55773 1.13520 1.71355 1.19184 1.32338 1.98927 2.08513 1.32391 1.13364 1.17188 2.01332 1.65599 1.78394 1.57693 1.29405 1.61021 1.26626 1.93850 2.44985 1.95377 1.76685 1.48600 1.90731 1.45845 2.11265 1.35673 1.67565 1.22244 1.43151 1.73141 1.36896 1.34696 1.96551 2.34579 1.60536 2.60111 1.71667 1.23143 1.26685 1.94609 1.44308 2.55057 1.18557 2.57438 1.47963 1.53418 1.52497 1.87360 1.09408 1.37438 1.34665 1.93307 2.04233 2.56848 1.03716 1.58730 1.28197 1.73793 1.94037 1.83514 
1.10697 2.65630 2.47186 2.17576 2.29230 1.45982 2.08198 1.44766 1.79767 2.63755 1.03641 2.59419 2.47481 1.22874 2.45685 1.34710 1.88511 1.37831 2.52393 2.06247 1.89431 1.25037 1.46670 1.42326 1.18146 1.52120 2.25914 1.51460 2.64374 1.61262 1.02252 1.07662 1.57585 2.52753 2.34247 1.32890 1.35738 1.79413 1.92379 2.44013 1.74085 1.99385 2.32873 1.58492 2.44992 2.10477 2.13505 1.69901 1.06723 1.98240 1.28910 2.02166 2.47874 1.89072 1.05852 1.07735 1.05809 2.39133 1.63175 1.02907 1.41866 1.66851 1.10791 2.23560 1.55142 2.59525 1.09293 2.10588 1.71293 2.10258 1.89039 1.09700 1.54223 1.61948 1.73865 1.38997 1.25397 1.36561 2.36158 1.33827 2.70719 1.11994 2.70553 2.46863 2.11749 1.05355 2.65958 2.24049 2.51939 1.59651 2.30562 1.31486 2.66380 2.55442 1.08138 1.52033 2.43881 1.18188 1.17781 1.53682 2.48499 2.22652 1.68588 1.40987 1.32650 1.07832 1.95968 1.66340 1.47256 1.70252 2.22607 1.46655 1.90672 2.21563 1.33186 1.48530 2.33428 1.30310 1.22423 2.16349 2.08042 1.03838 1.04650 2.03872 2.65245 1.13167 1.14025 2.37974 
1.33750 1.34299 1.34542 1.22271 1.10003 2.26822 1.72386 1.45920 2.44586 1.24277 2.42723 1.32498 2.11585 1.98772 1.94316 1.48415 1.62016 2.58802 2.20441 1.39129 1.24065 2.69869 1.10733 2.58108 1.03089 1.15883 1.93581 1.00593 1.31141 2.20730 2.39385 1.75401 1.09054 1.18484 2.14463 1.19963 2.68749 1.36006 1.75050 2.41815 1.69025 1.56307 1.17869 1.31566 1.14298 2.29039 1.95263 1.85181 2.18063 1.58350 2.57640 2.70541 1.57209 1.04953 2.56885 1.62065 1.21623 1.82939 1.63026 1.59497 1.48550 1.43569 1.02917 1.62000 1.70106 2.20720 1.94340 1.68179 1.10435 1.25149 1.49610 1.86663 1.95617 1.76344 2.45585 2.23586 1.48585 1.76411 1.52316 1.19197 1.02766 1.44366 1.18632 1.61557 1.51517 1.12111 2.61828 1.84279 2.05094 1.57029 1.08127 1.12081 2.25444 1.11281 1.81572 1.41080 2.45620 1.29812 2.37267 2.71251 1.62459 1.30588 1.86267 1.16911 2.30285 1.68284 2.61396 1.25877 1.09213 1.46471 1.50042 1.12234 2.11454 1.77998 1.81322 1.17864 1.99554 1.74651 2.17198 1.50564 1.00892 2.34850 1.68754 2.27454 2.61344 1.12722 1.18050 2.36147 
1.46326 1.03040 2.35646 2.37721 1.34559 1.61473 1.02242 1.13994 2.71734 2.67257 1.43493 1.09175 1.44007 2.15300 1.22531 1.12023 1.40982 2.22175 1.32034 1.03498 1.42749 1.05499 1.55830 1.44022 2.47765 2.62970 1.20511 2.38209 1.09048 1.42263 2.06941 1.59566 1.46588 1.79395 1.39545 1.97247 1.06566 1.42673 2.24851 1.06529 1.40274 1.18695 1.16303 2.02005 2.55550 1.42507 2.26291 1.32540 1.16476 1.09916 1.37176 1.66269 1.15960 2.13761 2.39463 1.05695 2.06795 1.06162 2.51775 2.25506 1.51030 1.91674 1.32375 2.21392 1.26497 1.84722 1.60649 1.34802 2.63549 1.32885 1.43603 1.36002 1.57728 1.67014 1.01067 1.48282 2.38006 2.28706 1.96533 1.01984 2.51384 2.69595 1.69567 1.07239 2.12005 1.49377 1.13346 1.61284 1.58583 1.04984 1.33800 2.39507 2.01227 1.77117 1.95067 2.54546 1.20361 1.15284 1.26232 1.16695 1.53195 1.81273 1.58707 2.41631 1.11376 1.60401 1.31810 2.65081 1.34956 2.59050 2.70340 1.24806 2.56922 1.68639 1.33840 2.00379 2.51908 1.51702 1.18891 1.46962 1.59263 1.59075 1.29487 1.17899 1.03650 2.52588 1.10403 1.24754 
1.07124 1.39364 1.45581 1.64108 2.52628 2.31048 1.45877 1.03509 1.36337 1.92281 1.00940 1.83995 1.83242 1.00387 2.29635 1.73193 1.69291 1.13066 1.27670 1.56885 1.71523 1.51788 2.30561 1.00495 2.41457 1.09829 1.18482 2.50270 1.02056 1.30808 1.14859 1.09326 1.82298 1.67214 1.79412 1.69422 1.42128 2.61722 1.75367 1.93773 1.85132 1.77015 1.31161 1.24799 1.77700 1.10802 2.16144 1.10669 1.25279 1.01516 1.73624 2.14883 1.54090 1.47266 2.15947 1.36873 1.61741 2.55858 1.26018 1.65066 1.23123 1.44743 1.80459 2.24451 2.42031 1.19107 1.39894 1.26548 1.14678 2.45328 2.45216 2.12307 1.59758 1.18320 2.64957 1.04437 1.31102 2.10680 1.15580 1.64243 2.13875 2.00674 1.29836 1.21238 1.08717 1.03145 1.65942 1.75840 2.63904 2.09117 1.06778 1.19534 1.11351 1.92690 2.68295 2.69504 2.29507 1.38075 1.25466 2.63195 1.24614 1.13183 2.05564 1.99081 1.33919 2.00368 2.07915 1.75570 1.55295 2.40307 1.06082 1.22187 1.77404 1.37733 1.48137 1.92869 1.42064 2.45822 1.24763 1.37923 1.89110 1.33219 1.64865 2.10576 2.56700 1.62722 2.08776 2.16735 
2.24679 2.61943 2.09851 1.03000 1.09067 1.58695 2.05053 1.46062 1.16976 1.56840 2.56440 1.81658 1.38653 1.00077 2.21962 2.45976 1.37839 1.20962 1.74526 1.95819 1.09389 2.17744 2.70080 2.06866 1.06713 1.63804 1.60252 1.00775 2.66546 1.23081 2.18413 2.20313 1.18605 1.68615 2.26922 1.29359 2.67584 1.71178 1.88944 1.15150 2.68476 1.78248 2.09180 1.36943 1.78385 1.70806 1.23919 2.45883 2.06610 2.16272 1.77129 2.26008 1.73242 1.75990 1.71996 1.84872 1.06052 1.01398 1.86304 1.03991 1.24801 1.49695 2.29106 1.48020 2.52408 1.91258 1.91478 2.48468 1.20441 1.33094 1.05254 1.18955 2.37237 2.20170 1.62902 1.55685 1.38346 2.01867 1.40826 1.05154 1.60609 2.49443 2.37657 1.02360 1.61497 1.50375 1.89235 1.71271 1.52476 1.29697 1.78106 1.90292 1.94150 1.50114 1.03621 1.80280 1.05620 1.98412 1.64787 1.27209 2.64074 1.73445 1.51322 2.30470 1.40484 2.46506 1.31998 1.94354 1.83062 1.85886 2.04371 1.08162 1.70578 1.78679 1.10714 1.01343 2.68688 2.09510 1.73571 1.50715 2.71728 1.13726 1.05508 1.94078 1.70719 1.09328 1.28715 1.80313 
2.16920 2.12105 2.29374 2.10732 1.35337 1.27689 1.78669 1.90127 1.15794 2.35839 1.35938 2.11974 1.61275 1.02204 2.29275 1.01204 1.82617 2.53840 1.02563 1.80507 1.95646 1.78020 1.00082 1.95573 2.02455 1.05595 1.39634 1.27150 1.15445 1.79730 2.29267 2.50422 1.40242 1.93460 1.94137 1.89800 2.47027 1.27604 1.32753 1.05229 1.10709 1.80463 2.23058 1.78546 1.84440 1.88140 1.80696 1.23908 1.75690 1.85328 2.23664 1.26451 1.21371 2.23848 2.47305 2.45721 2.36372 1.27037 1.14938 1.00387 2.28324 2.63515 2.51390 1.17797 1.87543 1.79540 2.23579 1.70432 2.29100 1.09190 1.79343 2.53634 1.97047 1.47166 1.66596 1.33699 1.01858 1.10744 1.65665 1.78954 2.05239 1.36311 2.26290 2.49100 1.12251 2.05875 2.25175 2.65331 2.61537 2.58812 2.66357 2.19680 2.50896 2.46330 2.58777 1.73102 1.62699 2.12845 1.08532 1.37125 2.32405 1.94645 1.27947 1.68469 1.05380 2.13154 2.25242 1.07338 2.36055 1.37273 1.92085 1.78229 1.87119 1.59906 1.63326 2.10043 1.21108 1.35295 2.05023 1.16523 1.28817 2.00896 2.55978 1.18897 1.82051 2.43688 2.05813 1.08965 
1.90811 2.23372 1.49417 1.63138 1.59948 1.91175 1.01107 1.68552 1.49910 2.27735 1.80920 1.30181 1.15006 1.27845 2.32021 2.15198 2.04432 1.39408 1.66285 2.47583 1.88613 1.25418 1.06130 2.42965 2.51959 2.71668 1.06272 1.68745 2.43545 2.18722 1.83872 1.70957 1.79733 1.01070 1.02600 1.05758 1.93220 1.03735 1.78257 1.06559 2.36242 1.18642 1.38719 2.71692 1.51678 1.18405 2.15090 1.14071 1.65066 1.31576 1.03897 1.14534 1.65020 1.10266 1.02373 1.52958 1.10201 1.08794 2.58109 2.68388 2.37958 1.74592 1.68794 1.57338 1.76459 1.73182 1.66397 1.25430 1.79651 1.09118 1.33657 1.56132 1.29459 1.85408 1.56054 1.96361 2.19532 1.23481 2.23992 1.33310 1.62472 2.32720 1.52685 2.68112 2.56610 1.56309 1.50867 1.04031 1.70055 1.43253 1.02715 1.48866 2.50107 1.73376 2.34222 1.62359 1.10458 1.43377 2.03648 1.98438 1.56450 1.00133 1.13979 2.02539 1.85654 1.77869 1.46308 1.49936 2.19635 1.20561 1.99879 1.31276 1.03216 1.12272 1.29482 2.64862 1.75490 1.95345 1.01365 1.09786 1.02947 1.04117 1.63434 2.57477 1.80513 1.40824 1.53787 1.99391 
2.01909 1.15214 1.45558 1.16208 1.15367 1.65905 2.35365 2.14183 1.08559 1.26682 1.18140 2.38433 1.52729 2.36137 1.15148 1.57640 2.65115 1.49096 1.53600 1.71156 1.07146 1.55697 1.87906 1.10303 1.62106 1.12977 1.04479 1.07650 1.59098 1.60676 2.14644 1.18175 1.85121 1.14937 1.37329 2.13569 1.90687 1.18907 1.68279 2.07008 1.50635 1.98804 1.81576 2.30063 1.72701 2.09082 1.33419 1.68436 1.14680 2.04932 1.06056 1.22874 1.17380 1.99285 1.35534 1.90281 2.25146 1.41605 2.04838 1.31776 2.27524 1.61746 1.55726 1.54949 1.85907 2.13857 1.21740 1.30413 2.54291 2.04863 2.69966 1.40917 1.49828 1.80332 1.19265 2.58756 1.38706 1.59123 1.60336 1.59068 1.19963 1.70045 1.95453 1.40813 1.24665 2.64905 2.67940 1.03256 1.37998 2.01908 1.36066 1.15506 1.20141 2.11891 1.78976 2.23351 1.66702 2.17886 1.07156 1.55948 1.64210 1.06422 2.19756 2.46033 1.91912 2.62092 2.34200 2.66193 1.53424 1.38141 1.55770 1.84052 2.34902 1.12004 2.59168 1.07730 1.09151 2.55461 1.11237 1.50627 1.89751 1.51356 1.73984 2.27969 1.17983 1.14554 1.87314 1.96680 
2.49597 2.00718 1.12835 1.50780 2.13607 2.47962 1.36471 1.50808 2.39081 1.17580 1.47682 1.34940 1.62427 2.30044 2.48360 1.40362 2.57658 2.36793 1.51213 1.03461 2.22536 1.68205 1.55840 1.55342 2.54588 2.71136 1.30278 1.10500 1.14262 2.44029 2.17332 1.04917 1.80191 2.45226 1.58194 1.41597 2.23695 2.15890 2.13539 1.96746 2.53844 1.16014 2.65490 1.51681 2.66882 2.42569 2.12903 2.52970 2.11305 1.18434 2.61725 1.72987 1.99211 1.50048 2.68722 1.86577 1.49666 1.28789 2.06168 1.71012 1.15618 1.64835 1.79422 2.08333 1.48703 1.04417 1.08522 1.22372 2.25426 2.31737 2.40763 2.10512 2.68847 2.35149 1.17466 2.63955 2.09838 2.50090 2.45643 1.63117 1.08962 2.36513 1.03805 2.17065 1.30554 1.02619 1.48988 1.95396 1.32162 1.13000 1.22927 1.52803 1.86263 2.20558 1.17111 1.01895 2.30300 1.27091 1.24692 1.90987 1.08347 1.10442 1.47906 1.07158 2.59703 1.73740 1.04055 2.00478 1.59845 2.55603 1.20302 1.74171 2.22396 1.24880 1.39082 1.06813 1.28150 2.07215 2.08708 1.69366 2.34153 2.56559 2.58797 1.60447 2.08169 1.11496 1.63488 1.76366 
1.41702 2.03856 1.23915 1.53529 2.25142 1.83277 1.64519 2.15099 1.17142 1.71190 1.58639 1.87245 1.60972 1.90846 1.19975 1.31699 2.38327 1.66864 1.40672 1.12357 1.27201 1.08007 1.90294 1.09571 1.01940 1.81171 1.75804 2.12208 2.02000 1.05735 1.37683 1.05301 2.15548 1.70609 1.61667 1.78528 1.15031 2.65974 1.41270 1.34750 1.67504 2.24109 2.52312 2.69634 1.57343 1.11362 1.30637 1.37952 1.85822 1.83769 1.54998 2.36367 1.98484 1.08507 2.58990 2.02336 1.96583 1.67501 1.57957 1.46084 1.77108 2.17480 1.53828 1.40439 1.36498 2.48689 2.50722 1.57016 2.43333 1.30301 2.11578 1.49945 1.07427 1.96387 1.48735 1.69029 2.18700 1.94302 2.33178 1.49504 1.31358 1.32959 1.30001 2.60724 1.44270 1.23861 1.94070 1.04334 2.07469 1.12772 1.52416 1.35175 2.45257 2.34457 1.89838 1.23156 2.14499 1.75098 1.93373 1.92014 2.28155 1.50512 1.05918 2.45099 1.08740 1.57537 1.52408 2.37816 1.12607 1.30738 1.30797 1.47918 1.73828 1.70038 1.41876 2.50782 2.10611 1.01291 2.61651 1.60745 1.14229 1.46710 2.17287 1.03063 1.26540 1.51748 1.26927 2.71428 
2.65708 2.45444 1.91731 2.23017 1.35903 2.03078 2.01088 1.47782 1.17693 1.12746 1.29291 1.32531 1.47401 1.69109 1.96037 2.56225 1.05783 1.02318 2.36386 2.22791 1.03639 2.27536 1.31747 1.18386 1.22805 1.05313 1.22011 1.55397 1.59810 1.54866 1.55168 1.56212 1.39834 1.09446 1.28162 1.90039 2.22261 2.57719 1.03316 2.61587 1.06893 1.33578 1.27538 1.57562 2.25893 2.50022 1.48517 2.38957 2.55817 1.29153 1.95850 2.65127 1.08109 2.58027 1.15467 1.32763 2.71736 1.40883 2.06309 1.59756 2.18181 1.17768 2.49558 1.12237 1.28892 1.17662 2.13294 1.05389 1.11555 2.20367 1.01418 1.19245 1.08290 1.29347 1.87884 2.44619 1.18970 1.02653 2.15038 1.11963 1.32580 1.54933 1.09203 1.43331 1.47067 1.26094 1.90289 1.47017 1.77645 1.44424 2.34868 1.42585 1.70084 2.15626 1.60033 2.19225 2.53711 1.25572 2.31039 1.04119 1.01799 2.34316 1.24157 1.10239 1.11497 2.33271 2.69665 1.32648 2.39460 2.13327 1.48517 1.16793 1.21589 1.62185 1.67400 1.78818 2.04505 1.17186 2.62892 1.33648 1.69244 2.27147 1.90563 1.05897 1.80183 1.12190 2.32153 1.68174 
1.40880 1.97317 1.75102 1.43415 1.70088 2.17400 1.58098 1.89643 1.86563 1.56840 2.51558 1.64348 1.23086 1.37442 1.91947 1.49659 2.22911 1.18207 2.67617 1.67703 1.38522 2.58819 2.24132 2.34441 2.16276 1.57126 2.48266 1.43360 1.76280 2.12029 2.41095 2.48342 1.53910 1.55304 1.31024 2.61782 1.24208 2.07146 1.82634 2.31727 1.19520 1.69015 1.40103 1.47112 2.32299 2.68924 2.20167 1.90495 1.16944 2.16756 1.17525 1.61993 2.06383 2.63412 1.39712 1.64206 1.52261 1.27602 2.35406 2.68406 2.70553 2.08791 2.45216 1.53188 1.19289 1.18197 1.47527 1.48167 2.44840 2.69434 1.26308 1.07654 1.67526 1.76962 1.58372 1.43165 1.75071 1.28273 1.00329 2.04735 1.02285 1.17911 1.22010 2.11099 1.14261 1.70463 1.27520 1.73975 2.17514 1.10434 1.71785 2.16494 2.30576 1.54967 1.22004 1.01186 1.83166 1.79989 1.49924 1.64981 1.78403 1.89366 1.77608 1.09949 1.23279 1.03477 1.57408 2.15826 1.32734 1.57926 1.62556 1.35767 1.86213 1.98334 1.05435 2.12768 1.24375 1.34451 1.36176 2.70533 1.48480 2.33930 2.15462 1.25947 1.33362 2.62874 1.27440 2.44274 
1.74060 1.91063 1.48257 1.14237 1.33102 2.63316 1.25603 1.64087 1.00237 1.97709 1.30281 1.33048 1.14864 2.11779 1.80636 2.13892 1.54521 1.90454 1.67420 1.92185 2.56068 2.27985 1.91269 1.39871 1.96199 1.51608 1.76163 2.61654 1.46613 2.24503 2.35131 2.55195 1.57799 1.28242 1.07247 2.10034 1.24226 1.34704 1.26785 1.24521 2.66322 1.65177 1.65673 1.12538 1.28688 1.10093 2.40709 1.98849 2.09677 1.48253 1.40588 1.97519 1.24341 2.68902 1.01635 2.43956 1.49975 1.79044 2.34825 2.19884 1.47872 2.03123 2.06429 2.33341 2.60490 2.21388 1.80296 1.19045 1.09709 2.28587 1.48235 1.07486 1.38902 2.45586 1.20963 1.78749 2.70374 1.07115 1.30760 2.08555 1.58801 1.83833 1.51543 1.97454 1.81854 1.54021 1.77208 1.00334 1.01448 1.53085 2.20618 1.50013 1.14393 1.67539 1.28774 1.09622 1.36450 2.32173 1.30499 1.49698 1.95240 1.93446 1.60905 2.71191 1.74771 1.94634 1.78331 1.73835 2.08482 2.33185 1.33372 1.21794 1.57699 2.02115 2.40488 1.05501 1.14521 1.56777 1.05853 1.16179 2.40002 2.33531 1.74285 1.01000 1.43935 2.24432 1.10718 1.96399 
1.91691 1.44485 1.08158 1.37682 1.02822 1.74032 1.37359 1.79703 1.24610 2.44954 1.14921 2.59790 2.10132 1.53272 1.16400 1.21906 1.13964 1.02980 1.28613 1.30513 1.61448 1.36140 1.51629 1.42546 1.16960 2.64265 1.43971 1.68346 2.18188 1.59401 1.21632 1.53865 2.30311 1.31555 2.11844 2.36811 2.28949 1.07048 1.56554 1.04954 2.62220 1.79913 1.00306 2.02704 1.01445 1.16756 2.47109 1.15611 1.20235 1.16917 1.50888 1.94118 1.59171 2.28789 1.01795 1.86167 2.22424 1.46555 1.15295 1.78533 2.33610 1.40236 1.01056 1.97930 1.84488 2.14081 1.72432 1.55386 2.29170 2.69949 1.63083 2.21069 1.78670 1.63581 1.64853 1.81252 1.90992 1.49861 2.09548 2.29639 1.75213 1.16317 1.63990 1.02597 2.66121 1.66933 1.91002 2.17753 2.44648 2.20216 1.43017 2.10251 1.13609 1.44527 1.53093 2.09595 1.13824 2.63982 1.19811 2.60850 2.62157 1.95391 2.12141 1.72313 1.17583 1.28655 1.14896 2.24574 1.92803 2.40763 1.89719 1.24276 1.03024 1.14454 1.27503 1.00861 1.91062 2.43534 2.19628 1.71958 1.97294 1.15553 1.33005 2.24143 1.67006 2.03621 1.72827 1.90092 
1.97743 2.07065 1.82415 1.90708 1.48839 1.42361 1.20890 1.75010 1.83154 1.38898 1.44586 1.29908 1.23025 1.00912 1.61444 1.26745 1.15498 2.05846 1.27837 2.20673 1.84420 1.03288 1.39597 1.33853 1.19352 1.85671 1.10372 1.99325 1.39082 1.90751 1.39390 1.01176 1.45305 2.54269 1.92951 2.16271 1.33165 2.33258 1.39241 2.43896 1.19190 2.01323 1.16559 1.46634 2.03158 1.88177 1.85851 2.34644 1.42500 2.37586 1.90487 2.62799 2.45398 2.65915 1.29407 1.07747 1.81632 1.42828 2.14768 2.52618 1.00228 1.10130 2.55589 1.45636 1.03016 1.81423 1.15870 1.37181 1.55681 1.61338 1.23085 1.85557 1.19491 1.43467 1.00096 2.42756 2.69971 1.86029 2.09549 1.41527 1.62595 1.46844 1.36826 1.46786 1.43649 1.77062 1.58158 2.60913 2.52894 1.24959 2.42474 2.53469 1.37618 2.27988 1.35800 1.41769 1.52163 1.57351 1.94480 2.36890 2.53867 2.39375 1.61707 1.11595 1.26339 1.61862 2.70904 1.25476 1.10772 2.08837 1.77582 1.80111 1.12815 2.42978 2.64377 1.62058 1.58269 1.53823 1.55551 1.47245 1.92215 1.38753 1.37300 2.64522 1.16375 1.86453 1.37958 1.77080 
1.07931 2.68301 1.54320 1.00799 2.36269 2.49546 1.12487 1.09812 1.48594 1.12105 1.37787 1.64600 2.34116 2.44684 1.09063 2.64118 2.18714 1.06073 1.57462 1.27345 1.63165 2.44933 1.87508 1.15377 1.25024 2.57450 1.12276 1.45497 1.76591 1.54894 2.57646 1.90595 1.52884 1.46269 1.92118 1.32884 1.34279 2.16109 1.45922 1.99530 2.42269 2.01062 1.20822 2.08657 1.80984 1.31771 2.02739 1.45621 1.39774 1.17441 1.85440 2.28061 1.05821 1.27918 2.63130 1.32302 1.21151 1.08683 1.92495 2.13942 1.68343 1.82452 1.50008 2.57370 2.66870 1.06020 1.25816 1.31830 2.29119 1.83594 2.63040 2.04204 1.35798 1.16916 1.56748 2.45773 1.54061 1.16909 1.31663 2.15337 1.37298 2.44156 1.80665 1.45290 1.14896 1.74884 1.92221 1.39198 1.90070 1.36121 1.09556 1.17710 2.48356 1.64342 1.11449 2.43826 1.74236 1.40221 1.18250 1.46861 2.57438 1.14427 1.10326 1.28609 1.33783 1.72934 1.16282 2.06107 2.02174 1.53101 1.63274 1.02117 1.37515 1.08517 1.48365 1.57999 1.89779 1.04915 2.19932 1.32699 1.42812 2.40948 1.56200 1.30480 1.45673 1.74084 1.17039 2.53815 
2.44103 1.38398 1.37129 2.31181 1.58364 1.51288 1.09378 2.11863 2.61628 1.27187 1.60640 1.94588 1.94724 2.62283 1.98707 2.67775 1.04706 1.08455 1.55643 1.98710 1.13786 1.25928 2.63686 1.62500 1.11623 1.51522 2.12029 1.62604 2.63775 2.48156 1.51829 2.36871 1.26345 2.08202 2.01451 2.00085 1.15877 2.20343 1.55947 1.11529 1.03098 2.50513 2.17021 2.00756 2.41717 1.58643 1.97762 2.53093 1.72057 1.13234 1.85014 1.95776 1.42594 1.79473 1.17035 1.59168 1.00041 2.48149 2.58813 2.63883 2.26539 1.44560 2.29948 1.05295 1.10723 1.70414 2.10679 1.28302 1.38137 1.20866 1.43093 1.42416 1.11388 1.14242 1.05180 2.69244 1.81238 2.08006 2.50686 1.14716 2.35534 1.70624 2.24587 1.23555 1.12654 2.62847 1.96661 1.12700 2.39950 1.87245 1.09406 1.99972 2.70681 2.51577 2.10560 1.10255 1.57718 1.63193 1.41460 2.17868 1.97244 2.02420 1.14146 2.19707 2.31249 1.20058 2.17618 1.54182 2.49728 2.00692 1.76872 2.16385 1.25973 1.46134 2.67355 1.41913 1.41305 1.93425 1.59935 1.24734 1.33238 1.74979 2.49433 1.32675 1.61943 1.93212 1.46282 2.55414 
1.15996 2.06930 2.04712 2.28795 1.54092 2.33670 1.84925 1.31089 1.03205 1.48046 2.02116 2.57731 1.09303 1.31512 2.05163 1.37692 1.92183 2.01788 1.95402 2.71565 1.43586 1.14969 1.24614 1.91310 2.01170 1.14347 2.53821 1.19848 2.20933 1.36591 1.12611 2.56273 1.03980 2.30529 2.15703 1.60226 1.98168 1.46743 2.10039 2.04519 2.17247 1.56173 1.93913 2.37456 2.05386 1.46356 1.20281 1.45209 1.08645 2.35031 1.45068 1.55999 2.70212 1.80775 1.09791 1.99974 2.06711 1.02518 2.39665 1.68008 1.40031 2.69890 1.58394 1.45605 2.28885 1.25689 2.33296 1.66861 1.84440 1.80265 1.25544 1.47406 1.03567 2.43445 1.28767 2.12713 1.31075 1.54882 1.13630 1.42407 1.33916 1.64841 2.22153 1.33119 1.09625 2.43905 2.66204 2.26606 2.50046 2.34707 1.40057 1.28810 2.33033 2.21842 1.87553 1.96218 1.02576 1.60967 1.20448 1.89192 1.06747 1.51215 1.02594 1.10555 1.35426 1.32108 2.35165 1.77509 2.04611 2.67218 2.52784 1.00801 1.62045 2.06590 1.34186 1.77641 1.85368 1.31410 1.48088 1.70514 1.13464 2.07408 2.19639 2.64409 1.69267 1.51544 1.90863 1.73628 
2.43936 2.29891 1.20845 2.60395 1.27886 1.23980 1.05905 1.73191 1.63787 2.49052 1.13097 1.23286 2.44828 1.05173 1.24274 1.45949 2.17278 1.66758 2.59266 1.48168 2.19137 1.41244 2.52647 2.48642 1.07771 2.04141 2.41856 1.82421 1.13809 1.69818 1.16520 1.02131 1.43619 1.40809 2.65943 1.83669 1.74576 1.03612 1.17021 1.05189 2.58047 1.32347 1.29684 2.32416 1.39194 1.61163 1.24788 1.11261 2.68752 1.19021 1.64853 2.16657 1.68111 1.53221 1.98177 1.81175 1.15068 1.76325 1.21585 1.30957 1.10155 1.41671 1.33747 1.58203 1.99486 1.30851 1.06895 1.28116 1.35577 1.25089 1.34764 1.28704 1.65553 1.74767 1.10043 2.30440 1.03617 1.37321 2.56389 1.02444 1.63442 1.55490 2.21952 1.01080 2.38243 1.61814 1.83131 1.00850 1.04963 2.22660 1.32070 1.15622 1.16046 1.76640 1.82918 2.31495 2.31135 1.95529 1.09106 1.15281 2.44587 1.47036 1.48372 1.48962 2.56970 1.63274 1.26281 2.66264 2.24209 1.19108 1.00347 1.34810 1.85202 2.22722 1.36265 1.62319 1.32583 2.49544 1.63700 1.39163 2.04406 2.16199 1.60903 2.37205 1.40491 1.08274 2.02009 1.19459 
2.11708 2.20405 1.37714 1.90491 1.19220 2.04329 1.04389 1.12704 1.22730 1.31823 1.10397 1.01230 1.57013 1.10780 1.36468 1.06976 2.46731 1.85959 1.73642 1.20342 1.70714 1.04570 1.67471 1.28372 2.26080 2.69467 1.12021 1.16846 1.07334 2.26292 1.39583 2.27234 1.83483 1.92226 1.59241 2.18749 1.44494 1.66230 2.46538 1.77338 2.19130 1.00126 1.79520 1.26574 1.10919 2.44988 1.35403 1.00679 1.67597 2.35116 1.21158 1.05255 2.45862 2.02906 1.35118 2.04483 2.01143 1.51360 2.38931 2.15894 1.26005 1.22691 1.80476 2.31197 2.35843 1.05726 1.86051 1.25365 1.75748 1.68742 2.22320 1.41677 1.68954 1.46824 1.79325 1.87403 1.32326 2.42812 1.88674 2.21775 2.10019 2.28595 2.33430 1.89957 1.70634 1.16031 1.42895 1.26263 1.75625 1.25602 1.00282 2.21296 1.54101 1.80985 1.88218 1.33701 1.91348 1.28824 1.67615 1.23715 2.17380 1.37087 1.75275 1.35112 2.01276 1.15630 2.53203 2.66341 1.03287 1.75747 2.17298 2.16921 1.47795 1.86603 1.51587 2.52189 2.16517 2.16611 1.17141 1.39890 1.00088 1.17471 1.13885 1.54237 2.12605 2.14351 2.06216 1.49659 
1.01585 1.27157 1.85151 2.20826 1.74316 1.19386 1.09761 1.29073 1.38045 1.02241 1.26467 1.42582 1.79685 1.01097 1.13782 2.65565 1.88650 1.72478 2.46378 1.50264 1.37443 1.06173 2.10204 1.37563 1.24722 2.39390 2.12173 2.65166 1.88771 1.60961 1.45991 1.91763 2.04673 2.70304 1.55783 1.31251 1.18716 1.70990 1.69409 1.63882 1.74821 2.14246 2.33666 1.15561 2.16597 2.65869 1.12899 1.50319 1.68697 1.02328 2.25876 2.31862 1.08645 1.74669 1.17338 1.35505 1.53825 2.48959 1.32184 1.06824 1.47419 1.92977 2.04849 1.10999 1.91896 1.17397 1.45687 2.27811 2.00737 2.46807 1.37345 1.29100 1.94526 1.18063 1.49190 1.55001 1.15474 1.68433 2.32996 1.94802 1.72354 1.93609 1.66161 1.87255 1.24407 1.94969 2.53740 1.91369 1.78567 1.23388 2.04428 2.63241 2.38112 1.54056 1.07492 1.68093 1.80858 1.56603 1.40874 1.33558 1.42188 1.93483 1.72424 1.01752 2.28431 2.57239 1.57717 2.63780 1.59393 1.35187 1.89035 1.01064 2.61733 1.15551 1.89248 1.19787 2.25290 1.76655 2.29235 1.47995 2.17971 1.72396 1.43320 1.90934 2.65587 1.54058 1.18070 1.76705 
2.41259 1.66331 2.36005 1.26198 1.18392 1.49701 1.28409 2.70444 1.41667 2.02524 2.62437 2.25807 1.00720 1.82503 2.28210 2.63617 2.10885 1.58880 1.16169 1.74781 1.03252 2.66300 2.58667 2.25060 1.68890 1.36381 1.58084 1.65012 2.10106 1.86651 1.07268 1.86478 1.14211 2.53158 2.35332 1.35216 1.39419 1.11169 1.34528 1.97510 2.25143 1.29880 1.64071 2.26763 2.37036 1.37744 2.19914 1.83894 2.18848 2.55471 1.18240 2.25966 2.50276 1.12516 1.87089 1.55499 1.53450 1.08803 2.56592 1.18607 2.03082 1.01256 2.21177 2.31943 2.56337 1.91481 1.15376 1.31474 2.12866 1.55213 2.59675 1.76307 2.01591 1.56736 1.47078 1.75789 2.15893 1.18989 1.18922 1.73815 1.11829 1.40614 1.44490 1.02963 1.58213 2.70323 1.60106 2.42778 1.08201 1.51132 1.05932 2.19737 1.53030 2.34297 1.87495 1.44309 1.65043 2.16324 1.89729 1.29244 1.23521 1.81246 2.27866 2.49007 1.04506 1.23292 1.61030 2.25622 1.46704 1.91501 1.44269 1.64057 2.69277 2.08454 1.68917 1.56728 2.07300 2.70447 1.39978 2.24301 1.50364 1.48282 1.81318 2.30102 1.27808 1.25065 1.22158 2.10938 
2.70547 2.31768 1.00293 1.22938 1.54535 2.28534 1.12617 1.61499 1.03655 1.81347 1.34046 1.52065 1.27758 1.93388 2.49474 1.26558 1.48301 1.55026 1.98352 1.13097 1.54239 1.02142 2.53678 2.31919 1.51458 1.69211 1.96320 1.93576 2.11624 2.39819 1.50214 2.10626 2.04477 1.50655 2.58941 1.16246 1.26660 1.07278 1.87735 1.31289 1.94545 2.51652 1.99644 2.48546 1.79034 1.83226 1.15719 2.65509 1.04496 2.29531 1.10468 1.61173 2.34447 1.03092 1.37510 1.30630 1.74442 2.69960 2.52867 1.35807 2.38171 1.39737 1.05230 1.79159 2.10519 1.00241 2.08264 2.66643 1.07537 1.43835 1.28784 2.09207 1.33159 2.57111 1.91289 2.38399 1.73306 2.21357 2.32857 1.81098 1.86913 2.57232 1.07377 1.61209 2.65185 1.47654 2.10587 1.70179 1.46639 1.95898 2.31115 1.28483 1.00704 2.43203 2.30188 2.12001 2.43790 1.76361 2.07957 2.62164 2.53668 2.67817 2.01769 1.24263 2.53316 1.41987 1.08981 1.61504 1.15624 2.53771 1.07597 2.16117 2.40144 1.15534 1.28169 2.34275 1.70592 2.69908 1.46669 2.50154 1.94515 1.24701 1.18238 1.95884 1.11570 1.00126 1.52771 1.00062 
1.76583 1.16875 2.62325 1.64786 1.15150 1.94715 2.04768 1.07308 1.01708 2.23158 1.73307 1.17599 2.08334 1.86473 2.54151 1.84051 2.15441 1.19834 1.58625 1.35205 1.18988 2.32653 1.24424 2.31449 1.06730 1.47117 1.66786 1.19078 1.47302 2.54801 1.19151 2.60110 1.09554 1.14986 1.57682 1.26152 2.23895 1.18782 1.35372 2.27720 2.65071 2.34609 2.67796 2.03156 1.60941 2.50382 1.37554 1.27556 1.10380 2.18194 1.72462 1.31339 1.86748 2.14584 1.11829 1.99316 1.16136 1.86515 2.37341 1.71071 1.74832 1.04035 1.63696 1.91537 1.19625 2.58120 2.41627 2.67835 1.12792 1.20332 2.24374 1.09988 1.03856 2.21046 2.23446 1.67146 2.03606 1.13071 2.13205 2.24741 2.46714 1.35268 1.08588 1.69495 1.06782 1.21433 1.24281 1.24013 2.26491 1.08513 2.12149 1.45673 1.12891 1.27758 1.02645 1.35046 1.21315 2.48017 1.33062 1.36833 1.09791 1.09833 1.50499 1.14025 2.42782 1.23712 1.90588 1.81850 1.39883 1.49485 1.50349 1.26959 2.02206 1.63261 2.15190 2.15921 1.98252 2.67439 2.67769 1.65186 1.06761 2.08981 2.40632 1.20524 2.66989 2.46996 1.62763 1.19155 
2.25360 2.16576 1.63043 2.47426 2.37871 2.45378 1.03788 2.12453 1.11675 1.97808 1.42129 1.56214 1.08780 2.13689 1.98328 2.19960 1.28342 1.57004 1.74721 2.54440 1.54469 1.72111 1.54620 1.64913 1.32319 1.36875 1.98759 1.29964 1.24371 1.19012 1.54858 1.03110 2.57750 2.52486 2.55121 2.25552 2.27918 2.64786 1.76285 2.54527 1.92684 2.50551 1.46271 2.09602 1.96963 1.06720 1.69607 2.52786 1.67555 1.09017 2.36616 2.58820 1.87631 1.34591 1.57021 2.48272 1.84220 1.14813 1.18701 2.29116 1.36640 1.83819 2.36242 1.29564 1.70739 2.21721 1.07507 1.43158 2.15977 1.89518 1.34047 1.53094 1.74684 1.96071 1.18048 1.26573 2.09247 2.00218 1.17706 1.28980 2.18272 1.02459 1.22807 1.50664 1.37900 1.92833 1.37607 2.54040 2.21397 1.63342 2.14123 1.11290 1.10457 1.86091 1.44191 1.88593 1.51788 1.55015 2.69987 1.20601 1.08076 1.33138 1.84633 1.88791 2.61046 2.17956 2.38960 2.00947 1.60538 1.03474 2.59180 1.28909 1.06018 1.17093 1.94219 1.46199 2.25794 2.67259 1.36632 1.83903 1.60596 1.07627 2.04666 1.77389 2.00284 1.08565 1.23072 1.11838 
1.68292 1.22238 1.34878 1.81883 1.62746 2.49030 1.26323 1.56290 1.99676 1.11048 1.15536 1.17926 1.14906 1.10160 1.52017 1.21821 1.28990 1.08615 1.78101 1.07146 1.06789 2.43343 1.97044 1.71499 2.61902 1.48359 1.11917 1.92970 1.61066 1.37737 2.15814 2.71061 1.68367 1.07084 1.81370 1.00803 2.66672 2.29111 1.57545 1.95888 2.54423 1.82021 2.31003 1.07549 2.00515 1.29186 1.31016 2.58644 1.40315 2.33342 1.01949 1.49841 2.08889 2.00885 2.56975 2.01261 1.09640 1.05801 1.42875 1.76592 1.45728 1.13434 1.76094 2.45358 1.21470 1.17494 2.47328 1.19165 2.69192 1.43345 2.33431 2.51956 2.60917 1.98373 2.70975 1.92466 2.56270 1.30605 1.83132 1.32284 1.12114 1.86701 1.98215 2.34194 1.37975 1.87384 1.73397 1.51275 1.98255 2.47741 2.67140 1.06285 1.03382 1.73057 2.60780 1.25578 2.03332 2.37275 1.49645 2.01360 1.25124 1.28507 1.86640 1.20102 2.54922 1.86054 2.31155 2.40331 2.42997 1.55730 1.16956 1.00223 1.06961 2.31824 2.34715 1.47579 1.59807 1.49723 2.23250 1.16554 1.36455 2.19400 1.23879 1.41070 1.39679 1.18844 1.77152 1.04482 
1.03738 2.65099 2.10385 1.29801 1.25326 1.44452 1.55893 1.17531 2.68759 1.32567 1.03913 2.40254 2.06448 1.21532 2.40788 2.20818 1.03646 2.07913 1.19885 1.65635 1.14518 2.67644 1.93054 1.56266 2.16022 2.39154 2.20445 1.11003 1.04559 1.43665 1.15978 1.08467 1.40109 2.44000 1.40791 1.75593 1.29664 2.19484 2.06376 1.28200 1.07040 2.14451 1.13309 2.20981 2.60627 1.00370 1.79512 2.70131 2.08683 2.15208 1.64600 2.38981 2.11895 1.16900 1.37383 1.68394 1.02848 1.11414 1.86922 1.07537 1.60063 2.16789 1.16642 2.24263 1.94596 1.64222 1.44867 2.52321 1.32599 1.09985 1.19000 1.41934 2.35865 1.34838 1.15384 2.26146 1.35337 2.07128 2.24733 1.03899 1.63985 1.36083 2.48297 1.27830 1.59080 1.25491 2.15258 1.63611 1.39814 1.48022 1.75943 2.23791 1.18051 2.05224 1.84632 2.29721 1.23984 2.67470 2.13236 1.64402 1.08222 2.53751 2.33341 2.55259 1.25871 2.69238 2.12361 1.70350 2.05155 1.75569 1.76991 1.23763 2.38919 1.61670 1.58207 1.39821 2.02881 1.25282 2.28763 1.04351 1.85444 1.48069 2.33528 2.18918 1.11788 1.58617 1.85007 1.38599 
1.56075 1.45129 2.27859 1.68907 1.35478 1.95598 1.58612 1.70527 1.93734 1.23912 1.06866 1.46216 2.17552 1.89144 1.80962 1.91213 1.12494 1.05322 2.67357 2.28228 1.31949 2.25000 2.38159 2.44692 1.22561 2.04603 1.97064 1.37009 1.19390 1.34123 1.89893 1.86338 1.94651 1.59178 1.15786 2.63709 1.14539 1.83650 1.65433 2.21901 2.27565 1.76793 1.19360 1.82126 1.23016 2.15996 1.28114 1.38386 2.27490 1.26007 1.16189 1.10427 1.04300 1.01798 2.70206 1.27830 2.08282 1.95888 1.75139 2.48668 2.62730 1.22348 1.70461 1.88136 1.94750 1.97370 1.82516 2.23064 1.33345 1.11078 1.82093 1.11632 1.96378 2.17346 2.03311 2.41577 1.72704 2.60470 1.22985 1.44534 1.20742 1.42896 1.59605 1.25933 1.45465 1.58652 1.60981 1.11459 1.14330 1.03720 1.01962 1.10503 1.26899 1.73807 2.07895 2.47136 1.26198 1.39589 2.02801 1.68279 1.55053 1.35853 1.87853 1.12016 1.08624 1.40503 2.70605 1.87598 1.34632 1.22432 2.71144 1.62557 1.74949 1.59203 2.04713 2.54490 2.52578 1.21235 1.04350 1.06233 1.25744 1.06397 1.17391 1.59568 1.84926 2.44050 1.45073 2.33373 
1.25324 1.08234 1.44473 1.94320 1.47039 2.71397 2.17669 1.59719 1.40280 2.16690 1.10228 1.88862 2.65297 1.09950 1.12942 1.70746 1.75044 2.31208 1.59855 1.62648 1.03118 1.66808 1.72786 1.29665 1.77479 2.02835 2.06903 1.20739 1.82107 1.10423 1.03658 2.28225 1.19515 1.49758 1.63149 1.75734 1.49521 1.30643 1.03257 2.09747 1.04143 1.13818 1.45729 1.01641 1.25143 1.64590 1.73548 2.19055 1.39994 1.02059 1.31071 1.44359 1.70243 2.26473 1.87183 1.11153 1.68991 1.42475 1.34205 1.13213 1.57326 1.39115 2.58381 1.88028 2.08337 1.55078 1.21558 1.14597 2.02600 1.25517 2.40364 2.10995 1.42860 1.28861 2.14457 1.78780 2.12091 1.36920 1.44071 1.09229 1.39739 1.88836 1.57682 2.37895 1.57328 1.08581 2.64428 2.65871 1.54702 1.30552 1.10732 2.43386 1.81618 1.05254 1.68355 1.39197 1.63227 2.04649 1.59515 1.21657 2.56869 1.41051 2.56690 1.34998 1.81760 2.02514 2.41350 1.41816 1.02006 1.27918 1.54905 1.42542 2.41554 2.44258 1.24748 1.39806 2.65219 1.21352 1.36742 1.50940 1.58427 1.51418 1.35147 1.05851 1.59374 2.27526 1.47341 2.60141 
1.71295 2.35031 1.16427 1.61868 1.21957 1.09943 2.18520 2.21669 2.22649 1.94019 1.15648 2.27115 2.48184 1.79144 1.19095 2.20543 1.60974 1.48570 1.13429 1.57060 1.80292 1.55106 2.37067 1.05078 2.34858 1.17865 1.11226 1.37699 2.68173 1.63881 1.31778 1.68992 1.41696 1.53425 1.00631 1.72809 1.68679 2.19899 1.40921 1.38162 1.56954 1.62972 1.15436 1.43302 1.07404 1.37479 1.16266 1.72893 2.04251 1.31880 2.71546 1.35471 2.04553 2.36821 1.42350 1.76733 1.02686 1.58330 2.43359 1.01305 2.59473 1.17977 1.71197 1.35256 1.81007 1.72278 2.33734 1.12321 1.39367 1.21172 1.55185 2.18742 1.97477 1.79139 1.15316 2.12098 2.46278 1.34073 1.34902 1.85053 1.76814 1.34762 2.50693 1.33055 1.17407 1.31282 2.35152 1.20560 2.07860 2.10524 1.22133 1.98412 2.48370 2.09089 2.68363 1.65386 1.32515 2.30754 1.85764 1.84681 1.02863 1.06052 1.48614 2.03130 1.89980 1.71375 1.58495 1.72123 2.29768 2.13814 1.17176 1.49456 1.06001 1.08065 1.98858 1.24453 1.41871 1.72027 1.50041 1.08485 1.33230 1.83250 2.15247 1.21733 1.40955 2.12504 2.01330 1.86786 
1.80394 1.37586 1.26903 1.85558 1.45913 1.88596 1.38663 1.01978 1.18901 2.19774 1.75528 1.00503 1.72869 2.05676 1.50208 1.83243 2.22265 1.09886 2.28051 1.16003 1.89033 1.25877 1.25846 2.51849 2.30671 2.70881 1.12786 1.19613 2.11763 2.27071 2.23421 1.40533 1.14932 1.04304 2.60770 1.67700 1.96714 1.33022 1.71018 2.33896 1.07548 1.10431 2.35073 1.85918 2.27131 1.29898 1.25329 1.85718 1.42739 1.05146 2.15439 2.69824 1.32355 2.71122 2.49992 1.12315 2.70177 1.03725 1.34343 2.10476 2.35530 1.10419 1.08814 2.70699 1.15172 1.04387 1.67004 2.26560 1.38858 1.05069 1.94944 1.49339 1.16029 1.68585 1.02141 2.63537 2.18989 1.28013 1.80053 1.14993 1.34600 1.42702 1.14145 1.78149 1.42331 1.04976 2.00088 1.41466 1.08886 2.68805 1.09537 2.56460 1.09191 1.19192 2.55394 1.25758 1.24421 1.56908 1.04815 1.72769 1.64861 2.04332 2.58011 1.91285 1.26725 2.63535 1.85451 1.02091 1.24107 1.22838 1.17398 1.67048 1.75293 1.34004 1.09479 2.49495 1.40671 2.19055 1.29844 1.53172 2.16618 1.42227 1.44512 2.36528 1.69523 1.35775 1.09427 2.10923 
2.13042 1.14696 1.34058 1.29207 2.34361 1.27244 2.47155 1.09258 1.23362 1.68618 1.11542 1.53102 2.07127 1.30948 2.55754 1.33569 1.75475 1.03005 1.22595 2.46843 2.25638 1.59182 1.39093 1.79809 2.26400 2.01006 1.56459 1.41192 1.00400 1.71209 1.09557 2.13895 1.96370 1.46870 1.01670 1.69304 1.86883 2.51282 1.84977 2.30543 1.55872 2.06328 1.29849 1.18771 2.70182 1.22170 1.58641 1.74413 1.25842 1.94487 1.58382 1.04458 1.13891 2.20298 1.87825 2.57849 1.62902 1.08109 1.33931 1.63554 1.85092 1.46730 1.28697 1.33711 2.15502 1.30846 2.26378 1.48159 1.20955 1.54049 1.25657 1.88536 1.16929 1.63164 2.23927 1.16221 1.99337 1.30686 2.02704 2.50850 2.54166 1.18106 2.62033 1.06491 2.60187 1.81057 1.01014 1.55925 1.95739 1.35290 2.55022 1.33281 1.98511 1.20740 1.78212 1.57377 1.57983 1.48415 2.33168 1.91089 2.28631 1.07785 1.32536 2.67336 1.75866 1.09181 1.14300 1.28966 1.42684 2.31691 1.19013 1.33413 1.00667 1.14725 1.42072 2.61923 2.07717 1.43514 1.50243 1.49573 1.94159 1.40955 1.99353 1.41790 1.70188 1.30697 2.23145 2.68868 
1.93974 1.91408 1.89007 1.63149 2.06310 2.50504 1.60453 1.33477 1.00616 1.83398 1.72141 1.43562 1.56319 2.04871 1.91530 1.57362 2.35037 1.00104 1.51628 1.79603 1.43663 2.27811 2.68638 1.02614 1.18130 1.97013 1.45497 2.01043 2.57491 1.19439 1.98853 1.83743 2.28617 1.38267 1.10281 1.73514 1.27420 1.76950 2.31602 1.28204 1.19385 1.46667 1.84053 1.86621 1.10540 1.29684 1.08035 2.59809 1.29819 1.63812 1.71662 1.86502 1.37286 1.69647 1.91378 1.62176 1.22955 1.02436 1.19945 1.16470 1.22349 2.38514 2.14005 1.02900 1.21321 2.36008 1.78545 1.54587 1.53632 1.52123 1.98187 1.83414 2.23115 1.34191 1.25921 2.46630 1.74024 1.36039 2.35724 2.25915 2.22849 1.48862 1.55001 1.12549 2.52539 1.09127 1.82527 1.14230 1.11785 2.18931 1.33044 1.36767 1.92099 1.04743 1.40733 2.33057 2.47202 2.51272 1.32538 1.39714 1.40619 2.62674 2.56254 1.15419 1.29672 1.18706 1.04720 2.25660 1.61487 2.46850 1.87545 1.32389 1.35183 1.06941 1.49003 1.25591 1.16701 1.00052 1.43463 1.30454 2.19045 1.90869 1.78418 1.54798 1.99922 2.51093 1.32719 1.81810 
2.32104 1.75903 2.54014 1.20070 1.69979 2.39460 1.38584 2.20415 1.04571 1.45125 1.82979 1.68869 1.31790 1.26244 2.23565 1.78157 1.35007 1.22547 2.23749 1.57554 1.22612 1.18088 2.05535 2.68575 2.25392 1.34906 1.52945 1.65770 1.24615 2.02987 1.10874 1.06404 1.31355 1.03608 1.27759 2.23277 2.48099 1.77054 1.81047 2.59441 2.56949 1.21870 1.61174 1.24576 1.53854 1.32557 2.21941 2.07714 1.62446 1.82685 1.20393 1.99177 2.15729 2.47449 1.96793 1.78877 1.22807 1.10726 1.09085 1.53035 2.24760 1.20947 1.62835 1.08611 1.25310 2.08037 2.42502 1.14372 1.35504 1.61515 1.09159 1.28086 1.96839 1.75936 1.59564 1.11410 2.33216 1.30280 2.31415 1.39371 2.38003 1.02494 1.02121 1.88884 2.53620 2.00968 1.24295 1.14580 2.22524 1.35588 1.75348 1.83993 1.63989 1.05040 1.99836 2.05495 2.18523 1.78277 2.35027 1.08931 1.05928 2.56555 1.39526 2.08508 1.66051 2.22635 2.32300 1.42464 1.06703 1.97763 1.98553 2.53957 2.02695 2.02766 1.76466 1.89117 1.49909 2.19339 2.16691 1.22718 1.09406 1.39781 2.25793 1.79413 1.46826 1.65993 1.35632 1.18034 
1.08865 1.17269 1.28576 1.15320 1.10680 1.79397 2.40451 1.83785 1.46931 2.05485 2.61828 1.56780 1.49497 1.91249 1.46473 1.11475 1.42659 2.58474 2.10819 2.13858 2.08563 1.68057 2.62443 2.28181 2.34911 2.17997 1.50605 1.26886 1.33121 2.04268 1.49768 1.44923 2.39544 1.92565 1.67125 2.65128 1.27087 1.47833 1.79255 1.86730 1.11753 1.72660 1.07699 1.67067 1.21478 1.57749 1.86238 1.73299 1.49999 1.44439 1.36341 1.15089 2.42739 1.31633 2.62611 2.09773 1.05566 1.45498 2.66172 1.40530 1.09336 1.46652 2.03661 2.61907 1.03889 1.25214 2.55451 1.32029 1.85108 1.68455 2.46538 2.06863 1.07000 2.65519 1.27139 1.29981 1.54088 2.36781 2.25255 2.31131 1.25816 1.12981 2.66006 1.12352 1.48721 2.56985 2.35683 1.56998 1.37553 2.30779 2.20630 1.50395 1.24505 1.65302 1.44906 1.29348 2.06981 1.36175 1.70777 1.40949 2.29395 1.54888 1.07263 2.45452 1.51293 1.36373 1.17369 2.33124 1.18790 2.64379 1.98221 1.49457 1.09885 1.93975 1.67917 1.63422 1.83384 1.45589 2.56571 2.52250 1.23604 2.08246 1.39563 1.53893 1.26637 2.02234 1.99057 2.62114 
1.01312 1.25058 1.35912 2.32404 1.93701 1.45783 2.09853 1.07809 1.98809 2.46302 2.51330 2.36165 2.39553 1.83273 1.29848 2.63233 1.30783 2.18038 1.58255 2.39835 1.16780 1.49373 2.22561 1.44344 1.14433 1.14268 2.22135 1.44915 2.31089 1.62667 1.39736 2.34120 2.03429 1.89917 2.00165 1.44961 1.01854 1.54529 1.56281 2.02494 1.40018 1.44496 1.75927 1.23393 2.64823 2.28439 1.19491 1.27413 1.83234 1.89101 1.12417 2.13980 1.03913 2.50195 1.13626 1.18911 1.05174 2.52403 1.72320 2.43046 1.51043 2.40793 2.09330 1.13037 1.68234 1.54143 1.63859 1.71353 2.38195 2.56081 1.27646 1.22693 1.36125 2.24564 1.51395 1.32617 1.88719 1.80903 1.68971 1.27212 1.25848 1.89951 1.00140 1.30773 1.74834 1.13785 1.55503 1.83881 1.05654 2.67963 1.64410 1.59583 2.37369 1.26610 1.80388 1.46908 1.95160 1.08739 2.51730 1.71013 1.02439 1.18208 2.09822 1.39446 2.65453 1.16861 1.84929 1.84293 2.11405 1.14953 2.34442 2.66049 2.18355 2.34770 1.27992 1.40442 2.67133 1.99032 2.58245 1.03829 1.96202 1.56195 1.65693 1.71330 1.97758 1.09956 2.51697 1.41982 
1.19564 2.33087 2.42808 1.22481 1.01361 1.87422 1.70795 2.69066 2.19022 1.16194 1.82420 1.70337 1.33569 1.57331 1.66716 1.07294 1.35883 2.13383 1.50686 1.33535 1.56239 1.43156 1.38648 1.12771 2.23603 2.29731 1.93211 1.62674 2.52603 1.78902 2.30967 1.11108 1.53405 2.06309 1.36086 1.55493 1.42247 2.32427 1.53913 1.14614 2.70067 1.03289 1.95229 1.32704 1.62506 1.19736 1.42383 2.20817 2.55497 2.14551 1.08476 1.46852 1.12992 1.50401 1.65607 2.52652 1.27109 1.17711 1.51198 1.18118 2.10586 1.28470 1.31239 1.18843 2.65045 1.78598 1.84793 1.38697 1.52711 1.04632 1.58966 1.51721 1.08073 1.14170 2.01340 1.75626 1.36704 1.05461 1.42668 1.28491 2.26268 1.54761 1.88691 2.55664 2.32761 1.14957 2.37629 1.08840 1.35317 1.32176 1.28561 1.04830 1.69806 1.68722 1.24584 1.65568 1.10854 2.30222 2.29638 1.69287 2.40886 1.34293 2.56844 2.60333 1.53323 1.90241 1.68199 2.09598 2.00631 2.39966 2.69314 1.67004 1.36620 1.86946 1.57073 1.16985 2.14908 1.37312 1.27327 1.06982 1.81492 1.63693 1.12150 1.13375 1.01603 1.39720 1.87713 1.12631 
1.18335 1.58578 1.90669 1.04865 2.12960 1.80159 1.00430 1.20119 1.26085 1.68922 2.51767 2.52966 1.49122 2.49438 1.55416 2.03730 1.71548 2.44117 2.38334 1.35627 1.23313 1.11638 1.45096 2.23804 1.82743 1.62724 2.53737 1.85672 2.27359 1.75220 2.09125 2.69044 1.02219 1.46687 1.03791 2.17686 2.64269 1.04237 2.61482 1.22579 1.76079 2.42184 1.14074 2.62572 2.22235 1.77289 1.96793 1.40251 1.59215 1.72545 1.90217 1.96334 1.92625 1.01534 1.61647 1.29497 1.65220 1.50889 2.40440 1.38191 2.64388 1.84977 1.36776 2.70256 2.71337 1.41961 2.16427 2.63792 1.47975 2.08189 1.18955 2.60554 1.85485 1.35697 2.51682 1.51645 2.40576 1.82208 2.12682 1.40910 1.15658 1.48829 1.01775 2.22787 1.51111 1.64517 1.06134 2.49666 2.48239 2.55188 1.26924 2.41444 1.73654 1.73602 2.40048 1.73340 2.46446 1.91124 1.68215 1.34158 1.46379 2.00101 1.28594 2.71510 2.71531 1.19063 1.51467 2.40313 2.16943 1.18510 1.24573 2.50912 1.76377 1.26784 2.05644 2.66526 2.08582 2.18258 2.44795 1.90481 2.04898 1.14302 1.69189 1.30896 1.98430 1.49409 2.26895 1.79901 
1.05050 1.40409 2.41352 1.53771 1.03359 1.14177 1.53591 1.03246 1.35942 2.32640 2.48113 1.08494 1.01425 1.13705 1.00146 1.78891 1.44160 2.05945 1.75401 1.10618 1.65359 1.57958 2.10706 1.24644 1.80548 1.31146 1.63154 1.31797 1.95943 1.36184 2.37105 2.05839 1.91214 2.10522 1.16441 1.97637 2.40366 1.78843 2.04053 1.20208 1.53060 1.86251 1.30419 1.55241 2.11776 1.30610 1.02165 1.12312 2.68984 1.79198 1.24238 1.63629 1.04131 2.61775 2.03953 1.88007 1.26296 1.22414 2.47787 2.47468 1.66708 2.16135 1.87392 1.17269 1.67389 2.18202 2.31768 1.48015 1.43560 1.73981 1.77927 2.19734 1.19208 2.32050 1.25490 2.52454 1.11497 1.28207 1.04307 1.10330 2.29744 1.29589 1.80532 2.39234 1.24796 1.35453 1.65464 1.57613 1.65814 1.50830 1.43488 1.01691 1.19927 2.68886 1.19252 2.00745 2.15839 1.01678 1.09309 1.13991 1.76900 1.94490 2.50477 2.10879 1.66029 1.15633 1.95849 1.85118 1.48250 2.04285 2.04241 1.25298 2.64730 1.35645 1.10274 1.21538 1.83735 1.82463 1.91559 1.12077 1.01244 1.01117 1.13973 1.21418 1.00022 1.35915 2.43741 2.15887 
1.38195 2.66431 2.46093 2.44467 1.90629 2.26763 1.89652 1.16434 2.62214 1.36642 2.15540 1.43006 1.02689 1.61948 1.79184 1.00008 2.19674 1.97593 1.21548 1.48483 1.32633 2.32835 1.66416 1.34283 2.35436 1.89670 1.63044 2.35489 2.57790 1.46197 1.87026 1.31059 1.43295 1.69319 1.17867 1.00490 1.41249 2.23537 1.17004 1.36253 1.12367 2.52191 1.94850 1.15389 1.50249 1.28441 1.15398 1.21421 2.53791 1.40264 1.80290 1.23832 1.20144 1.10376 1.66285 1.04059 2.09350 2.71118 2.45047 1.98538 1.45815 1.68600 2.60201 2.08946 1.05019 1.12825 2.09970 1.48339 2.52206 2.45674 2.02116 1.04256 2.27926 1.44879 1.20300 1.25983 1.86085 1.38824 1.52970 1.73737 1.94720 1.01458 2.15143 2.33944 1.11985 1.31609 2.43440 2.34440 1.31265 2.19455 1.71230 1.91405 1.36116 1.63906 1.47127 1.42948 1.84927 1.13646 2.12047 1.71578 1.02712 1.57666 1.78880 2.34107 2.28425 2.15193 1.08500 1.56372 1.09900 1.65973 2.71677 2.13998 1.68392 2.15023 1.84174 1.88574 1.04106 1.64939 1.62636 1.36655 1.33161 1.02448 2.61565 1.81252 1.67918 1.41572 2.59096 1.14236 
1.60891 2.02115 1.96004 1.65254 1.17231 1.28983 1.42322 2.67784 1.02110 1.54420 1.54046 1.12219 2.56295 1.53960 2.40146 1.58770 1.21786 1.62708 1.10142 1.26787 2.68369 1.79131 1.73261 1.31466 1.83516 1.66719 2.38285 1.13364 2.36027 2.27124 1.29503 1.39701 1.68876 2.53832 2.30861 1.97974 1.20444 1.20872 1.95029 1.22984 1.86651 1.10524 1.38011 1.75985 1.70162 1.21926 1.02789 2.07234 1.98382 1.13214 2.62746 1.95857 2.02802 1.67472 2.57486 1.36915 1.02714 2.25712 1.55213 2.42434 1.88592 2.01006 1.24594 1.17165 1.87698 1.05817 2.31956 2.26071 1.27903 1.66422 1.02282 2.38732 1.83936 1.41161 1.54558 1.15143 1.72112 1.58869 2.38615 1.25608 1.79863 2.30642 2.46013 1.34190 1.42097 2.33033 1.83726 1.45954 1.93498 1.04907 1.30171 1.34248 2.10870 1.62186 1.57291 1.45606 1.71620 1.34219 1.21096 2.19507 2.23371 1.23860 1.92781 1.51147 1.74842 1.09613 1.74034 1.10704 1.74141 1.52770 1.39053 1.15226 1.29623 1.25847 1.54621 1.84191 1.07886 1.04507 2.68834 2.08759 1.09636 1.28737 1.03099 2.31189 2.08794 1.62166 1.23838 1.31823 
2.17658 1.49963 1.06450 1.78857 1.85744 2.05215 2.70336 1.19472 2.24942 1.73079 1.32260 1.44104 2.64413 1.83911 1.66045 1.26088 2.31448 2.56741 2.32241 2.49701 2.68312 2.29683 1.91765 1.08218 1.08778 1.97709 2.50187 2.27122 1.17948 1.13978 1.10143 2.56723 1.70925 1.17246 1.68918 1.16795 2.40607 1.67991 1.39538 1.99105 1.06964 1.84553 1.05552 1.04046 1.24863 1.75264 1.31189 1.06315 1.65536 1.12084 2.65469 1.63395 2.57438 1.87279 1.76822 1.03019 1.36214 1.62744 2.33979 1.60662 1.85493 2.57710 1.51734 1.16638 1.11157 2.56307 1.36228 2.67451 1.58399 1.90089 1.95899 1.69429 1.29057 2.06775 1.76284 1.61145 1.33320 2.31266 1.71321 2.20692 2.59212 1.67313 1.32657 2.45490 1.15272 2.34566 2.52902 1.57017 1.40435 2.17688 2.52266 2.60498 2.06382 1.40815 1.11776 2.29408 1.32774 1.52270 2.25713 2.10312 1.06482 1.62665 1.31086 1.37423 1.23737 2.31085 2.21451 1.64966 1.96603 1.39571 1.33933 1.87478 2.33521 1.77671 1.69313 2.69185 1.53316 1.57524 1.55490 2.15310 1.26150 1.44300 2.06336 2.60350 2.03196 2.30635 2.19721 2.69792 
1.29195 1.82446 2.08737 1.37570 1.09178 1.00661 1.89054 1.35093 2.32613 1.54017 2.22858 1.68240 2.14963 1.09804 1.16034 1.84670 1.95091 1.96460 1.82874 1.10035 1.13848 1.04607 2.36916 1.43619 1.50948 1.79836 1.37554 1.12836 1.52583 1.11186 1.11991 1.97130 2.02855 2.33767 2.71193 2.21473 2.35312 1.88612 1.10068 2.01365 1.06867 2.45295 1.24629 2.29726 2.69345 1.44612 1.56067 1.93308 1.04516 1.04995 2.12706 1.18989 1.09832 1.85388 1.70891 1.65789 1.22649 2.35068 1.87070 1.87141 2.61363 2.09501 1.35715 1.95046 1.80167 1.35398 1.58914 1.55964 2.55377 1.74914 1.15535 1.00400 1.57840 1.43991 2.30644 1.56398 2.08227 1.32422 1.11222 2.17631 1.39036 2.36575 2.58957 1.52705 1.61345 1.62799 2.53169 1.97888 1.40783 1.74228 1.36237 1.35363 1.34280 1.84894 2.64020 2.41928 2.50344 1.54350 1.38808 2.35193 2.69979 1.60373 2.36133 1.56767 2.30922 2.00357 2.45180 1.76892 2.65316 1.00318 1.41624 1.35705 2.37328 1.34918 2.07229 1.40868 2.19645 1.93004 1.02550 1.13757 1.23706 1.39711 1.53985 1.66112 2.58319 1.49562 1.47840 2.37902 
2.30848 2.05215 2.05839 2.29278 1.21072 1.78809 1.32227 1.02853 1.31795 1.19265 1.81939 1.28638 1.19644 2.57668 1.74568 1.04459 1.27889 1.33083 1.47150 1.03338 2.56855 1.50903 1.17554 1.16892 2.10828 1.81016 1.94171 2.00350 2.70730 1.05605 1.75345 2.29916 2.16717 1.32778 1.93926 2.62384 2.37420 2.56423 2.69869 1.15113 1.12506 1.80627 1.48079 1.34607 1.71218 2.58498 1.40609 2.18970 1.26557 2.06906 2.26279 1.19585 1.14862 2.66001 1.39785 2.42161 1.77135 2.71423 1.78484 1.76420 1.05447 1.15133 1.49218 2.28521 1.52871 1.06454 2.20582 1.33521 1.00421 2.18992 1.53699 1.12979 1.45518 2.27596 1.52078 2.49154 2.16435 2.13835 2.00704 1.00767 1.62764 1.67073 1.20502 1.86954 1.63492 1.68445 1.66550 1.06538 1.68194 1.09358 1.87955 1.77355 1.25906 1.03176 1.49100 1.92475 1.09836 1.20991 2.56993 1.10298 2.64960 1.45311 1.24614 1.41841 1.21666 1.89510 1.30010 2.63327 1.49079 2.60935 2.65347 2.42647 1.60378 1.17629 1.66884 2.62205 1.98140 1.02250 1.02767 1.22599 1.11818 1.93155 2.17436 1.40786 1.99290 1.19265 2.70978 2.18892 
1.44300 2.56189 2.41433 1.40654 1.36951 1.10680 1.99506 1.66622 2.09750 2.59376 1.61411 1.15033 2.48982 1.57563 1.02684 1.46899 1.85340 1.71363 1.41698 1.35097 1.75219 1.45619 1.65628 1.95927 1.03473 1.32487 1.01475 2.06212 1.58010 1.01158 1.66054 2.28009 2.59155 1.47486 1.17980 1.30566 1.63237 2.35377 2.17551 1.25958 2.24595 1.29182 1.44894 2.05719 2.03543 1.48783 1.11173 1.38781 2.54959 1.57530 1.87489 1.64345 2.29393 1.14240 1.18456 2.37361 1.51352 1.20203 1.80065 2.39152 1.21595 1.09997 2.00601 1.15926 1.62230 2.36669 1.51359 2.64820 2.04933 1.21137 1.22711 1.69324 1.56487 1.77800 1.28144 1.17176 2.64535 1.42462 1.62618 2.48119 2.24420 1.12163 1.50011 1.89386 1.28135 1.77697 1.65372 1.93935 2.13598 1.09546 1.70622 2.59724 1.20497 1.25914 1.10764 1.95483 1.09628 1.67651 1.90443 2.24665 2.03088 2.33694 1.39946 1.16914 1.52857 1.79332 1.36995 1.48756 2.55480 2.22779 1.35781 2.10922 2.49876 2.03686 1.46952 1.17787 1.33152 2.43017 2.28431 1.04628 2.66214 1.43383 2.71746 1.18008 1.80539 1.10730 2.30686 1.97921 
1.85641 1.61619 1.63581 1.38695 1.38946 2.28924 1.62155 2.12387 1.51027 2.22144 1.16227 1.41944 1.82060 1.57814 1.10140 1.67357 1.18253 1.61853 1.97126 1.57457 1.44698 1.65654 1.64745 1.41709 2.37520 1.64694 1.67229 1.57752 1.82366 1.41918 1.14861 1.24544 2.29366 1.87891 1.72737 1.17241 1.58235 1.03043 2.49005 2.38979 2.28905 1.06469 1.24791 1.53312 1.68023 1.37444 2.56579 1.98693 2.22458 1.86068 1.15093 1.18417 1.13391 1.89610 1.67809 2.69326 1.14880 1.03236 1.56300 2.09503 1.46511 1.79528 2.60924 1.23624 1.24092 1.65808 1.44939 1.96358 1.70854 1.32770 1.72629 1.43876 1.41358 2.15424 2.20579 2.37514 1.08925 2.08205 1.73611 2.42312 1.42517 1.99815 1.05559 1.61602 1.39378 1.77137 1.60115 1.60118 1.82870 2.50259 1.23406 2.67923 1.65283 1.18455 1.21849 2.05103 1.96408 1.76606 1.48158 1.23450 2.34479 2.55763 1.77614 1.21935 2.02693 1.44128 1.06543 2.20783 1.10394 1.84970 1.96810 1.57330 1.35967 2.07751 2.54248 1.89509 1.35382 1.49759 1.11628 2.47572 1.37876 1.37755 2.44016 2.27886 1.63178 1.09381 1.71948 1.17904 
1.93174 2.54754 1.45552 1.66631 2.39699 2.58521 2.03182 1.78735 1.37072 2.16476 1.45172 1.51319 1.47305 1.05108 2.38070 2.00287 2.18363 2.22674 1.39633 1.08754 1.22679 1.55869 2.69244 1.69145 2.14718 2.41696 1.41802 1.28895 2.64370 2.43825 1.51972 1.87874 2.28510 2.21198 1.15167 2.01501 2.10369 2.34000 1.32493 1.06081 1.86350 1.92342 1.60521 1.00984 2.02166 1.40586 2.02258 1.62403 1.15164 1.03896 1.76619 1.41281 1.61942 1.74940 2.38970 1.27918 1.55548 1.24661 1.64880 1.51281 1.11819 2.50571 1.04558 2.55517 2.03900 1.20416 1.89409 1.57799 1.03658 2.50953 1.67395 1.93168 1.77571 2.68703 1.95069 1.32065 1.38970 1.45145 2.14477 1.60043 1.50799 1.39356 2.26111 2.44207 2.43790 1.98779 1.14920 1.39504 2.47800 1.89481 2.11042 1.01934 1.74663 2.20660 2.60460 1.31016 2.65710 1.81488 2.06742 1.01325 1.67550 1.27314 1.95728 1.09452 1.25850 1.40458 1.44547 1.74893 2.03868 1.14050 1.02971 1.13097 1.58936 2.32828 1.01605 1.42542 1.70260 1.16765 1.98852 1.55209 2.21247 1.54384 1.58212 1.42162 1.25324 1.51595 1.86255 1.22503 
1.01213 1.41658 1.24127 1.69583 1.80350 2.42951 1.85612 2.26971 1.25537 2.68297 1.46033 2.55930 1.12569 1.50371 1.06483 1.78913 1.28797 1.08192 2.55026 2.19289 1.26331 1.86560 1.25211 1.02823 1.05957 1.98098 1.46176 1.32789 1.10477 1.00159 1.62671 1.11817 1.41883 2.01919 1.89623 2.55886 1.80468 1.29480 2.13660 2.26555 1.27798 1.14783 2.13304 1.43861 1.72601 2.27132 2.57386 2.22305 2.45740 2.41477 1.79338 1.14206 1.65730 2.24550 1.17431 1.75602 1.63643 1.71656 2.33181 1.80787 1.71928 1.39543 2.02151 2.43936 1.03655 1.41017 2.29629 1.87064 1.82589 1.80491 1.55909 2.33345 2.07173 1.22342 1.23494 1.31547 1.02226 1.16933 1.07581 2.51209 1.03877 1.92933 1.05543 1.72155 1.59376 1.23941 1.11213 2.60808 2.12751 2.59327 1.73458 1.34562 1.33125 1.28996 1.20755 1.37991 1.81906 1.02009 2.58132 1.22188 1.84117 1.48053 1.04889 1.40324 1.81131 1.29532 1.84591 1.85162 1.51466 1.98585 1.71117 1.57338 1.40947 1.80603 2.70865 2.24637 2.23840 1.10819 2.15530 1.75192 1.05722 1.37533 2.35743 1.40743 1.77412 1.04725 1.94212 1.18724 
1.06828 1.84427 1.45065 1.96689 1.00449 1.52158 1.01535 1.81944 1.97093 1.87425 1.23936 1.09823 1.36924 2.12075 1.72793 1.92991 1.40903 1.72181 1.59486 1.16028 1.90810 1.26455 2.03273 2.01728 1.73918 1.76289 1.04448 1.13510 1.84618 2.02850 1.34763 1.97224 1.37627 1.95494 1.42707 1.38245 1.09429 1.44898 2.51529 2.15678 2.71575 1.14681 2.36864 1.36796 2.43209 1.50567 2.64003 1.26068 2.59249 1.54895 1.46275 1.81980 1.95872 1.09384 1.35050 1.25321 1.92832 1.41056 1.42251 1.30966 1.05263 1.91702 2.58296 1.44870 1.37869 1.35603 2.00276 1.50869 1.96486 1.85320 1.19705 1.96303 2.12526 1.04308 2.68534 1.90150 1.57053 2.60804 2.39718 1.49785 1.48613 1.28996 1.00276 1.07087 1.41101 1.35423 1.34202 1.00095 1.91023 1.90904 1.31091 2.01076 1.34632 1.24565 1.07163 1.85615 1.68913 2.14621 1.03019 1.22096 1.46319 1.23319 2.39677 1.14398 1.28631 2.36773 2.17527 2.02020 2.27170 1.91832 1.11319 1.24198 2.47455 1.11627 1.33000 1.28449 1.51168 1.78489 1.28571 1.06231 1.25352 1.68545 2.13605 1.68763 2.09947 2.28904 1.15238 1.30461 
1.80731 1.18718 1.59287 2.64443 1.46402 1.40447 1.11289 1.88319 1.22335 2.42085 1.39957 1.02236 1.70841 1.55799 1.26976 1.55523 1.73913 1.68878 1.99767 2.62900 1.10889 2.56844 1.02742 1.39002 1.59254 2.19462 2.34584 1.23000 1.84807 2.70330 1.60467 1.22873 1.18064 2.55602 1.19534 1.72848 1.32063 1.33029 1.19747 1.61559 1.18473 1.67594 1.65172 2.02401 2.61109 2.09729 1.15801 1.67055 1.30297 2.31333 1.61568 1.44485 2.18581 1.65999 2.00837 1.28058 1.34020 1.73319 1.57511 2.47678 1.72364 2.52753 1.11956 2.03500 2.37666 1.33826 1.29400 1.15466 1.78028 1.54952 1.86547 2.10915 2.59691 1.13352 1.57046 2.49450 2.37732 1.81860 1.53303 1.13954 1.54768 2.47689 1.64647 1.24451 1.51257 1.21647 1.59369 2.02714 2.10838 2.51025 1.84704 1.33691 2.33410 2.06788 1.00086 2.04076 1.01806 1.29511 2.35640 1.81242 2.00680 1.61712 1.40628 1.91719 1.83304 2.20851 1.75936 1.60312 1.47755 2.69715 1.82682 2.28677 2.45763 1.10651 1.04695 1.36753 1.34603 1.66852 1.01983 1.04402 1.54083 1.88367 1.39577 1.32306 1.43297 1.39696 2.70005 1.45884 
1.80922 2.34059 2.64404 1.33567 1.39243 1.36787 2.56074 2.55237 1.11135 1.65740 1.50527 1.64207 1.64451 1.01161 1.38141 1.48682 1.11936 1.44627 2.03328 1.50669 2.41312 2.07360 1.57302 1.36785 1.43693 2.19557 1.80975 2.05907 1.12834 1.79761 1.10506 2.04141 1.54784 1.07488 1.00308 2.15525 1.47030 2.56863 2.02370 1.63401 1.56615 1.12064 2.68317 2.57555 1.13366 1.36356 1.40875 1.26897 1.97208 1.05375 1.91194 1.75069 2.18505 1.10641 2.39468 1.15505 2.42921 1.59431 2.37833 1.00835 1.05432 2.62819 2.05845 1.63192 1.03925 2.06479 1.29390 1.52801 1.95112 2.61847 2.49679 1.12414 1.07949 2.46454 1.06512 1.22378 1.23628 1.50048 1.55293 2.43803 1.58113 1.09228 1.57020 1.27097 1.20851 1.38327 1.46803 1.07999 2.20536 1.28444 1.08901 2.32515 1.24187 2.24166 1.39590 1.29062 1.70275 1.80616 1.97207 1.22219 1.73984 1.81138 1.37392 1.87815 1.64230 1.46338 2.29843 2.03034 2.19579 1.31308 1.82102 1.27721 1.43425 1.05190 1.62329 1.73330 1.45506 2.38304 1.87195 1.18050 1.12603 2.03857 1.00977 1.39838 1.68113 1.40955 1.80477 1.05307 
2.54586 1.30933 1.28705 1.62948 2.37170 1.76831 1.12586 1.43291 2.58771 2.58772 1.07026 2.09031 1.25001 1.94897 2.66977 1.79283 2.05011 1.59432 1.14319 1.09740 1.39770 2.14000 1.29548 1.57385 1.60489 1.30814 2.20084 2.69802 1.84388 1.46122 1.04522 1.72692 1.91322 1.34526 1.03521 1.66929 2.37883 1.16550 2.39193 2.26457 1.10952 2.56000 1.74142 1.38692 1.83548 1.71034 2.48650 1.38431 1.00315 1.04572 1.51914 1.40210 2.23783 1.96801 2.20669 1.32123 2.57443 1.78663 1.31138 1.74630 2.61065 1.37069 1.10943 1.83747 1.84393 1.14849 1.12838 1.61366 1.33857 2.69902 1.34432 1.48518 2.54186 2.34103 2.05982 1.71635 1.47297 1.88419 2.37596 1.47761 1.97032 1.32782 2.07174 1.62207 2.61317 1.68183 2.14313 2.47488 1.10541 1.03391 1.58994 1.06164 1.41717 1.76392 1.95073 2.61316 2.02585 2.20117 1.55126 2.71174 2.18557 2.08540 1.48161 2.04372 1.79598 1.12271 1.29043 2.64543 2.11540 1.12792 1.43800 1.53333 1.49768 1.09598 2.48717 1.43976 1.84325 1.96092 1.31085 2.03754 2.02742 2.08416 2.16313 1.05699 1.35243 1.55233 1.01612 1.00792 
1.25703 1.57627 1.00550 1.01068 1.20928 1.48975 2.06555 2.17183 1.67256 2.66544 2.11362 1.30160 1.10599 1.11813 1.99579 1.65641 1.22544 1.82610 2.38484 2.25880 1.31732 1.15005 1.69313 2.67077 2.39689 1.34734 1.03852 1.19253 2.09152 1.05526 1.20198 2.62910 1.66337 1.20859 2.65718 2.01147 1.80050 2.01912 1.60711 1.10785 1.97987 1.24962 1.44198 2.18972 1.39724 1.05871 1.33433 1.71224 1.93332 1.17065 1.42281 2.54680 1.34631 2.40900 2.50228 1.18713 1.19404 2.59866 1.41568 2.49737 1.00882 1.70162 2.41543 1.67803 2.05656 2.36114 1.24170 1.36219 1.75384 1.99555 1.50910 1.27742 2.49368 2.17609 1.02903 1.28179 2.30386 1.37306 2.19473 1.63857 1.60737 1.14877 1.53520 2.16401 1.01807 1.41321 2.56895 1.21562 1.35102 1.33791 1.11682 1.36293 2.27662 2.69761 2.28704 1.72242 2.34319 1.04472 2.34627 1.51183 2.08479 1.30257 1.93124 1.91253 1.04276 1.98730 2.45146 2.40237 1.00382 1.97930 1.44814 1.61351 2.27377 2.22319 1.28451 2.31485 1.15582 1.21394 1.03520 1.56153 1.62415 1.15614 2.12826 1.36027 1.14735 1.79063 2.34295 2.68846 
1.87070 2.02230 1.49524 1.43473 2.63419 1.06232 1.00945 1.01050 2.11114 2.47462 2.42760 2.11921 1.80188 1.29328 1.25792 1.50722 1.05773 1.61580 1.28352 1.22254 1.96149 1.32871 1.90904 1.17198 1.53617 1.49467 1.59420 1.76252 2.67639 1.37408 1.74318 1.84187 1.02226 2.60648 2.64258 2.69283 1.01863 2.66754 1.00104 2.15046 2.42843 2.43013 1.67653 1.60974 1.15619 2.10893 2.42623 1.22294 1.25360 1.14562 1.49509 2.45892 1.52220 1.04999 1.06015 2.33835 1.56939 1.69010 1.51618 1.54520 2.32232 2.64297 1.04701 2.37402 2.53427 1.01785 2.35179 2.58147 2.71516 2.35424 2.04223 2.42564 2.10468 1.25957 1.43644 2.43341 2.65635 1.28211 1.09478 1.22503 1.46881 1.63679 1.10815 2.23582 1.71862 1.17481 1.92332 2.69719 1.98554 1.07277 1.53321 1.69631 1.04305 1.60528 1.48148 2.64336 1.63394 1.28174 2.51032 1.63206 1.11009 1.88599 1.45635 2.33638 2.37553 2.09196 2.09153 2.32140 2.68211 2.28976 1.04617 1.44926 1.37876 1.15931 1.19204 2.36956 1.36197 2.29267 2.35117 2.70424 2.45950 1.32615 1.68755 2.56538 2.12885 2.50008 2.49467 1.27963 
1.17885 2.30382 2.08843 1.30863 1.59843 1.11890 1.12477 1.39688 2.34070 2.35250 1.19293 2.30955 1.98164 1.24801 1.23135 1.00512 1.44683 1.46781 2.38170 1.97054 1.23799 2.06005 1.96036 1.12014 1.00502 1.21702 1.05713 2.13953 1.11933 2.63719 1.00718 1.31953 2.23509 2.10344 1.72677 1.31430 2.35354 1.94223 1.83591 2.02662 1.68087 2.19011 1.72189 1.22537 1.00551 2.12025 1.23164 1.45481 1.14489 1.07914 1.05462 1.41736 2.22307 2.06744 1.58764 2.23424 2.51612 1.67834 1.75854 1.03608 1.62827 1.77118 1.36714 1.33884 1.37056 2.36074 1.75963 1.18665 1.68676 1.18845 2.40490 1.04302 2.60282 1.52338 1.27809 2.61717 1.18823 1.57415 1.40069 1.36040 1.69872 1.47720 1.92818 1.38926 1.12351 1.12617 1.14187 1.03995 1.89010 2.00803 1.07748 1.13218 1.30839 1.47307 1.51581 1.79322 1.27931 2.66727 2.12793 2.15789 1.16614 1.88261 2.25074 1.11661 1.05505 1.05826 1.07508 1.25365 1.66585 1.50585 1.70546 1.04103 2.22445 1.20975 1.44626 2.49919 1.36238 1.65144 2.59904 2.57504 1.21994 1.03021 1.07252 1.59615 1.51758 1.62574 1.05296 1.94146 
1.59523 2.24063 1.54121 1.86027 1.55180 1.27613 2.07720 1.63723 1.35047 2.23315 2.05252 2.24968 1.23710 1.28776 2.34199 1.01236 1.55786 1.24605 2.53007 2.12241 2.05777 2.41908 2.01056 2.51035 2.49217 2.15637 1.47406 1.39134 1.28968 1.55213 2.70123 2.05733 1.27939 1.53155 1.40795 1.98536 1.95445 1.07590 1.19579 2.63942 2.40264 2.45438 2.18441 1.09345 1.16274 1.88202 1.10697 1.81139 2.34509 1.03032 1.41431 1.77527 2.49243 1.04609 1.63947 2.28510 2.25575 2.41668 1.16962 1.07023 1.37991 1.16229 2.20182 1.76545 1.78010 1.14045 1.28943 1.27989 1.22700 1.54189 1.24276 1.08453 1.39220 2.71471 1.18588 1.61876 1.87955 1.31273 1.07870 1.62151 1.35253 1.52562 1.05898 1.24015 1.59593 1.73617 1.04253 1.32437 1.54353 1.21936 1.41739 2.12994 1.41725 1.14809 1.38333 2.52285 1.30934 1.78372 1.18788 1.60656 1.01178 1.47625 1.74236 1.40860 1.47431 2.06623 2.28019 1.01940 2.71241 2.45965 1.65297 1.34961 1.38046 1.75047 1.67373 2.20311 1.11802 1.74490 1.07338 1.72571 2.12768 1.52139 1.35220 1.10932 1.74669 1.87054 1.02957 2.28701 
1.22744 1.22300 1.35167 1.24190 1.80545 2.35510 1.74934 2.66179 1.79017 1.46741 2.71344 1.78630 1.32779 1.65002 2.41081 1.83296 1.06255 1.48441 1.48558 1.18796 2.59015 1.59458 2.05007 2.02738 2.42599 1.01980 2.24903 1.55887 1.90757 2.31552 1.31155 2.34143 1.04179 1.77278 1.06973 1.88090 1.53592 1.87132 1.84181 1.01151 1.01020 1.83853 1.80685 1.34134 1.11600 1.60248 2.45862 1.18581 2.37873 1.34367 1.40869 2.26660 2.14259 1.06240 1.69050 1.91220 1.08343 1.39867 1.09660 2.06673 1.19143 1.43825 1.78021 1.24123 2.54969 1.90434 2.33463 1.44066 1.31099 1.58186 1.45724 1.32436 1.06990 2.63302 1.77641 1.19401 1.55221 1.60672 1.41587 1.35832 2.15889 1.99453 1.13261 1.70168 2.11899 1.91468 1.19706 2.29579 2.67800 1.31270 1.74551 1.17378 1.88798 1.14313 1.45693 1.77089 2.17691 1.25130 2.55125 1.04989 1.97938 1.36770 1.39043 2.11774 1.32480 2.46996 2.52861 2.05636 1.45994 1.31708 1.02756 1.15950 2.62695 1.16382 1.97310 2.04779 2.22834 2.36192 1.72951 2.19532 1.14061 1.11058 2.57683 2.15345 1.26954 1.38111 1.40291 1.01670 
1.72819 1.31671 1.06742 1.25842 1.80086 1.48417 2.66501 2.38577 1.34859 2.47905 1.80482 1.96887 1.20117 1.85456 2.28291 1.16081 2.15837 1.65708 2.37709 1.76935 1.43984 1.51243 1.42895 1.64229 1.67967 1.35460 1.30104 2.13241 1.87085 1.82525 2.16802 1.18942 2.40332 2.31420 1.49679 1.59220 1.26354 1.46746 1.39744 1.70401 1.33831 2.52214 1.23422 1.60754 1.72074 1.03654 1.86604 1.36630 1.71764 1.63182 2.41747 2.47312 2.46800 1.27082 1.49418 1.52502 1.72145 1.94398 1.19633 1.18479 1.30533 2.59367 1.40921 1.15409 2.20811 2.10930 1.83754 1.02640 1.13870 2.56786 1.74899 1.52394 2.38256 2.15865 2.44979 1.50822 2.23753 1.68172 2.06069 1.41386 1.00956 1.83265 1.28635 2.49159 2.32897 1.92203 1.39784 1.47491 1.37454 1.67227 1.74745 1.79423 1.59561 2.46252 2.07069 1.29614 1.91084 1.39977 1.33036 2.17587 1.32231 2.32678 1.21985 1.15900 1.84775 1.09936 1.74803 1.52096 1.84882 1.32515 2.15043 1.86649 2.42854 1.01763 1.71083 2.08072 1.95591 2.39146 1.12897 2.68848 1.47122 1.97282 1.77456 2.34749 1.78720 1.35180 1.11934 1.25633 
1.89221 1.48911 1.00564 2.50209 1.27465 1.22673 1.06682 2.35522 1.34862 1.86484 1.31782 2.49335 2.47120 1.04252 1.71204 2.20779 1.06090 1.07752 1.68997 2.07502 2.57685 1.90793 2.05226 1.39467 1.38470 1.33976 1.20442 2.47475 1.81109 1.34816 1.14377 1.26070 2.00756 1.15022 1.16044 2.55892 1.41100 1.23798 2.21715 1.90290 2.30864 1.07487 1.74544 2.09879 1.12057 1.09932 1.70464 1.18881 1.18454 1.05978 2.46681 1.12291 2.02199 1.86240 1.56609 1.03001 2.49518 1.88624 2.54901 1.66244 2.54294 1.07255 2.09585 1.87806 1.23366 2.43210 1.76796 1.74071 1.10765 1.44202 1.21856 2.55716 1.54999 2.12693 1.97439 1.73688 2.33818 1.23814 2.06482 1.01890 1.31216 1.87380 1.14414 2.65317 1.28381 1.79182 1.00534 1.17845 1.24336 2.56262 1.95910 1.16315 1.01113 1.51050 2.18448 1.24739 1.35148 1.42077 2.17134 1.49697 2.04879 2.64592 1.40823 1.16824 2.07031 1.02285 2.02909 1.78081 1.26643 1.54130 1.81447 1.66176 1.06247 2.07601 1.62195 1.36401 1.36845 1.63061 1.60742 1.70147 1.53723 1.15849 1.97908 1.55434 1.74990 1.59043 1.93887 2.36495 
2.25965 1.54875 1.30239 1.70312 1.50752 1.83407 1.98964 1.14816 1.87598 1.48519 2.04466 2.37580 2.28912 1.36482 1.45239 2.43213 1.04234 2.35570 1.22042 1.42639 1.41311 1.96173 2.42697 2.17228 2.27264 1.76699 1.24213 1.46301 1.03384 2.40832 1.27285 2.33612 1.37215 1.65774 1.46368 2.06854 1.11851 1.07134 2.37502 2.09829 1.59114 1.78646 1.83392 1.33993 2.43820 2.66356 1.19888 2.54144 2.30828 1.46313 1.33360 1.19997 1.05592 1.19068 2.60667 2.39971 2.10392 1.19112 1.29156 2.17512 1.05530 1.64396 1.86932 1.44803 1.00257 1.00655 1.10191 1.12137 1.07835 2.61706 2.35296 1.71580 1.71994 1.58745 2.29906 1.54272 1.55550 1.01398 1.44235 1.32088 1.48359 1.92352 1.58501 1.56655 2.29030 1.51993 1.38295 1.77266 1.81042 1.78616 1.41845 1.91054 1.08023 2.65153 1.01775 1.08300 2.66889 1.12147 1.21445 1.05876 1.07971 1.05124 1.81662 1.85703 1.66879 1.53645 1.05393 2.59579 1.55793 1.52013 1.26136 2.31134 1.07568 1.99926 1.33202 2.46363 1.11789 1.84213 1.60659 2.02385 1.21045 2.27887 1.42247 1.30756 2.22291 1.44771 1.41609 2.18252 
1.62356 1.71977 2.31075 1.75297 1.80789 1.54427 1.19756 1.10988 2.37270 1.26214 1.05987 1.35987 1.91862 1.33688 1.15629 2.06382 2.67277 1.54020 1.87048 1.09917 1.04376 1.10552 2.22456 1.26342 2.51933 1.16411 1.65200 2.06021 1.68529 2.33939 1.65415 1.00658 1.48006 1.40616 1.76450 2.67578 2.17148 2.11309 1.09253 1.89542 2.66700 1.15794 2.57752 1.88243 1.54803 1.09641 1.42921 1.52211 1.68869 2.67331 1.67306 1.76259 1.08723 1.36918 2.22690 1.00765 1.59387 1.35337 2.07598 2.68613 1.16473 1.26329 2.70380 1.72387 1.77638 1.75510 1.69692 1.41905 1.36434 1.85394 2.68969 1.33861 2.14676 2.55041 2.51983 1.22255 1.02870 1.32487 1.86086 1.73715 1.30295 1.14533 1.12641 1.41660 1.56816 2.50840 1.42744 2.49944 1.24888 1.09015 2.46988 1.45461 1.37717 2.45672 2.50756 2.44638 1.58621 1.56538 1.27711 2.16414 1.06763 1.26368 1.06572 2.29195 1.18564 2.68543 1.03081 1.21966 1.30886 1.91819 2.11875 1.70537 2.19696 2.38657 2.41583 1.26741 2.20231 1.26862 1.16537 1.01182 1.38298 1.05888 1.47180 1.90460 2.60137 1.35771 1.71409 1.51799 
2.12534 2.18909 1.20854 2.26908 1.01767 1.28796 1.91320 1.20659 1.27240 1.97215 1.47163 1.66539 1.39168 1.14705 1.04481 1.12477 1.00708 2.52409 1.42555 2.21790 1.17799 1.66130 2.24411 1.62913 1.75911 1.21507 1.14148 1.68345 1.64971 1.95660 2.55547 1.28986 1.57569 1.13615 1.07670 1.60353 1.46332 2.05995 1.93479 1.86193 1.49452 1.04746 1.14074 2.07990 1.20150 1.19186 2.33942 1.21000 1.10671 1.22686 2.68365 1.30369 2.03818 2.21552 2.12389 1.31899 2.69201 2.42437 2.22046 1.63377 1.74504 2.08747 2.10732 1.01154 2.37168 2.26896 1.62203 1.27674 1.71945 1.15451 2.37721 2.56976 1.20931 2.71176 1.96625 1.45298 1.18900 1.69220 1.75810 1.31588 2.07610 1.73571 1.71550 1.55667 1.41468 1.34038 2.05323 1.40101 1.19545 1.67721 2.28892 2.08611 1.28799 1.77446 2.11018 1.12376 1.48115 1.25917 1.43475 2.54677 1.45372 1.25472 2.40761 1.75800 1.25171 1.74153 2.55433 1.48828 1.08415 1.65207 1.95840 2.25080 1.05489 1.23594 1.28896 1.49234 1.65664 2.64652 2.09078 1.98043 1.63293 1.76054 1.51986 2.10319 1.14926 1.17985 2.36348 1.70222 
1.48563 1.24748 1.59482 2.15969 1.56524 1.41255 1.39674 1.95923 2.46000 1.31250 1.07270 2.66702 2.16833 2.10077 2.20835 2.28736 2.59643 1.04716 1.25576 1.58238 1.01952 2.62552 1.15286 1.66480 1.70046 1.75218 1.28809 1.95426 2.06732 1.11996 1.22379 1.12986 1.39713 1.95172 2.44015 2.18684 1.01421 1.25383 1.57619 2.49496 1.64564 1.69077 2.44790 1.31270 1.30668 1.98870 1.10460 1.24811 2.08248 1.38712 1.97498 2.12312 1.33978 2.27687 1.30029 2.27824 1.46765 1.67489 1.63790 1.11618 1.87582 2.00444 1.26113 2.62076 1.43919 1.13209 2.10838 1.45963 1.41945 1.22254 1.33971 2.33590 2.06703 1.20646 1.12804 2.70095 2.39928 1.24603 1.24015 1.83809 1.72839 2.44927 1.43565 2.31566 2.05154 1.86676 1.94080 1.10767 1.15022 1.16943 1.23636 2.15761 2.34405 1.55921 2.08020 1.24105 1.76518 1.61346 1.81148 2.50557 1.97252 2.42687 2.15311 1.49994 1.07712 2.42879 1.49038 2.58431 1.11333 1.84830 1.74750 1.92427 1.66539 2.50879 1.63926 1.25690 1.72289 1.17040 1.39223 1.98172 1.36870 1.72130 1.57297 1.18027 2.68388 1.20373 1.46477 1.74283 
1.94218 2.65341 1.60646 1.40934 2.36896 1.27245 2.11394 2.55165 1.13694 1.15903 2.42588 1.26579 2.14224 1.55952 2.43573 1.31246 1.43933 1.46887 1.64964 2.47983 1.71916 2.29668 1.80787 2.35300 1.45433 1.04615 1.02167 1.43592 1.25928 1.49651 2.50257 2.44576 1.46080 1.47898 1.26805 1.27307 1.88192 2.68058 1.19503 2.13963 1.14295 1.06648 2.70832 2.44847 1.66321 2.42681 1.18219 2.39391 1.31137 1.95020 2.18391 2.25444 1.64772 1.45247 1.95150 2.39633 1.51950 1.99378 1.26586 1.91348 1.09764 1.16540 1.72165 1.60343 1.72361 2.18313 2.04128 1.19329 2.15285 2.43939 2.55319 2.46061 2.60157 2.54384 2.21638 1.59179 2.27107 2.62019 1.40184 1.09562 1.87982 1.12626 2.47002 1.13948 1.63587 1.77326 1.00452 2.48570 1.30064 1.27158 1.74976 1.42763 1.48190 1.10823 2.28912 2.55421 2.41940 1.71901 1.12126 1.91614 1.54264 1.05317 1.73450 1.47640 2.67909 1.41424 2.35013 2.23833 1.36320 1.21198 2.45236 2.56258 1.36501 2.22839 1.07421 2.23298 1.45368 1.07906 2.04192 1.89071 1.37211 1.31438 2.69924 2.03332 1.45663 2.27309 1.91060 1.29647 
1.43747 2.14228 2.48423 2.21749 2.25618 1.58515 1.20441 2.22365 2.24179 1.04128 1.83103 1.12425 1.26202 1.65191 1.05985 1.72267 1.35420 1.13850 1.41512 1.96858 1.22851 1.06301 1.36925 1.68564 1.39720 1.35966 1.26089 2.03520 1.13698 2.40905 2.63859 1.63437 1.89858 2.41139 1.33327 1.57583 1.40619 1.60580 1.28908 1.15970 1.67210 2.36035 1.30379 2.11022 1.43440 1.38182 1.33732 1.94246 1.57319 1.89246 1.40673 1.93268 2.01170 1.92617 1.19848 1.03401 2.61894 1.51115 2.10442 1.09542 1.33924 2.04273 1.79033 2.54266 1.81210 2.38701 1.47402 2.54817 1.41010 1.90013 1.08712 2.35783 1.64993 1.41738 1.83040 2.36666 1.95856 2.44784 1.69119 1.13351 1.70418 2.37905 2.19070 1.26120 1.68579 2.62551 1.30410 1.62418 1.45958 1.00960 1.77916 1.95473 2.06233 1.17180 1.82844 1.37483 1.02900 2.69516 1.28879 1.45099 1.88397 1.40107 1.25859 1.14352 1.98585 2.30372 2.70632 1.43083 2.07452 1.68375 1.62185 1.30058 1.47362 1.30707 1.64030 2.48422 1.26246 2.13910 1.48432 1.84267 2.15964 2.64085 1.32507 1.63849 1.13842 2.42282 2.25265 1.17144 
2.40221 1.06802 1.69974 1.66490 1.49637 2.13928 1.90385 1.09318 1.81302 1.89547 1.56415 1.38365 1.17409 2.53681 1.79956 1.73016 1.21982 1.08591 1.58118 1.53997 2.32287 2.34698 1.04391 1.84549 2.28012 1.38326 1.11240 2.59574 1.23291 2.50585 1.11863 1.08955 2.67630 1.90138 1.81399 1.47326 1.49638 1.27050 1.61054 2.71298 2.40819 2.51912 1.38095 1.04015 2.35095 2.48510 1.79963 1.05498 2.69859 1.04681 1.62463 2.30605 2.45685 1.69598 1.56562 2.06082 2.34599 1.74160 1.96792 1.06405 1.60549 2.20137 1.15933 1.58070 1.53981 2.10303 2.32879 2.30415 2.67189 1.37977 2.29965 2.36709 1.27867 1.16828 2.46214 1.10588 1.06806 1.63005 1.16668 1.06032 1.70635 1.89542 2.44516 1.54224 1.18259 1.40831 1.16923 1.02062 2.45270 2.30095 1.08599 1.44863 1.86340 1.25903 2.28986 1.05555 2.64776 1.96175 2.43216 2.60258 2.70675 2.05759 2.26634 1.27325 2.40384 2.05278 1.40806 2.56745 1.23097 1.64275 1.00149 2.10047 1.14547 2.44879 1.19172 1.35462 1.26869 1.39339 1.38255 1.14474 1.17947 1.50143 1.65830 2.19783 1.89034 1.39694 2.31992 1.84130 
1.00815 2.07573 1.76293 1.00388 1.57121 1.46982 1.27819 1.38946 1.10997 1.79977 1.31237 1.36634 1.08766 1.31432 1.05580 1.24588 1.18402 1.25822 1.68769 1.50215 1.75321 2.33332 1.71956 2.06785 1.28880 1.04903 1.67193 2.43627 1.46543 1.42691 1.65027 1.47738 1.08962 1.07028 1.48311 1.71202 1.57311 1.89568 2.37879 1.74611 1.25513 1.14846 2.38579 1.36515 1.50945 2.51892 1.70082 1.78721 1.16595 1.05598 2.68466 2.04414 2.46395 1.69830 1.55502 1.16822 1.78157 2.59989 1.04702 2.61076 1.36477 1.72786 1.41894 1.48707 1.84929 2.10444 2.54591 1.07021 1.46760 2.22795 1.86871 1.84203 2.55872 1.64013 2.51465 1.42084 1.51985 1.57341 2.53934 1.77206 1.66149 2.50794 1.33259 1.50604 1.56688 2.07220 1.75938 1.02694 1.98195 1.84210 2.68109 2.70490 1.17092 1.39953 1.47976 2.16537 1.08349 1.38592 2.31741 1.59013 1.13592 1.59313 1.07754 1.06924 2.61294 2.70962 1.51922 1.46095 1.56840 1.41922 2.58888 2.60588 1.30939 1.26915 1.44376 2.05166 2.62994 2.54012 2.10693 1.91754 1.72136 2.07810 1.90810 2.01558 1.06992 1.03872 1.60561 1.15925 
1.43958 1.36882 1.84335 1.63525 2.18071 1.98628 1.74847 2.09620 1.97995 2.65632 1.12661 1.14239 1.38686 1.07298 1.09516 1.81595 1.36177 1.58114 1.37061 1.31752 1.47751 1.06236 2.52639 2.54334 2.20768 1.77340 1.88586 2.36205 1.84206 1.11392 1.00733 2.65179 1.52476 1.85685 1.59525 1.22322 1.35682 1.02610 2.56412 2.68644 1.00271 1.06271 1.12901 1.39062 1.14027 1.23644 2.52530 1.55279 1.95500 1.27331 2.04582 1.06263 1.35271 1.90140 2.70263 1.09862 1.24047 1.87501 2.59499 2.28502 2.08861 2.61400 2.22913 1.17156 1.78562 1.30818 1.43308 2.42278 1.34233 1.35180 2.39440 1.34597 1.43658 2.70330 1.87174 1.63809 1.22963 1.73886 2.54360 2.40392 2.21411 1.91435 2.55449 1.10182 1.33906 2.53978 1.21047 1.66107 1.75188 1.15557 1.39632 1.34607 1.11124 1.14505 1.57700 1.98426 1.49793 2.25996 1.76855 2.01072 1.12388 1.55782 2.70638 1.61454 1.54924 1.86355 2.64477 1.90500 1.19210 2.47481 1.68469 2.63944 1.74289 1.58318 1.06986 2.33384 1.47922 1.29503 1.42615 2.59141 1.49650 1.99135 1.28324 1.66297 2.28019 2.02367 1.21392 1.25652 
1.68246 2.14687 2.52652 1.89089 1.23035 2.51546 1.12311 1.90611 1.72450 1.09273 1.33582 2.05577 2.70431 2.25045 1.99614 1.73393 1.31070 2.13558 1.48871 1.93881 1.01743 2.12311 1.84832 1.52258 1.55534 2.37184 2.53201 1.30468 1.76575 1.13073 1.63936 1.09290 2.42753 1.52371 2.06655 1.09875 1.41001 2.32096 2.09434 2.43157 2.53619 1.02920 1.83894 2.52316 2.31617 1.35040 1.60947 1.11681 1.06093 2.39602 2.16529 1.07942 1.87141 1.47230 1.64350 1.07078 1.28466 1.53087 1.39703 2.26838 1.73100 2.29023 2.47912 1.54585 1.28376 1.88473 1.69851 1.81012 1.60924 1.30864 1.61920 1.50145 1.34686 1.09540 1.39367 1.14762 1.47923 2.24307 1.28167 1.56936 1.97715 1.02094 1.69399 1.36118 1.50313 1.02420 1.45753 1.93101 1.56793 2.03621 1.61141 2.71409 1.71556 1.46963 1.54347 2.20237 1.01897 2.62159 1.46658 1.63977 1.26209 2.37468 2.46203 1.69985 2.60122 1.26229 1.95078 1.41553 1.04162 2.50027 2.22148 2.05943 2.55261 1.38440 1.03126 1.41152 1.41790 1.50309 1.00271 2.22317 1.12593 1.61578 2.21974 1.93160 2.37460 1.26039 1.56500 2.41965 
1.21555 2.29518 1.45963 1.53414 2.00506 1.32203 2.60781 1.91872 1.66879 1.87150 2.71600 1.73824 1.72140 2.21962 1.31693 1.61648 1.13043 1.35810 2.28170 1.60284 2.04134 2.28789 1.31090 2.29841 1.35994 1.07047 1.63324 1.18800 1.34921 2.55601 1.05748 1.64004 2.15817 1.54353 2.51604 1.59191 2.04059 2.41378 1.12366 1.25275 1.66185 1.12272 2.17757 1.05240 2.49200 1.05497 1.70118 1.03633 1.43275 1.42796 1.66108 1.07595 1.20186 2.17750 2.47298 1.63447 2.33095 1.48585 1.94175 1.15696 1.39715 2.05337 1.89746 1.10926 1.16597 1.75629 1.76584 2.37927 1.55955 1.98420 1.09651 2.59174 2.22770 2.38773 1.00340 2.04226 2.51899 1.70698 2.11646 1.32771 2.43749 1.29332 1.42855 1.07771 1.03602 1.29964 1.76149 2.41492 1.93107 1.25828 1.02784 2.69799 2.58372 1.95029 1.10098 1.10825 1.26008 1.94415 2.63683 1.96516 1.41913 1.06365 1.87367 1.16301 2.53972 1.88005 2.37517 2.35352 1.18060 1.84931 1.14955 1.05865 2.39174 1.64220 1.14092 2.47789 2.13426 2.00971 2.20135 1.51618 2.52878 2.26264 1.50486 2.40360 1.62338 1.65681 2.66379 2.04560 
1.18498 2.58397 1.47885 1.68164 1.01110 1.01935 1.95576 2.56790 1.91643 1.70890 2.22332 2.26254 1.16260 2.55582 2.39522 1.02294 1.54405 1.00532 2.53472 1.21231 2.02040 2.05270 1.83808 1.87955 1.70863 1.01757 1.66197 1.02041 1.68592 1.62865 2.08734 1.99778 1.54817 1.13559 1.23591 1.56535 1.15757 2.41714 1.47876 2.21839 1.51958 1.20950 1.84646 1.76666 1.13721 1.62701 1.80719 1.75591 1.63567 1.68515 2.12871 1.21574 1.27254 1.43941 2.28504 2.17430 1.46470 1.39708 2.21867 2.46937 2.27536 1.70369 1.81484 1.29591 1.93470 2.24298 2.02856 2.23955 1.99450 1.10354 1.82770 1.11497 1.33473 1.24151 1.96978 1.51787 2.01996 1.30956 2.66524 1.21547 2.20681 2.08717 1.47769 1.03310 1.10522 1.24218 2.24627 1.61881 1.73542 1.83341 1.47057 1.45265 1.14910 2.66886 1.88250 2.22316 2.20220 1.40484 1.83163 1.61583 1.55030 1.23154 1.80161 2.06924 1.52897 1.30552 1.15545 1.13618 1.70965 1.13291 1.38099 1.38797 2.36457 2.04067 1.43391 2.61336 2.53487 1.18492 1.55632 1.61833 2.17243 2.28869 2.35086 2.49633 2.24708 1.62805 2.04164 1.82046 
2.28715 1.37569 1.08214 1.30442 1.69421 1.94959 2.69916 2.59040 2.54522 1.14732 1.08272 1.60081 1.29981 1.49523 2.22187 1.13067 1.12250 1.17205 1.08703 1.04676 1.38878 1.69177 1.69400 1.10990 1.42441 1.46503 1.01928 1.17749 2.38514 2.08099 2.14358 2.00685 1.05317 2.31966 2.61777 1.78429 1.66369 2.59936 1.70035 1.55777 1.09713 1.84101 2.49369 1.42606 1.01267 2.03829 1.61240 1.13672 2.38897 1.75273 1.18987 1.22053 1.09084 2.01564 1.35467 1.55380 1.08634 1.38078 1.82959 2.59107 1.05706 1.44278 1.91293 1.11327 1.23120 1.84220 1.98639 2.04834 1.76160 1.24253 1.17385 1.93270 2.28751 1.07686 1.01393 2.31650 2.19495 1.63486 2.63321 1.92904 1.05414 1.15263 2.35445 1.14991 2.32329 1.17335 1.78673 2.52388 1.62014 1.20259 2.40576 1.71259 1.73508 1.69300 1.90657 2.13624 1.14736 1.39323 1.60975 2.02119 1.73114 1.88959 1.43707 1.45681 2.03483 1.45708 1.24148 1.64308 2.38212 1.20262 1.16602 2.51110 1.38618 1.00995 1.06226 1.18475 1.18503 1.89798 1.10003 1.91991 2.28249 2.64640 1.20960 1.45692 1.64823 2.30619 1.14496 1.89111 
1.18202 1.84309 1.40614 2.04624 1.28121 2.02072 1.09664 2.60704 1.08317 1.36145 1.57584 2.58025 1.63732 1.83746 2.38359 2.26962 1.85574 2.53200 2.68894 2.19910 1.76791 1.08815 1.55322 1.48448 1.05938 1.87876 2.16277 1.74610 1.59394 2.47627 1.21476 1.88407 1.67900 1.70813 1.41827 2.15116 1.26979 1.55533 2.06313 1.37540 2.11751 1.19603 1.30556 1.27545 2.19766 1.14481 1.06493 1.50032 1.06635 1.05344 1.21377 1.88522 1.14630 1.88524 1.02954 1.21436 1.30300 2.22664 2.12039 2.07690 2.02841 2.57577 1.43952 1.25289 1.61858 2.04163 2.69515 2.05526 1.16816 2.04557 1.03992 2.47360 2.44657 1.35768 1.16064 1.97799 1.55429 1.23600 1.09173 1.65742 1.30205 1.32510 1.14947 1.49254 2.49813 1.18343 1.81248 1.19747 2.63507 1.41383 2.48703 1.96631 1.33970 1.31706 2.46357 2.16841 2.68894 2.44261 1.63951 1.15556 1.83812 1.70496 1.05154 1.65439 2.31480 1.22046 1.20384 1.32358 1.50850 1.31426 2.19372 1.96414 1.74152 2.52163 1.07846 1.60048 1.09781 1.95469 1.91653 1.06420 1.01667 1.75349 2.09256 1.36203 2.30944 1.89648 1.08651 2.28452 
1.70415 1.78135 2.63988 1.15236 1.11730 1.02121 1.90645 2.58632 1.24635 2.29506 1.25933 1.88011 1.10963 1.01631 1.35851 1.93245 2.56275 1.46509 1.13780 1.03500 1.05353 2.18062 1.10145 1.07109 1.40666 2.30485 1.45886 1.19509 1.60804 1.58508 1.00439 1.00812 1.03873 2.65146 1.16171 1.16058 2.70770 2.21475 1.10424 1.24150 1.86992 1.39059 2.33415 2.07493 1.41327 1.16653 1.47509 1.33241 1.70908 1.67835 1.37904 1.80057 1.34638 1.51894 1.92858 1.89390 1.28792 1.03504 2.26338 2.07103 1.64062 2.27331 2.08785 1.70416 2.21742 2.42548 1.97781 2.20879 1.97619 2.18397 1.00880 1.35943 1.11726 2.35470 1.03769 1.57899 1.01050 1.53069 2.10385 1.72703 2.56903 1.06733 1.14397 1.27246 1.62121 2.20623 2.40991 2.08799 2.28354 2.00662 1.59082 1.37823 1.67814 1.22187 2.34874 1.36893 1.09026 1.70893 1.11235 2.15455 1.37302 1.12215 1.07751 1.53402 2.64232 1.11812 2.42220 2.67007 1.71149 1.87470 1.69640 1.61752 2.00091 1.94062 2.05824 1.19336 1.57507 1.82474 2.49173 1.32316 1.34702 1.45824 1.82363 2.26048 1.78178 1.57571 1.13839 1.94260 
2.69278 1.26629 1.53973 1.36014 1.42096 1.65908 2.08649 1.38125 1.85505 1.85922 1.35676 1.16798 1.28223 2.30160 1.88924 2.56564 1.64314 1.43050 1.12635 2.58806 2.61030 1.03248 1.25978 1.29351 1.50560 2.29736 1.07566 2.68265 1.33171 1.22452 1.91713 1.31922 1.55060 1.08593 1.79433 2.20334 1.80165 1.37728 1.11959 1.22951 2.56067 1.51902 1.43605 1.20789 1.28617 2.71305 1.14006 2.11336 1.42775 1.28411 2.01212 1.37103 1.32581 2.53482 1.77344 1.99614 2.14231 1.90762 1.96998 1.04954 2.33592 1.38937 1.38457 1.33249 1.50876 2.48437 1.08006 2.71826 1.25876 1.20924 1.22950 1.18578 1.83685 1.76562 1.43228 2.36250 1.76222 1.63289 1.83675 2.51601 2.09680 1.35960 1.26901 1.02269 1.26784 2.25051 2.04144 2.71610 1.57935 1.47946 1.04869 1.35719 2.05551 1.45199 1.80844 1.14090 1.32705 1.95324 1.14089 1.67044 2.36192 1.40272 1.98077 1.59605 2.47668 1.04368 1.38715 1.60559 1.70422 2.54785 1.48612 1.31458 1.27435 1.88590 1.34441 1.61567 1.56137 1.00966 1.61438 2.46595 1.49374 1.69299 1.23121 1.12954 2.45820 2.22657 1.28869 1.20008 
1.59991 1.47025 2.00465 1.39017 2.06235 1.46076 2.21878 1.87904 1.52456 1.13225 1.10989 2.59818 1.06126 1.64942 1.25650 1.35242 1.14434 1.68925 2.18507 1.78673 1.70556 1.29770 1.62087 2.54767 2.19699 1.99563 1.05865 1.98679 1.63464 1.36426 2.38429 2.61529 2.00580 1.75835 1.33750 1.52179 2.56851 1.09172 1.05196 1.44057 1.23610 1.16755 1.37692 1.31182 1.92579 1.73010 1.77413 2.20375 1.07516 1.42612 1.44853 1.83375 1.85068 2.34789 1.71865 1.49577 1.72371 1.81945 1.09325 1.03655 2.48220 2.60663 2.71088 1.83160 1.68612 1.33386 1.02540 1.59322 1.45620 1.07867 2.29514 1.80001 1.25941 1.16258 2.36129 2.42535 2.01138 1.54114 1.96627 2.16255 2.19785 1.04780 1.45885 1.49635 2.46011 2.50727 2.23819 1.56000 1.67821 2.44691 1.61702 1.53245 2.34640 1.61262 1.03258 1.45545 2.15101 1.05881 2.31885 1.15231 1.14211 1.95789 2.07417 1.43838 2.27621 1.80177 1.28338 1.68427 1.02152 2.52347 1.33994 2.24515 2.64409 1.95477 1.23590 2.39297 1.80303 1.01762 1.37330 1.11315 2.49003 2.22066 1.70585 2.14937 1.31741 1.76143 1.15084 1.04248 
1.86501 2.66862 1.20126 2.13005 1.92212 2.49162 1.12712 1.60952 1.65153 1.44652 2.71088 1.68707 1.34286 1.33629 1.39343 1.30621 2.61213 1.72214 1.14988 1.73262 1.75249 1.57914 1.92866 1.60534 1.29006 1.21033 1.26936 1.69953 2.13190 1.46082 1.77173 1.46270 1.43414 2.12831 1.14617 1.01409 1.95085 1.29188 1.63220 1.18526 1.86873 1.62776 1.99963 2.50943 2.17515 1.02504 1.20585 2.09021 1.76526 1.38658 1.33229 1.13808 2.18961 2.56953 1.82700 1.03916 1.14409 2.31911 1.76608 2.43909 1.24631 1.15111 1.31247 1.78737 2.44991 1.50432 1.81256 1.75824 1.94339 1.08836 2.08399 1.33602 1.77158 1.53303 1.23337 1.41761 1.57141 1.48725 1.09006 1.02048 2.06220 1.45227 1.16138 1.66113 1.37280 2.12185 1.72617 1.57061 1.81026 1.12150 1.40930 2.25614 1.29097 1.84966 1.48350 1.16351 1.02362 2.68893 2.04574 1.98929 1.07661 1.56838 2.65772 1.90730 2.40437 1.20589 2.70380 1.38994 1.79346 1.08425 1.41840 1.36059 1.57463 1.64731 2.26012 2.16166 1.28587 1.43523 1.24900 2.32775 1.60961 1.76021 1.93200 2.07795 1.19774 1.05439 2.41773 1.22603 
1.04300 1.81955 2.43892 1.12291 1.04983 2.38459 2.14172 2.52418 1.05785 2.13031 1.29069 1.89722 2.30979 1.83072 2.58135 1.33800 1.10944 2.14627 1.06402 1.42659 1.13321 1.32895 1.22164 1.82403 2.33924 2.36021 1.39435 1.03073 2.48858 1.24018 1.26370 2.59560 2.25658 1.13383 1.07223 2.36903 2.70371 2.29641 2.19987 1.05218 1.79969 1.04454 1.99623 1.52923 1.91226 1.89567 2.04612 2.12155 1.49676 2.17710 1.11342 1.69614 1.06437 1.36019 1.13815 2.48983 1.18101 1.58698 2.56633 1.08121 1.96814 1.19306 1.03242 1.63385 1.35272 1.10698 1.42393 1.34547 2.54208 1.15237 1.41568 1.68303 1.20370 1.03963 2.57375 2.30179 1.97080 1.93732 1.79648 1.08518 1.55162 2.00023 1.84061 1.65151 1.00089 2.09489 1.51271 1.18206 1.22303 1.42815 1.27806 2.40710 1.70386 1.31949 1.44681 2.30484 1.46066 2.06015 1.14083 1.36597 2.37406 1.61504 2.29897 1.05127 1.67905 2.17673 2.41979 1.21734 1.55136 1.59921 1.32103 2.40713 1.17677 2.43150 1.46246 1.17782 1.87388 2.21228 1.39225 2.29181 1.16230 1.77939 2.02945 1.98039 2.34789 1.08018 1.67918 1.26163 
2.22533 1.91565 1.72335 1.94353 1.13817 1.45752 2.04317 1.91104 1.16714 1.81881 2.32639 1.81066 1.07004 1.13058 1.60340 1.25919 1.01130 2.34491 1.48309 1.89506 1.90841 2.06484 1.59774 2.21814 1.35165 1.19286 1.61602 1.16747 1.28850 2.71358 1.47291 1.05483 1.91234 2.53834 2.05009 2.17656 1.36103 1.54093 1.53019 1.58852 1.03104 1.30958 1.05812 1.10325 1.48058 1.69659 1.38920 1.49732 1.46355 2.06031 1.04386 1.02751 1.56504 1.66781 2.27916 2.11537 1.98946 1.35496 2.46964 2.56342 1.35262 1.33818 2.70398 2.58667 1.24960 2.03931 2.07118 1.70074 1.15604 1.16592 2.70167 1.19192 1.52687 1.05165 1.31499 2.26065 1.78422 1.82678 1.24524 2.61131 1.38460 1.29985 2.68314 2.16695 2.16790 2.24970 1.68633 1.58665 1.12139 1.53208 1.49626 1.51682 2.05020 1.48839 1.44338 2.56192 1.11662 1.09977 1.60292 1.29085 1.28225 1.59312 1.53859 1.95782 1.67541 2.02323 1.62821 1.09970 1.35968 2.02752 1.05643 1.88261 2.63547 1.04277 1.50077 2.10186 2.34592 2.53080 1.22685 2.63070 1.42641 1.83568 1.46795 1.07583 1.00512 2.11880 1.01395 1.12233 
2.33020 1.62527 1.44876 1.09918 2.58925 2.22905 2.15200 1.59588 1.65909 1.28902 1.75499 2.25583 2.61351 1.85402 1.56233 2.53389 1.93331 2.34470 1.95928 1.66848 2.18298 2.40374 1.61472 1.14551 1.62327 2.37033 1.23238 1.63158 1.84759 1.24957 1.83118 1.58381 2.03089 2.65295 1.74090 1.93449 2.17548 1.37824 1.13572 1.32779 1.77658 1.99319 1.10190 1.70811 1.35947 1.72153 1.59224 2.62828 1.48494 1.14766 1.61324 1.19252 1.01486 2.60493 1.36605 1.64739 2.27149 1.68348 2.68785 1.54391 2.10363 1.81068 2.44526 1.57167 1.76717 1.56605 1.11849 1.41429 2.15839 1.27030 1.87788 1.41065 2.53195 2.06924 2.40954 1.26628 1.31049 1.41139 1.22435 1.94599 1.61979 1.97518 2.32064 1.64386 1.89281 1.16621 2.70808 1.58170 1.96330 2.67776 2.44200 1.51936 1.78369 2.19673 2.38793 1.15959 1.26557 2.67088 1.63999 1.00490 1.24815 1.13296 1.41756 1.16259 2.34437 1.25655 1.47216 1.13022 1.77349 1.80244 2.19941 1.05680 1.30970 1.87767 1.73724 2.47902 2.18976 1.73072 1.44248 1.58157 1.70492 1.29587 2.40297 1.11874 1.04723 2.11094 1.29728 1.32535 
2.07413 2.12752 1.33184 2.58881 2.41040 1.88796 1.10721 2.07884 2.37232 1.63000 2.34955 1.54778 1.08082 1.90106 1.63570 1.41556 1.31317 1.04536 1.29096 1.05784 1.80923 1.86219 1.67305 1.13475 2.41315 1.47898 1.26950 2.52712 1.14853 1.64689 1.23214 2.38220 1.28897 1.64101 2.26874 1.14298 1.13975 2.51198 2.37608 2.70385 1.50629 2.05377 1.53956 1.62803 1.43633 2.51825 2.30457 1.88614 2.63248 1.09448 1.99524 1.75212 2.03813 1.22803 1.98822 1.80934 1.81623 2.52404 1.68209 2.08600 1.52921 2.07258 1.82810 1.97111 1.25120 1.52577 2.25294 1.42606 1.40998 1.96932 1.41848 2.12384 1.48790 2.18384 1.27201 2.13711 2.02313 1.07841 1.48288 1.95928 1.18030 1.08844 1.26289 2.40561 1.33664 2.51090 1.60122 2.42765 2.33148 2.69340 1.86297 1.31161 2.05360 1.25289 2.58532 2.56947 1.91162 2.14275 1.34799 2.69534 1.55236 1.91210 2.10592 2.30975 1.53616 2.67874 1.81593 1.14332 1.06273 2.69280 2.24007 1.25434 1.07824 1.04071 1.11006 1.44122 2.61313 1.77744 1.28712 2.24129 1.76117 2.39788 1.08145 1.33053 1.10521 1.02856 1.25769 2.11274 
2.20394 1.69534 2.09491 1.25863 1.19254 1.62298 1.06947 1.83193 1.59937 1.94208 2.09448 1.69970 1.92387 1.72601 2.13200 2.07439 1.79628 2.36665 1.09983 1.72679 1.54751 1.41561 1.42379 1.00263 1.24876 1.53976 1.33403 1.38014 1.58373 1.67779 1.07269 1.28406 1.04641 2.24720 1.61616 1.24788 1.34171 1.72843 2.28604 2.14590 1.23487 1.76142 1.34180 2.37573 1.11844 1.05240 1.81298 2.00902 2.49066 1.99396 1.27624 1.41793 1.03840 1.81709 1.42166 1.29671 1.02928 1.89653 1.78964 1.63010 1.17059 1.91973 2.09315 1.22491 1.58704 1.24449 1.52854 2.12935 2.15100 1.28548 1.68098 2.65621 2.26428 2.25553 2.32148 2.53245 2.37373 1.54833 1.87168 2.17496 1.13576 2.38871 1.13452 1.17937 1.59678 1.61290 1.52931 1.64353 1.12531 1.00686 2.67913 1.31727 1.93290 2.06301 1.61354 1.12850 2.56738 2.46637 2.40297 2.03159 1.16635 1.48599 1.98520 2.64095 1.23302 1.69541 2.46041 1.07673 2.62505 1.69412 2.34184 1.09680 1.48872 2.65686 1.29354 2.37715 1.57645 1.97822 1.43728 1.77400 1.99179 1.41658 2.33684 1.41630 1.07509 1.38712 1.59830 1.01541 
1.25857 1.41290 2.06290 1.46794 2.09955 1.50656 1.42618 2.58880 2.55424 1.29088 1.02544 2.46664 2.18692 2.40142 2.70542 1.19771 2.34716 1.28742 1.04740 1.36122 2.54680 1.50541 2.41481 1.86614 2.13253 2.07596 2.64302 2.29267 1.05935 1.55404 2.32799 1.33327 2.19571 1.76671 1.95717 1.69593 2.66165 1.02685 1.61514 2.50103 1.32555 1.65623 2.26950 1.06643 1.46317 2.25876 1.27728 1.26341 1.06978 1.33782 1.71978 1.00230 2.01397 1.52779 1.87043 1.57998 1.16677 1.81864 1.33260 1.23602 1.03972 1.14126 1.64795 2.28291 2.01628 1.18653 1.42430 1.97428 1.21839 2.30045 1.81649 1.61504 1.40165 1.51660 1.72233 2.05086 1.26022 2.19989 2.59107 1.34816 1.08269 1.63930 1.35126 2.18050 2.50450 2.52743 1.26740 1.07501 1.69095 1.68894 1.32874 1.75811 1.92753 2.18970 1.47652 1.42974 2.59814 2.10301 1.03841 1.16454 1.77975 1.88627 1.88077 2.49458 1.05240 1.19167 1.88208 1.32625 2.62155 1.79400 1.78800 1.04416 1.08190 2.41605 2.27680 2.70963 2.24642 1.06156 1.07159 1.39743 1.79291 1.42387 2.45683 1.27135 1.14699 1.33450 1.81769 1.09629 
1.03244 1.88752 1.27667 1.83749 1.30979 2.40113 1.68627 1.37841 1.05264 1.16754 1.82812 1.01518 2.09457 1.20248 1.06001 2.26612 1.06878 2.41343 2.25890 2.40094 2.56200 2.42062 1.23429 1.68983 1.26795 1.11557 2.14836 1.45433 1.48873 1.43659 1.59437 1.53703 2.71158 2.03549 1.03899 1.30656 1.79800 1.75202 1.80098 1.89265 2.04555 1.21121 1.92137 1.57620 1.45645 2.03668 1.31401 1.55663 1.80826 1.09195 1.37490 1.70430 2.64319 1.69703 1.05948 1.23292 1.89314 2.27615 1.79307 1.03682 1.20292 1.05170 1.59362 1.19996 2.14072 1.65576 1.56782 1.41598 1.06719 1.03874 2.67994 2.18300 1.25813 1.89428 1.26581 1.83241 1.41929 1.66329 1.04933 2.56645 1.81622 1.44273 1.60910 1.76605 2.44835 1.70482 2.17741 1.70515 1.42752 1.43630 1.76794 1.71720 1.51055 1.03647 2.06057 1.18960 1.71615 1.18847 1.68445 1.83146 1.23452 1.66070 1.47081 1.55319 1.15728 1.86177 1.04701 1.64252 1.13920 1.09866 1.55077 2.06904 1.58507 2.49535 1.34424 1.42767 1.56500 1.07677 2.43439 2.23408 1.54656 1.58330 1.41132 2.33617 1.64105 1.06984 1.02238 1.03605 
1.27148 1.72215 1.89749 1.56966 1.05212 1.02670 2.43799 1.21760 1.91147 2.55261 1.99993 2.17754 1.03170 1.14095 1.65745 1.63532 1.04738 2.22802 2.33470 1.63916 2.39907 2.09087 1.34718 1.36495 1.21786 1.90131 1.17308 1.99856 2.03410 1.19933 2.07062 2.58632 2.06542 1.44539 1.49346 2.17307 1.48398 1.33946 2.64594 1.04352 1.25783 1.94670 2.27231 1.29770 2.22110 1.38553 2.12216 2.32634 1.13564 1.82270 1.40281 1.00228 1.40200 1.88984 1.36806 1.70744 1.32186 1.60484 1.25536 2.68879 1.92472 2.59937 2.55826 1.46246 1.38216 1.40554 1.16913 2.05110 1.88268 1.13801 2.14036 2.36808 2.21538 1.78921 1.13052 1.81018 2.47900 2.39914 1.54917 1.03567 1.60871 2.17320 1.03803 2.25542 1.51088 1.42008 1.41670 1.99717 2.27900 1.77847 1.97550 1.61368 1.70067 1.85921 2.35994 2.35060 2.61319 1.01501 1.77366 1.80989 1.15509 1.39657 1.57672 2.55896 2.49876 1.78251 1.70408 2.27880 1.57323 2.63992 2.36008 2.53087 2.11055 2.44983 2.09992 1.17309 1.27983 1.09442 2.34287 1.07301 1.94640 1.70267 1.73149 1.21775 1.16456 1.50323 1.05303 1.11954 
1.52579 1.86772 2.02625 1.76243 2.60840 1.17531 1.65913 2.39775 2.09500 1.04010 2.01009 1.21250 1.01012 1.74521 1.12890 2.13190 1.57285 2.37060 2.50092 2.01299 2.59444 2.15552 2.15995 1.85772 1.35017 1.37585 2.26224 1.57236 2.06822 2.38220 1.76032 1.16091 1.63680 1.31217 2.04601 1.57063 1.54220 1.24880 1.38543 1.18859 1.29889 1.02448 1.44116 1.31203 1.78794 1.62693 1.02900 1.03454 1.41883 2.57345 2.08251 1.35419 2.04067 1.65477 2.51572 1.01360 2.27671 2.09366 1.59374 1.73224 1.83481 1.03208 2.01097 1.10482 1.35427 1.51363 1.73527 2.08856 1.89023 2.40409 2.48243 2.45519 2.46295 1.31612 1.18504 1.61999 2.14123 1.21941 1.67594 1.11764 1.15444 1.28396 1.51350 2.35583 2.12466 1.40071 2.38788 1.77951 1.07885 1.40002 1.13401 1.97948 1.44494 2.28045 2.18697 1.95684 1.26983 1.39609 1.50352 2.40027 1.23472 1.37307 2.16795 1.11874 1.80712 2.56912 1.81235 1.42349 1.15250 1.11740 1.59094 1.33049 1.43469 2.40789 1.15308 1.12138 1.24077 1.01293 1.99551 1.33860 1.41812 2.26292 2.64973 2.04910 1.89844 2.13181 1.47511 2.41070 
1.09488 2.21786 2.12867 1.35188 1.12029 1.69771 1.51240 2.02450 1.60455 1.00836 1.06018 1.84923 1.12674 1.68668 2.46038 1.61653 1.49408 1.04368 1.81274 1.85381 1.05717 1.33075 2.48150 1.49920 1.10782 2.41892 1.13013 2.10314 1.89704 1.66707 1.86516 2.07704 1.36017 1.46059 1.03297 1.52379 2.47966 1.56227 1.13487 1.46369 1.57534 1.20317 2.70671 1.77499 2.02936 2.44990 1.05556 1.11542 2.55692 1.91346 2.06777 2.70312 2.54633 1.88765 1.49083 1.03775 1.67977 1.68484 2.18252 1.17228 1.03328 1.49755 2.43487 1.40544 2.18730 2.51515 2.14160 1.99529 1.44552 2.43045 1.07439 2.27718 1.07576 1.06981 1.48696 2.18311 2.62095 1.56959 2.43508 2.46537 1.10487 1.85233 2.45161 1.03498 1.28631 1.34458 1.07405 2.16071 2.26540 2.34414 2.53295 2.34080 1.29142 2.26886 1.21027 1.03916 2.09931 2.59191 2.07343 1.11637 2.31746 2.22767 2.54218 2.49304 2.38319 1.39063 2.00221 2.29785 2.18271 1.79361 2.08406 2.41162 1.22223 1.87960 2.49597 1.57218 2.52728 2.68080 1.24969 2.10622 2.31181 1.16449 1.81373 1.09831 2.64206 2.19511 1.14133 2.04045 
2.09306 2.36646 2.27789 1.78443 1.93935 2.13031 1.63657 1.70028 1.08983 1.20545 1.43731 2.37880 2.16212 1.10196 2.11043 2.64261 2.07124 1.93783 1.52841 1.92570 1.91111 1.91004 1.49210 1.62534 2.22421 2.70627 1.78513 2.16184 2.18540 2.03741 1.62276 1.68275 1.77371 1.35985 1.10465 1.26545 1.06572 1.80784 2.15162 1.16145 2.17927 1.13768 1.01640 1.73339 1.25367 2.14504 1.68514 2.59666 1.52918 2.57558 1.83954 1.07510 1.80976 1.00975 1.74740 1.48083 1.00529 1.14754 1.17770 2.19696 2.33801 1.91112 1.36002 1.52558 2.59885 1.50235 1.93055 1.01889 2.71601 1.52810 1.18340 2.17746 1.73849 1.20280 1.38852 2.17950 2.58006 2.33984 2.08199 1.45142 2.21701 1.40894 1.56042 1.47603 1.42268 1.00309 2.18574 1.43020 1.15108 2.57414 1.15591 2.69123 1.80978 1.57206 1.51040 1.73027 2.36179 1.07270 1.76296 2.35982 1.63919 2.08627 1.89031 1.04835 2.50938 2.62473 2.28488 2.38178 2.25932 1.75004 1.27174 1.84268 2.46571 1.98445 1.00057 1.29049 1.99058 2.18699 1.84566 2.29131 2.07103 2.13341 2.26851 1.37885 1.23382 1.26048 2.38578 1.07201 
1.35211 1.54731 2.52974 2.21637 1.18756 1.75920 2.32353 1.09629 1.69866 1.95307 2.61112 1.41185 1.25739 1.22161 2.60159 1.14056 2.42423 2.60308 1.47187 1.77524 2.09431 2.71658 1.49640 1.59563 2.13208 1.24880 2.20014 2.63059 1.57409 1.93101 1.03742 2.12836 1.09918 2.62442 1.73537 1.30534 1.69846 1.48335 1.43103 1.06137 1.06578 1.37462 1.49849 1.34010 1.67924 1.43417 1.52846 1.49759 1.37339 2.24970 2.65858 1.05813 2.24829 1.46354 1.68839 1.76344 1.82767 1.36655 1.70655 1.05836 2.63883 1.77042 2.25257 1.06705 1.70928 1.43805 1.39287 1.06801 2.13314 1.99323 1.13355 2.27346 1.00796 1.69862 1.12080 1.69262 2.43610 1.71310 2.53485 1.23082 1.41779 2.47918 1.30237 1.17265 1.33480 2.19889 2.06790 2.43958 1.10544 1.29824 2.58195 1.07313 2.29842 2.13959 1.14509 1.44527 1.13191 1.59496 1.54356 2.41452 1.16953 1.74970 2.01940 1.17885 1.09336 2.26335 1.99534 2.66353 1.42640 1.86069 1.20603 2.02233 1.69703 1.57069 2.37150 2.26520 1.27057 1.80409 2.03295 1.40455 2.34214 1.93100 1.50727 1.98037 1.51991 1.72596 1.05293 1.72040 
1.01271 1.62527 1.52815 1.18440 1.04615 1.13526 1.39623 1.14381 2.56949 1.02490 1.12078 1.34832 1.90702 1.35169 1.00312 1.19056 2.12308 2.37889 2.69685 2.69753 1.57883 2.01693 1.39382 1.36036 1.43277 2.10087 2.69402 2.17769 1.33394 1.04354 1.37826 1.35089 1.69602 2.10619 1.60000 1.77429 2.39107 2.23397 2.02946 2.26019 2.28959 2.27457 1.12110 1.60627 1.13105 1.12459 1.91235 2.40131 2.67528 1.89728 2.38297 1.55386 1.40775 1.22189 2.11381 2.01699 2.56703 2.09494 1.61586 1.25971 2.18615 2.22707 1.70174 1.36401 1.72559 1.00166 2.42015 1.51787 2.23767 1.80688 1.26208 1.88477 1.51194 1.41492 1.11373 1.71008 1.59121 2.12985 1.51067 1.56604 1.48657 1.32432 2.43340 2.09272 1.61818 1.89228 1.55281 1.52814 1.45835 2.50913 1.92502 1.17287 2.05572 1.20513 1.59981 1.30499 1.20712 1.42435 1.98081 2.70114 2.57362 2.49994 1.87288 1.43148 1.30127 2.08589 2.44794 2.07058 1.63435 1.36043 1.19289 2.42958 1.80165 1.06787 1.87045 1.07251 2.02071 1.06849 1.63895 1.08411 2.68099 1.16066 1.27151 2.02751 1.39875 2.03417 2.64588 1.68847 
1.06588 1.92805 1.67782 1.00916 1.77318 1.15601 1.44459 2.30738 2.41130 1.30092 1.75759 1.44978 1.76980 2.09661 1.29581 1.17301 2.23891 2.42375 1.25806 1.66435 2.58976 2.06190 1.80433 2.55423 2.39318 2.29423 1.90515 1.23146 1.71684 1.85440 2.07928 1.82995 1.31531 1.28340 1.84671 2.33228 1.48363 2.66773 1.97973 1.31608 1.27672 1.28005 1.90803 2.25955 2.68378 2.47244 2.65047 2.21049 2.20454 1.22668 1.35344 2.10031 2.52929 2.44205 1.97355 2.22678 2.06109 1.38319 1.00880 1.30176 2.56499 2.09757 2.38217 1.24114 2.69203 1.61836 1.06489 1.46930 1.58827 2.10820 1.93371 2.02778 2.69861 1.35733 1.68558 2.66435 1.23457 1.64352 2.16663 1.00124 2.01607 1.07877 2.10291 1.87590 2.63442 1.52677 1.53671 1.99750 2.11182 1.55023 2.60028 1.99273 1.19624 2.27875 2.47325 1.18469 1.35668 2.63374 1.74066 2.15477 2.04263 1.23826 1.60741 2.02785 1.68072 2.70941 1.98761 2.07497 1.63816 1.58424 2.07754 1.21498 1.70904 1.60723 2.27918 1.65631 2.45387 1.28848 1.21712 1.90640 1.99744 1.16428 1.39755 2.38942 2.65312 1.27157 1.04136 1.32416 
1.23202 1.81266 1.04966 2.51657 2.24455 1.68723 1.87737 1.38781 1.68173 1.37273 1.05937 1.01349 2.17475 2.20089 1.23137 1.36730 1.30131 1.03246 2.26468 1.17473 1.33030 1.01402 2.23950 2.65719 1.18060 1.15140 2.33572 1.15230 1.46408 2.43233 1.52583 1.80379 1.62198 1.60160 1.66994 1.33931 2.70228 1.15333 1.85871 1.67183 1.58322 1.96907 1.69438 1.26665 1.59427 2.08640 1.73189 2.07464 2.15411 1.44289 2.43715 1.05420 1.46311 2.00789 1.03050 1.72736 2.31187 2.40696 1.99044 1.24519 2.15376 1.11728 2.24605 1.28514 1.78944 1.37983 1.72120 1.77891 1.59140 1.17692 1.09408 2.51954 2.31744 1.85378 1.17404 1.35918 1.42286 2.03331 1.03735 1.12755 1.07930 2.52818 1.18865 1.57914 1.86746 1.22491 1.00348 1.58826 1.08463 1.99737 1.97768 2.33603 2.23162 1.63411 1.10442 1.46907 2.25479 1.90092 2.61334 1.32005 2.23723 1.05184 1.22354 1.90732 1.94989 1.43648 2.59239 1.02065 1.07451 2.68922 1.15083 1.15971 2.50114 1.36794 1.83135 1.71829 1.67560 1.83772 1.00397 1.81740 1.35033 1.98554 1.56183 1.10858 1.19361 1.72492 1.62858 2.69134 
1.20625 1.56571 1.30697 2.69865 1.64688 1.59912 1.89355 1.18135 2.29711 1.80585 1.20574 2.46826 1.78654 1.38760 1.05305 1.64383 1.89815 1.92850 1.03910 1.17006 1.30378 1.04323 2.12646 1.76053 2.07137 1.22179 1.95169 2.47242 2.10750 1.16930 2.44791 2.54216 1.83078 1.17697 2.52380 1.10919 1.88213 1.75807 1.31033 1.59051 1.16795 1.57992 1.44422 2.08659 2.19229 1.52083 1.26182 1.53085 1.07896 1.31116 1.79119 1.40672 1.36785 1.40121 2.47658 1.04232 1.71200 1.77815 2.57705 1.32732 2.07919 2.32073 1.24132 1.40035 1.00484 1.15251 1.55324 1.89123 2.02619 2.03526 1.10659 2.36649 1.18294 1.59816 1.81655 2.59334 2.43053 2.29216 1.46049 2.62245 1.10563 2.61601 1.35712 1.51233 1.34850 1.23645 1.57633 2.30862 2.19859 1.49443 1.12728 1.68168 1.27587 1.39932 2.35494 1.28204 1.61272 1.34563 2.42465 1.20212 1.00752 2.68310 1.04654 1.19183 1.57747 1.90109 1.13705 1.41049 1.60308 1.66065 1.36076 1.77240 1.59817 1.84672 2.68045 2.15513 2.28338 1.55439 1.83033 1.84683 2.32292 2.06330 1.14255 1.09030 1.06215 2.69065 1.39782 1.71295 
1.33195 1.24682 2.05917 1.34196 1.23068 2.15500 1.59938 1.94137 1.50715 1.81857 1.00735 2.41608 1.11099 1.37077 1.57536 1.77556 2.53142 1.55343 1.40771 2.12641 2.41463 2.57658 1.44471 2.06344 1.95574 1.65066 2.24977 2.07729 1.63388 1.15690 1.30902 2.17624 1.44244 2.69550 1.07436 1.77519 2.13694 1.71831 1.26782 1.18483 1.14957 1.27715 1.05311 1.27717 1.75067 1.65902 2.26769 1.63033 2.57717 1.17436 1.27535 2.28929 1.11314 1.84251 1.73779 2.17702 1.11885 1.43827 1.66366 1.82807 1.66394 2.17777 1.46354 2.40014 2.15952 1.57238 1.56742 1.69768 2.70184 1.98722 2.01146 1.14262 2.53797 2.11828 1.45932 1.63455 1.29283 1.21742 2.66485 1.22571 1.42969 1.25028 1.03227 1.59145 2.30365 1.79387 1.27456 2.57744 2.58008 2.12043 1.73336 1.57934 1.69880 2.53684 1.39450 1.34960 1.46742 2.18577 2.29118 1.45855 1.59792 1.69542 1.66657 1.49192 1.32119 2.43206 2.43862 1.70807 1.08923 2.39069 2.09361 1.55727 1.09960 2.16117 2.47831 2.53309 1.42622 1.16204 2.40184 1.35371 2.46403 1.53157 2.13797 1.53990 1.42934 1.09679 2.07825 2.09745 
2.39734 1.75171 1.12543 1.40925 1.09256 1.87561 2.10250 1.44348 1.67812 1.88619 2.46557 1.82786 1.65888 1.89897 1.04716 1.82410 1.50978 2.59519 1.69983 2.15328 1.10942 1.50195 1.07234 1.00565 2.30034 2.29264 1.54861 1.20958 2.51456 1.18398 2.53703 2.21767 2.07400 1.05039 1.14972 2.26597 1.97012 2.41728 1.20329 1.21624 1.67733 1.09142 2.22313 1.02362 2.07258 2.32797 1.86719 1.15115 2.22255 1.16761 2.47874 2.46574 1.75369 2.65806 2.47968 1.48405 2.24184 1.41267 1.79508 2.07382 1.67258 1.67539 1.69189 1.27615 1.75981 1.94520 1.06380 1.27545 1.72980 1.28006 1.55126 1.06739 1.39709 1.26869 1.09260 1.06522 1.08652 2.04009 1.22623 2.41485 2.38203 1.11817 2.19051 1.53676 1.09340 1.99823 2.28063 2.45122 1.03847 1.50607 1.87008 1.73692 2.52325 1.16396 2.21657 1.63355 2.26413 2.35799 2.08352 1.44080 1.11040 1.18902 1.53789 1.55132 1.50850 1.68030 1.65251 1.63901 1.26108 2.02635 1.45606 1.10508 2.26581 1.17336 1.69825 2.47743 2.34464 1.42482 2.23403 2.43483 2.14588 1.53693 1.55581 1.99192 1.78892 1.26865 1.19704 1.49004 
1.10050 2.49405 2.14686 1.22199 1.09094 1.21460 1.89571 1.64567 2.04090 1.15245 2.69728 2.57373 2.33527 1.44481 1.04632 1.94655 1.69528 1.77691 1.77407 1.46225 2.53178 1.45803 1.30977 1.99865 2.24089 2.03775 1.46458 1.47474 2.58520 1.75317 2.19744 1.04662 1.60855 1.73550 1.27897 1.75482 2.10794 2.42456 1.06239 1.58265 1.02792 1.05418 1.49849 2.40047 1.52309 1.56790 1.71896 2.58206 1.02492 1.12187 1.38897 2.59486 1.63572 1.81924 1.90791 1.34845 1.36379 1.02796 1.98862 1.29702 1.80219 1.60758 1.35749 1.06645 1.02637 1.73619 1.87143 2.16353 1.54858 1.98818 1.25966 1.59182 2.09589 1.88758 1.40570 1.17436 1.08875 2.41635 1.11550 1.11588 2.71084 1.54940 1.06522 1.63125 1.03695 2.03233 2.19966 1.41418 2.08915 1.60921 1.83422 1.38508 2.58694 2.48993 1.47712 2.65515 1.59034 1.01694 2.11328 2.46277 2.02185 2.66201 1.44219 1.55892 1.84851 2.02729 1.83073 2.01257 1.80211 2.04218 2.24579 1.79718 1.16403 2.39225 1.07849 1.20704 1.78857 2.37231 1.70697 1.37462 1.40439 1.15182 1.90396 1.33653 1.05506 1.03461 1.30549 1.67790 
1.05213 1.01493 1.52018 2.12726 2.70175 2.19238 1.21997 1.83727 1.63507 2.23343 1.36028 1.08398 1.67793 1.12384 1.94811 1.95316 2.68850 2.10102 2.35754 1.76897 1.83361 1.48044 2.43166 2.57511 1.70520 1.70320 1.26614 1.79908 1.76215 1.65293 1.11051 1.85402 1.67761 1.68816 1.45091 1.66741 1.36156 1.77006 1.12699 2.22624 1.45434 1.53303 2.41321 2.44028 1.72288 1.72948 1.75341 1.70400 1.33675 1.52071 1.10891 2.45108 2.25133 2.69650 2.32198 1.41227 1.68955 1.08155 2.54079 1.09526 1.78773 1.03800 2.03064 1.10331 1.75231 1.08387 1.83968 2.38587 1.91852 2.07331 1.95400 1.02645 1.16928 1.73470 2.50483 2.01454 1.10369 1.61572 1.26285 1.47536 2.45705 1.40039 1.33034 2.03497 1.38917 1.13638 1.05726 2.34706 1.22905 2.68628 2.57066 2.19721 1.02578 1.92036 2.42421 1.79748 2.08142 1.64066 1.57767 1.46903 1.25137 1.13408 1.50788 1.46321 1.96730 1.38947 1.08439 2.17128 2.24500 1.36943 1.17847 2.02925 1.91773 1.56776 1.51914 2.66404 1.78158 1.60613 2.30023 2.18966 1.58722 2.17531 1.76992 1.62813 1.53677 1.57845 1.07661 1.17672 
2.58969 1.69854 1.72863 1.19218 1.92628 2.60656 1.74441 1.39411 1.33237 1.89163 1.11357 1.10039 2.59044 1.31232 2.23296 1.82754 2.05741 1.24791 1.79107 1.34844 2.00431 1.51562 1.08621 1.17033 1.21287 1.92251 1.90545 1.86390 1.11636 2.05144 2.19328 1.06355 1.28185 1.39477 1.26795 2.46921 1.33744 2.21182 1.26637 1.78197 1.53918 1.41020 1.96085 1.46680 1.85063 1.61076 2.68063 1.40070 2.01009 1.76626 1.88876 1.48213 2.67697 2.05159 1.73458 1.19444 1.45100 1.21590 2.22632 1.61984 2.49433 1.79634 1.72279 1.17625 2.50548 2.18440 1.06847 1.23274 1.77741 1.35308 2.19670 1.00643 1.90811 1.58461 1.47623 1.29906 2.55243 1.45578 1.81958 1.88744 2.57128 1.26431 1.02912 2.53221 2.59385 1.78508 1.11268 1.38458 2.17048 2.47718 2.24279 1.99166 1.63701 1.42143 2.34269 1.50885 1.14226 2.50309 1.86003 2.03025 1.24596 1.50313 2.04331 2.37744 2.38187 1.10966 1.13617 2.23654 1.61542 2.06735 1.55294 1.52806 2.61378 1.59816 1.42346 2.49413 1.04951 1.58385 1.27041 2.27793 1.44337 1.04818 1.66902 2.36281 1.48992 1.43840 1.31154 1.70187 
1.32453 2.43950 1.27111 1.65032 1.34897 2.59726 1.44339 1.18202 1.06026 1.63993 2.64364 1.71277 1.24723 1.51030 2.61722 1.19928 2.41371 1.37054 1.10039 2.53320 2.17074 1.39794 2.12283 1.15263 1.46530 1.30341 1.00190 2.18317 1.87482 1.31404 1.36684 2.48326 1.17928 1.73740 1.50764 1.59081 1.66005 2.17610 1.88037 1.76008 1.31284 1.82874 1.10901 1.63741 1.01606 1.06778 1.96371 2.45247 1.46344 2.16085 2.28549 1.16866 1.11127 1.78484 1.34703 1.62834 2.32637 1.34959 1.30779 1.60452 1.77342 1.78754 1.46580 2.09134 1.14251 2.20989 1.22391 1.89662 1.76911 2.30140 1.22806 2.32256 1.54828 1.36193 1.39904 1.57314 1.45425 1.01068 1.41931 2.12820 2.18392 1.19334 2.48714 2.42692 2.12991 1.23249 1.45380 1.82283 1.66336 1.90127 1.07596 1.08518 1.25027 1.57714 2.26948 1.42845 1.28218 1.02183 2.70923 2.26831 2.35165 1.22397 1.93809 1.33945 1.66697 2.71146 2.10715 2.42419 1.00814 1.10022 1.89795 2.20170 1.31293 1.73656 1.96571 1.02874 2.14029 1.05131 1.87523 1.30967 1.99883 2.01767 1.42123 2.49908 1.17065 1.18658 1.31326 1.50098 
1.21249 1.30889 1.25252 1.04895 1.60204 2.42750 1.40502 2.67055 2.42141 1.08914 2.38162 2.44112 1.19829 1.66288 1.97721 1.57327 1.06233 1.42981 1.61849 2.27369 1.50318 1.11652 1.09547 1.10533 2.25278 1.55691 1.01619 2.63723 1.84740 1.33452 1.45623 2.23995 1.74674 1.82395 2.34960 1.02945 1.62884 1.21446 1.01138 1.45095 1.32271 2.40871 1.30301 1.58499 1.47351 2.57634 2.49362 1.56535 1.35515 1.48472 1.30932 2.03704 1.65773 1.43432 2.25160 1.37385 2.23311 2.28806 1.33288 1.51767 1.12331 1.94098 1.25061 1.96213 1.30238 1.08099 2.01992 2.12138 1.31282 2.04290 1.13234 1.73648 1.81024 1.47545 1.01252 2.66740 1.39841 2.52484 1.53604 1.89505 1.37906 2.01118 1.42012 2.28612 1.06121 1.17631 1.15543 2.36981 2.69146 1.54005 1.32311 1.11223 1.09966 1.65469 2.18233 1.43218 1.78870 1.62166 1.11769 2.34823 1.21874 1.26561 1.50008 2.20621 1.86735 1.51886 2.16491 2.61131 1.41077 1.22334 1.82048 1.94555 2.46036 2.58530 1.63624 2.61096 1.11876 1.89055 2.27624 1.10772 1.07109 1.10795 1.23204 1.17784 1.83331 2.68871 1.68689 1.20636 
1.60402 1.88542 1.04213 1.95488 2.38621 1.56328 1.58661 1.63923 2.37441 1.26362 1.57472 1.23231 1.54584 1.05462 2.39752 1.39916 1.00303 1.44316 1.34392 1.12215 1.00371 1.12538 1.24303 1.07506 1.24686 1.53146 1.26625 2.28588 1.51480 2.13603 1.01446 2.42976 1.48157 1.05720 1.74738 1.30058 1.65270 1.01992 2.13195 1.44363 1.28879 1.23506 1.77900 1.99226 1.30251 1.56908 1.02546 1.30645 2.26442 1.37814 1.46603 2.27282 1.55094 1.82232 2.44342 1.93380 1.02668 1.13822 1.62619 1.55521 2.43126 1.64970 1.39014 1.32513 1.74407 2.42910 1.72344 1.06038 2.47748 1.35169 1.53081 1.17462 1.66942 1.00185 2.34014 2.17444 1.57198 2.39973 1.04507 1.30952 1.21664 1.53211 1.09492 1.88693 1.02712 2.67534 1.34237 1.05452 1.12024 2.18294 1.64000 1.00195 1.32481 2.27983 1.32772 2.31055 2.03729 2.28824 2.45008 1.85682 1.13785 1.37977 2.18105 1.89955 1.38232 1.87764 1.51951 2.17299 1.65760 1.58800 1.04682 2.01670 2.43299 1.14618 1.39992 2.49897 1.12808 1.87921 2.63522 1.26371 1.50911 1.58989 1.26618 1.99929 1.33345 1.68113 1.69940 2.71662 
1.41517 1.53173 1.85568 1.61025 2.11343 1.48893 1.12525 1.07474 1.02847 1.70983 2.33540 1.70480 2.71520 2.44475 1.26480 2.43023 1.03085 1.77061 2.23416 1.16287 1.22406 2.16590 1.46954 1.84725 1.26681 1.86069 1.35864 1.68922 1.15075 2.30888 1.68819 1.62851 1.30104 1.15247 2.62231 1.01154 1.71595 1.08552 1.08714 1.76481 1.85606 2.53891 1.10682 1.85395 2.28343 1.39990 1.65749 2.35387 2.47868 1.36230 1.00698 1.11617 1.08546 1.47979 2.06183 1.37508 1.01293 1.03054 2.32281 1.16563 2.37940 1.44258 1.89825 1.13884 1.66253 1.83123 1.15198 1.04949 1.98784 1.25237 1.85216 1.35731 1.16973 2.05001 2.51638 2.67099 1.05574 1.53439 2.31292 2.61685 2.09029 2.32906 1.07452 2.26894 1.26791 2.21548 1.14777 1.28431 2.28314 2.66605 1.49703 1.99850 1.41486 1.04542 2.27597 2.35225 1.91439 2.62187 2.46868 1.39997 1.20795 1.68208 1.90018 1.41298 1.26855 1.75905 1.38840 1.33927 2.69906 1.18135 1.28929 2.07551 1.01220 1.38537 1.73242 1.28337 1.12912 1.98842 1.64824 2.57793 1.95022 2.46747 1.89531 1.01508 2.57953 1.58691 2.38773 1.81668 
1.53063 2.16848 2.54329 1.84893 1.34186 1.77786 2.61249 1.70223 1.15048 1.33436 2.27974 1.14235 1.57635 1.08129 2.37096 1.59558 1.49799 1.51106 2.04772 1.69140 1.10534 1.24164 1.60407 2.15566 1.12708 1.11844 2.18817 1.06955 1.77486 1.92208 1.94303 2.71666 1.53332 1.81795 1.84782 2.05751 1.18901 1.77591 1.28844 1.36793 2.36970 1.08057 1.56265 1.37420 1.16841 1.36299 2.19265 1.75027 2.05956 1.65175 1.08908 2.27652 2.05089 1.74696 1.80533 2.31152 1.95386 1.45326 2.47229 1.27574 1.02759 1.76719 1.27498 1.57563 1.18187 2.35594 1.19262 1.40525 1.53918 1.53662 1.92229 1.34180 1.66043 1.10506 1.84391 1.94007 1.50619 1.48736 1.24919 1.14119 2.45675 1.36047 2.59795 1.85357 2.37668 1.72541 1.57620 1.70832 2.50748 1.43356 2.17938 2.57667 2.53338 1.02221 1.49355 1.10148 2.40827 1.78124 1.54786 1.36364 1.00692 1.09460 1.82974 1.67192 1.20960 1.24118 1.19327 1.82188 1.84609 1.49063 2.07912 1.66847 2.02795 1.98708 1.13772 1.77310 1.26128 1.79327 1.11431 1.16347 2.57077 2.42851 1.10286 2.39591 2.48246 1.64718 2.63904 2.19934 
1.07937 1.50274 1.10331 1.08683 1.64490 2.01878 1.81710 1.98967 2.50568 2.16829 1.33354 1.70170 1.18903 1.01998 1.04450 2.41129 2.02677 1.18834 1.57285 2.55634 2.13102 1.75264 1.09416 2.01537 1.56581 1.20670 1.77636 1.42997 1.98766 1.72458 1.15697 2.14541 2.59159 1.27651 2.33170 1.56824 2.57699 1.55868 1.14788 2.37544 1.24331 1.53075 1.48708 1.47833 1.56133 1.55325 1.31138 1.16414 1.84579 2.06260 1.09479 1.44702 1.32988 1.19787 1.07284 2.08234 1.44548 1.90576 1.09542 1.05696 1.20908 1.26738 2.26761 1.15273 1.61782 1.94513 1.80776 1.53372 1.11535 2.07509 1.34029 1.38673 1.16855 1.99311 2.05005 1.82449 1.13888 2.68839 2.12397 2.10214 2.03991 2.32529 1.11903 2.71284 1.02469 1.20055 2.07817 1.48117 2.28795 2.27648 1.56553 1.01767 1.06139 1.30598 1.17310 1.71714 2.54030 2.12069 2.63361 1.04232 1.61890 1.29854 1.44541 1.89177 2.58813 1.09009 1.26974 1.08435 1.07810 2.69688 2.27946 2.19923 2.30699 2.55078 2.19483 2.36395 1.12657 1.67798 1.28809 2.57754 1.40526 2.01655 2.62309 1.49153 2.63357 1.13202 2.56116 2.46114 
2.40067 2.48139 2.56529 1.42974 1.18537 1.36406 2.70474 1.12862 1.48695 1.26342 1.22382 1.60309 1.25347 1.02625 1.29698 1.06381 2.61775 1.04722 2.51479 1.08491 1.75722 1.19167 1.02873 2.46934 2.40306 2.69846 1.35494 2.32817 1.12377 1.27662 2.10793 2.69781 1.16536 1.98930 1.41898 1.38139 2.71353 1.41191 1.55906 1.48435 1.78383 1.90801 2.37955 2.23597 1.95810 1.13536 2.37866 1.88568 1.18897 2.20059 2.04579 2.08928 2.62238 2.10457 1.89794 2.31827 2.08923 2.57159 1.98557 2.34782 1.20772 1.53974 2.33014 1.40744 1.12682 1.21636 1.94421 1.12485 1.71739 1.11509 1.66967 1.12701 2.12761 1.46160 2.51996 1.53261 1.65944 2.20512 1.06318 1.97303 1.78516 2.17504 1.51647 1.72217 1.68398 1.05882 1.46875 1.29428 1.00168 1.07285 1.11789 1.20976 1.65191 2.60483 1.70265 1.86140 1.16560 1.21780 2.09378 2.00178 1.35796 1.28608 2.25603 1.06288 1.87974 2.09144 1.62898 1.14753 1.69661 1.73189 2.26412 1.11420 1.38578 1.26310 1.91885 2.33361 1.33740 1.03680 1.11112 1.33965 1.11232 1.24211 1.62066 1.83746 1.19027 1.01513 1.25824 1.38738 
1.23623 2.63447 1.02168 1.67875 1.24643 2.30495 1.78431 2.34296 1.77342 1.06928 2.68863 1.10687 1.85188 2.23942 1.23328 2.56628 1.04059 2.36648 2.20312 1.39169 2.45356 2.44794 1.86438 1.00400 1.11858 1.11155 1.84481 1.33141 1.12837 2.32120 1.84717 1.39493 2.24964 1.88723 2.34173 1.03154 1.60026 1.53713 2.41685 1.04402 1.64362 2.39048 1.15560 1.11975 1.96936 1.42518 1.05713 2.04930 1.24073 2.32900 1.04918 1.11990 2.09737 1.95608 1.12438 2.34608 2.17429 2.07427 1.14911 2.45341 1.77127 2.12260 1.25900 1.46589 1.47366 1.08460 1.51212 2.35825 1.66717 1.34444 2.46206 1.00806 1.18232 1.04667 1.12878 2.32841 1.49169 1.19327 1.75537 1.85079 1.02238 1.84171 2.07270 2.14431 1.32530 2.33051 1.85070 1.06007 1.77836 2.12665 2.60078 1.15880 1.66062 1.20458 1.69868 2.44720 1.30648 2.56862 2.12307 2.17813 1.27042 1.92295 2.19570 1.50204 2.01270 2.47845 1.28660 1.10450 1.08799 2.25847 2.04419 1.11234 1.53017 1.55871 2.38520 2.02793 1.33635 1.62392 2.14975 2.37652 1.27048 2.05683 1.01311 2.10979 2.47761 1.72096 1.89939 1.19081 
1.62620 1.48349 2.59374 2.06596 1.04944 2.09510 1.14158 2.11221 1.91025 1.46876 2.33293 2.07833 1.22031 1.75441 2.31181 1.86729 1.00601 2.02853 1.39306 1.34438 1.21186 1.10170 1.17536 1.53964 2.26601 1.19077 1.19499 2.06538 2.04926 2.26975 2.45948 1.22596 1.23870 2.34679 2.53279 1.29995 1.80877 1.06368 1.01011 1.27110 1.56229 2.35653 2.64177 1.90648 1.52093 2.24673 1.30963 1.53007 1.67663 1.82439 2.05699 2.03184 2.00993 2.41771 1.15084 1.67551 1.05910 1.37525 1.27307 2.17038 1.14833 1.15186 2.66081 1.42244 2.70319 2.47924 1.84909 1.79873 2.63711 1.86779 2.28637 1.51564 1.61922 2.22201 1.06300 2.46272 1.83655 1.39214 1.38621 1.13278 2.53980 1.04899 2.30164 1.87796 2.53614 2.64883 1.15755 2.68603 1.34011 1.47365 2.14463 1.53888 1.69744 2.09928 2.18896 1.68801 1.91467 1.48903 1.11698 1.85750 1.02314 2.55384 1.03569 1.65670 2.08759 1.10094 1.50094 1.41044 1.53266 2.08063 1.59772 1.43203 2.18255 1.35283 2.68929 2.03630 1.31827 1.14521 2.01214 1.76662 1.68763 1.58751 1.00013 1.05384 1.22601 2.18924 1.77891 2.34740 
1.19923 1.98701 1.60406 1.22699 1.86681 1.66132 2.03275 1.43367 1.82902 1.12241 2.02210 1.03126 2.33533 1.18853 1.47680 1.87507 1.60788 1.46105 1.40464 2.11961 1.67320 1.03975 1.37755 1.03879 1.65062 1.37772 1.09473 2.02367 1.10958 1.94742 1.74756 1.33065 1.42352 1.03124 1.63269 2.65744 1.71322 1.22093 1.40158 1.15275 1.37039 1.04263 1.18879 1.17733 1.23919 1.75560 2.20758 1.99247 2.56501 1.14074 1.55365 1.57886 1.18609 2.14023 1.64011 1.95778 1.08475 1.79547 1.45750 1.20362 1.28630 2.54707 1.60159 1.83108 2.62663 2.61489 1.79010 1.65545 1.17449 2.50897 1.90832 1.60951 2.61592 2.26858 1.89493 1.19253 1.46516 1.53891 2.37607 1.38255 1.75550 1.35806 2.18284 2.08219 1.06927 1.31704 1.49965 1.15988 2.36471 2.18574 1.39606 1.11899 2.04806 2.23591 2.04895 1.97901 2.15086 1.34932 1.20523 2.52617 1.24542 2.29996 1.49577 1.19852 1.91947 1.04270 1.42926 1.03460 1.60463 1.24933 1.43038 1.03629 1.69667 1.14863 2.15775 1.81420 1.51279 1.19041 2.10425 1.31601 2.60192 1.08070 1.47260 1.96039 2.41635 1.11000 1.42724 1.91196 
1.49774 1.72015 1.77684 1.86531 1.45544 2.65773 2.23561 1.02773 1.01948 1.17547 1.06329 1.63589 1.46856 1.52091 1.69526 2.49165 1.74695 1.34568 1.66294 2.64277 1.60192 1.28730 1.27946 1.53334 1.39119 1.88413 1.10583 1.23667 2.09138 1.57828 2.36447 1.15233 2.71488 1.54556 2.14945 1.45362 1.51114 1.76778 1.49393 1.54057 2.07799 1.58847 2.52021 1.12264 2.41592 1.57173 1.02904 1.55264 2.11505 1.71124 1.50951 1.24643 2.20288 1.93135 1.91120 1.12742 1.33868 2.11346 1.39424 1.02995 1.22711 1.21277 1.18684 1.22558 1.87441 2.55106 1.78152 1.04201 1.65903 2.66146 1.60530 1.26824 1.55527 1.48833 1.42378 1.38228 2.33925 1.46512 2.14617 1.82013 2.50717 1.19180 2.26866 2.03180 2.30179 1.59508 2.29068 1.13357 1.24017 1.17492 1.16752 1.52183 1.42490 1.38566 1.86513 2.67085 1.30041 1.22238 1.02383 2.15742 1.19683 1.64356 1.00657 1.86139 2.44615 1.43313 2.57295 2.10506 2.09971 2.03143 1.40953 1.93664 2.42107 1.17638 1.44756 2.05011 1.87642 1.21985 2.32394 2.32709 1.43322 2.71323 1.30282 2.04220 1.38308 2.42993 2.00657 1.79857 
checksum = 17545674671505
checksum2 = 28065.826899
Reading gold checksum2 from: ./data/result_matrix128x128_1_150_1_100_.5_2.txt
gold checksum2 = 28066.087891

PASSED
GPGPU-Sim: *** exit detected ***
