// Seed: 3621658005
module module_0 ();
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    input  wor  id_2,
    output wire id_3,
    input  wor  id_4,
    input  wor  id_5
);
  wire id_7;
  reg  id_8;
  module_0();
  initial id_8 <= 1'b0;
  wire id_9;
endmodule
macromodule module_2 (
    input tri id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    output tri id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input wand id_13,
    input wand id_14,
    output uwire id_15,
    output wire id_16,
    input supply0 id_17
    , id_29,
    output uwire id_18,
    output wand id_19,
    input supply1 id_20,
    input wire id_21,
    input wand id_22,
    input tri0 id_23,
    output tri0 id_24,
    input tri id_25,
    input supply1 id_26,
    output supply1 id_27
);
  module_0();
endmodule
