// Seed: 3423027437
macromodule module_0 (
    output tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wire id_6,
    input uwire id_7,
    input tri id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    input wor id_14,
    output tri id_15,
    output wire id_16,
    input wor id_17,
    output supply1 id_18,
    input wand id_19,
    output wire id_20,
    input wor id_21,
    output uwire id_22,
    output wire id_23,
    input tri1 id_24,
    input tri1 id_25
    , id_32,
    output tri1 id_26,
    input tri id_27,
    input tri0 id_28,
    input supply0 id_29,
    input wand id_30
);
  wire id_33;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1
);
  wire id_3;
  module_0(
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_1 = 1'b0;
  wire id_4;
  wire id_5;
  generate
    assign id_4 = 1;
    wire id_6;
  endgenerate
endmodule
