# 4-Bit-Adder

This is the VHDL code for the design of an adder, adding two inputs of four bits each.

![4_bit_rtlViewer](https://user-images.githubusercontent.com/45922320/74583931-bbd1f300-4ff2-11ea-8d90-c20349d67a56.png)

### Dependencies

[Quartus](https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html)

[Optional] [Model-Sim](https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html) is needed, if you want to test your logic through testbench and tracefile.
