<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 11 02:50:57 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO3LF-6900C,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'dac_clk_p_c' 72.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.200ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/unpackx/SLICE_1107">genbus/unpackx/o_dw_bits_i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    SP8KC      Port           <A href="#@comp:genbus/genhex/mux_60">genbus/genhex/mux_60</A>(ASIC)  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.324ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:

      0.324ns physical path delay genbus/unpackx/SLICE_1107 to genbus/genhex/mux_60 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.124ns) by 0.200ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R21C15A.CLK,R21C15A.Q0,genbus/unpackx/SLICE_1107:ROUTE, 0.191,R21C15A.Q0,EBR_R20C13.AD5,genbus/hb_bits_2">Data path</A> genbus/unpackx/SLICE_1107 to genbus/genhex/mux_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q0 <A href="#@comp:genbus/unpackx/SLICE_1107">genbus/unpackx/SLICE_1107</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.191<A href="#@net:genbus/hb_bits_2:R21C15A.Q0:EBR_R20C13.AD5:0.191">     R21C15A.Q0 to EBR_R20C13.AD5</A> <A href="#@net:genbus/hb_bits_2">genbus/hb_bits_2</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.324   (41.0% logic, 59.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C15A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/unpackx/SLICE_1107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C15A.CLK:0.680">     LPLL.CLKOP to R21C15A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.752,LPLL.CLKOP,EBR_R20C13.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/genhex/mux_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.752<A href="#@net:dac_clk_p_c:LPLL.CLKOP:EBR_R20C13.CLK:0.752">     LPLL.CLKOP to EBR_R20C13.CLK</A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.300ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_871">fm_generator_wb_instance/startup_timer_FSM_i0_i14</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/SLICE_870">fm_generator_wb_instance/startup_timer_FSM_i0_i15</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.276ns  (48.2% logic, 51.8% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay fm_generator_wb_instance/SLICE_871 to fm_generator_wb_instance/SLICE_870 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.300ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R11C22B.CLK,R11C22B.Q0,fm_generator_wb_instance/SLICE_871:ROUTE, 0.143,R11C22B.Q0,R11C22C.CE,fm_generator_wb_instance/dac_clk_p_c_enable_603">Data path</A> fm_generator_wb_instance/SLICE_871 to fm_generator_wb_instance/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22B.CLK to     R11C22B.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_871">fm_generator_wb_instance/SLICE_871</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.143<A href="#@net:fm_generator_wb_instance/dac_clk_p_c_enable_603:R11C22B.Q0:R11C22C.CE:0.143">     R11C22B.Q0 to R11C22C.CE    </A> <A href="#@net:fm_generator_wb_instance/dac_clk_p_c_enable_603">fm_generator_wb_instance/dac_clk_p_c_enable_603</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.276   (48.2% logic, 51.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R11C22B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_871:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R11C22B.CLK:0.698">     LPLL.CLKOP to R11C22B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R11C22C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R11C22C.CLK:0.698">     LPLL.CLKOP to R11C22C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_870">fm_generator_wb_instance/startup_timer_FSM_i0_i15</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/SLICE_871">fm_generator_wb_instance/startup_timer_FSM_i0_i14</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay fm_generator_wb_instance/SLICE_870 to fm_generator_wb_instance/SLICE_871 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R11C22C.CLK,R11C22C.Q0,fm_generator_wb_instance/SLICE_870:ROUTE, 0.147,R11C22C.Q0,R11C22B.CE,fm_generator_wb_instance/cw_mux_dac_a_mux_sel_N_1508">Data path</A> fm_generator_wb_instance/SLICE_870 to fm_generator_wb_instance/SLICE_871:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22C.CLK to     R11C22C.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_870">fm_generator_wb_instance/SLICE_870</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     0.147<A href="#@net:fm_generator_wb_instance/cw_mux_dac_a_mux_sel_N_1508:R11C22C.Q0:R11C22B.CE:0.147">     R11C22C.Q0 to R11C22B.CE    </A> <A href="#@net:fm_generator_wb_instance/cw_mux_dac_a_mux_sel_N_1508">fm_generator_wb_instance/cw_mux_dac_a_mux_sel_N_1508</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R11C22C.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R11C22C.CLK:0.698">     LPLL.CLKOP to R11C22C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R11C22B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_871:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R11C22B.CLK:0.698">     LPLL.CLKOP to R11C22B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/wbexec/SLICE_1181">genbus/wbexec/o_rsp_word_i23</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:genbus/addints/SLICE_1141">genbus/addints/o_int_word_i23</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_1181 to genbus/addints/SLICE_1141 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R14C13C.CLK,R14C13C.Q1,genbus/wbexec/SLICE_1181:ROUTE, 0.152,R14C13C.Q1,R14C13D.M1,genbus/ow_word_23">Data path</A> genbus/wbexec/SLICE_1181 to genbus/addints/SLICE_1141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13C.CLK to     R14C13C.Q1 <A href="#@comp:genbus/wbexec/SLICE_1181">genbus/wbexec/SLICE_1181</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:genbus/ow_word_23:R14C13C.Q1:R14C13D.M1:0.152">     R14C13C.Q1 to R14C13D.M1    </A> <A href="#@net:genbus/ow_word_23">genbus/ow_word_23</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R14C13C.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_1181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R14C13C.CLK:0.698">     LPLL.CLKOP to R14C13C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R14C13D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_1141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R14C13D.CLK:0.698">     LPLL.CLKOP to R14C13D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:rxtransport/SLICE_1253">rxtransport/data_reg_i0_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:rxtransport/SLICE_1243">rxtransport/o_data__i1</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay rxtransport/SLICE_1253 to rxtransport/SLICE_1243 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R21C8B.CLK,R21C8B.Q0,rxtransport/SLICE_1253:ROUTE, 0.152,R21C8B.Q0,R21C8D.M0,rxtransport/data_reg_0">Data path</A> rxtransport/SLICE_1253 to rxtransport/SLICE_1243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C8B.CLK to      R21C8B.Q0 <A href="#@comp:rxtransport/SLICE_1253">rxtransport/SLICE_1253</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:rxtransport/data_reg_0:R21C8B.Q0:R21C8D.M0:0.152">      R21C8B.Q0 to R21C8D.M0     </A> <A href="#@net:rxtransport/data_reg_0">rxtransport/data_reg_0</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C8B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_1253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C8B.CLK:0.680">     LPLL.CLKOP to R21C8B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C8D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_1243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C8D.CLK:0.680">     LPLL.CLKOP to R21C8D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/packxi/SLICE_1203">genbus/packxi/r_word__i30</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:genbus/packxi/SLICE_1164">genbus/packxi/o_pck_word__i30</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/packxi/SLICE_1203 to genbus/packxi/SLICE_1164 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R15C8C.CLK,R15C8C.Q1,genbus/packxi/SLICE_1203:ROUTE, 0.152,R15C8C.Q1,R15C8D.M1,genbus/packxi/r_word_30">Data path</A> genbus/packxi/SLICE_1203 to genbus/packxi/SLICE_1164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R15C8C.CLK to      R15C8C.Q1 <A href="#@comp:genbus/packxi/SLICE_1203">genbus/packxi/SLICE_1203</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:genbus/packxi/r_word_30:R15C8C.Q1:R15C8D.M1:0.152">      R15C8C.Q1 to R15C8D.M1     </A> <A href="#@net:genbus/packxi/r_word_30">genbus/packxi/r_word_30</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R15C8C.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/packxi/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R15C8C.CLK:0.698">     LPLL.CLKOP to R15C8C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R15C8D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/packxi/SLICE_1164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R15C8D.CLK:0.698">     LPLL.CLKOP to R15C8D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:rxtransport/SLICE_1256">rxtransport/data_reg_i0_i7</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:rxtransport/SLICE_1256">rxtransport/data_reg_i0_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay rxtransport/SLICE_1256 to rxtransport/SLICE_1256 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R21C5B.CLK,R21C5B.Q1,rxtransport/SLICE_1256:ROUTE, 0.152,R21C5B.Q1,R21C5B.M0,rxtransport/data_reg_7">Data path</A> rxtransport/SLICE_1256 to rxtransport/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C5B.CLK to      R21C5B.Q1 <A href="#@comp:rxtransport/SLICE_1256">rxtransport/SLICE_1256</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:rxtransport/data_reg_7:R21C5B.Q1:R21C5B.M0:0.152">      R21C5B.Q1 to R21C5B.M0     </A> <A href="#@net:rxtransport/data_reg_7">rxtransport/data_reg_7</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C5B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C5B.CLK:0.680">     LPLL.CLKOP to R21C5B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C5B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C5B.CLK:0.680">     LPLL.CLKOP to R21C5B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:txtransport/SLICE_1275">txtransport/lcl_data_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:txtransport/SLICE_1242">txtransport/o_uart_tx_48</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay txtransport/SLICE_1275 to txtransport/SLICE_1242 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R25C14C.CLK,R25C14C.Q0,txtransport/SLICE_1275:ROUTE, 0.152,R25C14C.Q0,R25C14A.M0,txtransport/lcl_data_0">Data path</A> txtransport/SLICE_1275 to txtransport/SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C14C.CLK to     R25C14C.Q0 <A href="#@comp:txtransport/SLICE_1275">txtransport/SLICE_1275</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:txtransport/lcl_data_0:R25C14C.Q0:R25C14A.M0:0.152">     R25C14C.Q0 to R25C14A.M0    </A> <A href="#@net:txtransport/lcl_data_0">txtransport/lcl_data_0</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R25C14C.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to txtransport/SLICE_1275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R25C14C.CLK:0.680">     LPLL.CLKOP to R25C14C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R25C14A.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to txtransport/SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R25C14A.CLK:0.680">     LPLL.CLKOP to R25C14A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/wbexec/SLICE_1183">genbus/wbexec/o_rsp_word_i27</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:genbus/addints/SLICE_1143">genbus/addints/o_int_word_i27</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_1183 to genbus/addints/SLICE_1143 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R19C12A.CLK,R19C12A.Q1,genbus/wbexec/SLICE_1183:ROUTE, 0.152,R19C12A.Q1,R19C12C.M1,genbus/ow_word_27">Data path</A> genbus/wbexec/SLICE_1183 to genbus/addints/SLICE_1143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C12A.CLK to     R19C12A.Q1 <A href="#@comp:genbus/wbexec/SLICE_1183">genbus/wbexec/SLICE_1183</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:genbus/ow_word_27:R19C12A.Q1:R19C12C.M1:0.152">     R19C12A.Q1 to R19C12C.M1    </A> <A href="#@net:genbus/ow_word_27">genbus/ow_word_27</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R19C12A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_1183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R19C12A.CLK:0.698">     LPLL.CLKOP to R19C12A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R19C12C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_1143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R19C12C.CLK:0.698">     LPLL.CLKOP to R19C12C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/wbexec/SLICE_1180">genbus/wbexec/o_rsp_word_i21</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:genbus/addints/SLICE_1140">genbus/addints/o_int_word_i21</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_1180 to genbus/addints/SLICE_1140 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R21C13B.CLK,R21C13B.Q1,genbus/wbexec/SLICE_1180:ROUTE, 0.152,R21C13B.Q1,R21C13C.M1,genbus/ow_word_21">Data path</A> genbus/wbexec/SLICE_1180 to genbus/addints/SLICE_1140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C13B.CLK to     R21C13B.Q1 <A href="#@comp:genbus/wbexec/SLICE_1180">genbus/wbexec/SLICE_1180</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:genbus/ow_word_21:R21C13B.Q1:R21C13C.M1:0.152">     R21C13B.Q1 to R21C13C.M1    </A> <A href="#@net:genbus/ow_word_21">genbus/ow_word_21</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C13B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_1180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C13B.CLK:0.680">     LPLL.CLKOP to R21C13B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C13C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_1140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C13C.CLK:0.680">     LPLL.CLKOP to R21C13C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'lo_q' 48.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "lo_q" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'i_ref_clk_c' 12.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'lo_gen/lo_i' 48.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "lo_gen/lo_i" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p"></A>================================================================================
Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.500000 ns MIN -0.300000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1238">fm_generator_wb_instance/o_dac_b_registered_i6</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[5]">o_dac_b[5]</A>

   Data Path Delay:     1.265ns  (85.8% logic, 14.2% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238 and
      1.265ns delay fm_generator_wb_instance/SLICE_1238 to o_dac_b[5] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.164ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[5] by 0.135ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R5C40C.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C40C.CLK:0.605">     LPLL.CLKOP to R5C40C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R5C40C.CLK,R5C40C.Q1,fm_generator_wb_instance/SLICE_1238:ROUTE, 0.179,R5C40C.Q1,E16.PADDO,o_dac_b_c_5:DOPAD_DEL, 0.953,E16.PADDO,E16.PAD,o_dac_b[5]">Data path</A> fm_generator_wb_instance/SLICE_1238 to o_dac_b[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C40C.CLK to      R5C40C.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1238">fm_generator_wb_instance/SLICE_1238</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.179<A href="#@net:o_dac_b_c_5:R5C40C.Q1:E16.PADDO:0.179">      R5C40C.Q1 to E16.PADDO     </A> <A href="#@net:o_dac_b_c_5">o_dac_b_c_5</A>
DOPAD_DEL   ---     0.953      E16.PADDO to        E16.PAD <A href="#@comp:o_dac_b[5]">o_dac_b[5]</A>
                  --------
                    1.265   (85.8% logic, 14.2% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1241">fm_generator_wb_instance/o_dac_b_registered_i10</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[9]">o_dac_b[9]</A>

   Data Path Delay:     1.265ns  (85.8% logic, 14.2% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1241 and
      1.265ns delay fm_generator_wb_instance/SLICE_1241 to o_dac_b[9] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.164ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[9] by 0.135ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R9C40C.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C40C.CLK:0.605">     LPLL.CLKOP to R9C40C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R9C40C.CLK,R9C40C.Q0,fm_generator_wb_instance/SLICE_1241:ROUTE, 0.179,R9C40C.Q0,G15.PADDO,o_dac_b_c_9:DOPAD_DEL, 0.953,G15.PADDO,G15.PAD,o_dac_b[9]">Data path</A> fm_generator_wb_instance/SLICE_1241 to o_dac_b[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C40C.CLK to      R9C40C.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1241">fm_generator_wb_instance/SLICE_1241</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.179<A href="#@net:o_dac_b_c_9:R9C40C.Q0:G15.PADDO:0.179">      R9C40C.Q0 to G15.PADDO     </A> <A href="#@net:o_dac_b_c_9">o_dac_b_c_9</A>
DOPAD_DEL   ---     0.953      G15.PADDO to        G15.PAD <A href="#@comp:o_dac_b[9]">o_dac_b[9]</A>
                  --------
                    1.265   (85.8% logic, 14.2% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1233">fm_generator_wb_instance/o_dac_a_registered_i8</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[7]">o_dac_a[7]</A>

   Data Path Delay:     1.343ns  (80.9% logic, 19.1% route), 2 logic levels.

   Clock Path Delay:    0.587ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.587ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233 and
      1.343ns delay fm_generator_wb_instance/SLICE_1233 to o_dac_a[7] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.104ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[7] by 0.195ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.587,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.587<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:0.587">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.587   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R24C40D.CLK,R24C40D.Q1,fm_generator_wb_instance/SLICE_1233:ROUTE, 0.257,R24C40D.Q1,N16.PADDO,o_dac_a_c_7:DOPAD_DEL, 0.953,N16.PADDO,N16.PAD,o_dac_a[7]">Data path</A> fm_generator_wb_instance/SLICE_1233 to o_dac_a[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C40D.CLK to     R24C40D.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1233">fm_generator_wb_instance/SLICE_1233</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.257<A href="#@net:o_dac_a_c_7:R24C40D.Q1:N16.PADDO:0.257">     R24C40D.Q1 to N16.PADDO     </A> <A href="#@net:o_dac_a_c_7">o_dac_a_c_7</A>
DOPAD_DEL   ---     0.953      N16.PADDO to        N16.PAD <A href="#@comp:o_dac_a[7]">o_dac_a[7]</A>
                  --------
                    1.343   (80.9% logic, 19.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1232">fm_generator_wb_instance/o_dac_a_registered_i6</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>

   Data Path Delay:     1.343ns  (80.9% logic, 19.1% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232 and
      1.343ns delay fm_generator_wb_instance/SLICE_1232 to o_dac_a[5] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.086ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[5] by 0.213ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R17C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R17C40D.CLK:0.605">     LPLL.CLKOP to R17C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R17C40D.CLK,R17C40D.Q1,fm_generator_wb_instance/SLICE_1232:ROUTE, 0.257,R17C40D.Q1,L16.PADDO,o_dac_a_c_5:DOPAD_DEL, 0.953,L16.PADDO,L16.PAD,o_dac_a[5]">Data path</A> fm_generator_wb_instance/SLICE_1232 to o_dac_a[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C40D.CLK to     R17C40D.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1232">fm_generator_wb_instance/SLICE_1232</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.257<A href="#@net:o_dac_a_c_5:R17C40D.Q1:L16.PADDO:0.257">     R17C40D.Q1 to L16.PADDO     </A> <A href="#@net:o_dac_a_c_5">o_dac_a_c_5</A>
DOPAD_DEL   ---     0.953      L16.PADDO to        L16.PAD <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>
                  --------
                    1.343   (80.9% logic, 19.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1234">fm_generator_wb_instance/o_dac_a_registered_i9</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>

   Data Path Delay:     1.343ns  (80.9% logic, 19.1% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1234 and
      1.343ns delay fm_generator_wb_instance/SLICE_1234 to o_dac_a[8] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.086ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[8] by 0.213ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R18C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R18C40D.CLK:0.605">     LPLL.CLKOP to R18C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R18C40D.CLK,R18C40D.Q0,fm_generator_wb_instance/SLICE_1234:ROUTE, 0.257,R18C40D.Q0,L14.PADDO,o_dac_a_c_8:DOPAD_DEL, 0.953,L14.PADDO,L14.PAD,o_dac_a[8]">Data path</A> fm_generator_wb_instance/SLICE_1234 to o_dac_a[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C40D.CLK to     R18C40D.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1234">fm_generator_wb_instance/SLICE_1234</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.257<A href="#@net:o_dac_a_c_8:R18C40D.Q0:L14.PADDO:0.257">     R18C40D.Q0 to L14.PADDO     </A> <A href="#@net:o_dac_a_c_8">o_dac_a_c_8</A>
DOPAD_DEL   ---     0.953      L14.PADDO to        L14.PAD <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>
                  --------
                    1.343   (80.9% logic, 19.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1239">fm_generator_wb_instance/o_dac_b_registered_i8</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[7]">o_dac_b[7]</A>

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239 and
      1.348ns delay fm_generator_wb_instance/SLICE_1239 to o_dac_b[7] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.081ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[7] by 0.218ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R8C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40B.CLK:0.605">     LPLL.CLKOP to R8C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R8C40B.CLK,R8C40B.Q1,fm_generator_wb_instance/SLICE_1239:ROUTE, 0.262,R8C40B.Q1,F16.PADDO,o_dac_b_c_7:DOPAD_DEL, 0.953,F16.PADDO,F16.PAD,o_dac_b[7]">Data path</A> fm_generator_wb_instance/SLICE_1239 to o_dac_b[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C40B.CLK to      R8C40B.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1239">fm_generator_wb_instance/SLICE_1239</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.262<A href="#@net:o_dac_b_c_7:R8C40B.Q1:F16.PADDO:0.262">      R8C40B.Q1 to F16.PADDO     </A> <A href="#@net:o_dac_b_c_7">o_dac_b_c_7</A>
DOPAD_DEL   ---     0.953      F16.PADDO to        F16.PAD <A href="#@comp:o_dac_b[7]">o_dac_b[7]</A>
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/o_dac_b_registered_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236 and
      1.348ns delay fm_generator_wb_instance/SLICE_1236 to o_dac_b[0] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.081ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[0] by 0.218ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R8C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40A.CLK:0.605">     LPLL.CLKOP to R8C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R8C40A.CLK,R8C40A.Q0,fm_generator_wb_instance/SLICE_1236:ROUTE, 0.262,R8C40A.Q0,G14.PADDO,o_dac_b_c_0:DOPAD_DEL, 0.953,G14.PADDO,G14.PAD,o_dac_b[0]">Data path</A> fm_generator_wb_instance/SLICE_1236 to o_dac_b[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C40A.CLK to      R8C40A.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/SLICE_1236</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.262<A href="#@net:o_dac_b_c_0:R8C40A.Q0:G14.PADDO:0.262">      R8C40A.Q0 to G14.PADDO     </A> <A href="#@net:o_dac_b_c_0">o_dac_b_c_0</A>
DOPAD_DEL   ---     0.953      G14.PADDO to        G14.PAD <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1237">fm_generator_wb_instance/o_dac_b_registered_i3</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[2]">o_dac_b[2]</A>

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237 and
      1.348ns delay fm_generator_wb_instance/SLICE_1237 to o_dac_b[2] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.081ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[2] by 0.218ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R5C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C40B.CLK:0.605">     LPLL.CLKOP to R5C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R5C40B.CLK,R5C40B.Q0,fm_generator_wb_instance/SLICE_1237:ROUTE, 0.262,R5C40B.Q0,F14.PADDO,o_dac_b_c_2:DOPAD_DEL, 0.953,F14.PADDO,F14.PAD,o_dac_b[2]">Data path</A> fm_generator_wb_instance/SLICE_1237 to o_dac_b[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C40B.CLK to      R5C40B.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1237">fm_generator_wb_instance/SLICE_1237</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.262<A href="#@net:o_dac_b_c_2:R5C40B.Q0:F14.PADDO:0.262">      R5C40B.Q0 to F14.PADDO     </A> <A href="#@net:o_dac_b_c_2">o_dac_b_c_2</A>
DOPAD_DEL   ---     0.953      F14.PADDO to        F14.PAD <A href="#@comp:o_dac_b[2]">o_dac_b[2]</A>
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1230">fm_generator_wb_instance/o_dac_a_registered_i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[1]">o_dac_a[1]</A>

   Data Path Delay:     1.355ns  (80.1% logic, 19.9% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230 and
      1.355ns delay fm_generator_wb_instance/SLICE_1230 to o_dac_a[1] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.074ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[1] by 0.225ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R14C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R14C40D.CLK:0.605">     LPLL.CLKOP to R14C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R14C40D.CLK,R14C40D.Q1,fm_generator_wb_instance/SLICE_1230:ROUTE, 0.269,R14C40D.Q1,J15.PADDO,o_dac_a_c_1:DOPAD_DEL, 0.953,J15.PADDO,J15.PAD,o_dac_a[1]">Data path</A> fm_generator_wb_instance/SLICE_1230 to o_dac_a[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C40D.CLK to     R14C40D.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1230">fm_generator_wb_instance/SLICE_1230</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.269<A href="#@net:o_dac_a_c_1:R14C40D.Q1:J15.PADDO:0.269">     R14C40D.Q1 to J15.PADDO     </A> <A href="#@net:o_dac_a_c_1">o_dac_a_c_1</A>
DOPAD_DEL   ---     0.953      J15.PADDO to        J15.PAD <A href="#@comp:o_dac_a[1]">o_dac_a[1]</A>
                  --------
                    1.355   (80.1% logic, 19.9% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1231">fm_generator_wb_instance/o_dac_a_registered_i3</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[2]">o_dac_a[2]</A>

   Data Path Delay:     1.355ns  (80.1% logic, 19.9% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231 and
      1.355ns delay fm_generator_wb_instance/SLICE_1231 to o_dac_a[2] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.074ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[2] by 0.225ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 0.605,LPLL.CLKOP,R16C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R16C40D.CLK:0.605">     LPLL.CLKOP to R16C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.133,R16C40D.CLK,R16C40D.Q0,fm_generator_wb_instance/SLICE_1231:ROUTE, 0.269,R16C40D.Q0,K15.PADDO,o_dac_a_c_2:DOPAD_DEL, 0.953,K15.PADDO,K15.PAD,o_dac_a[2]">Data path</A> fm_generator_wb_instance/SLICE_1231 to o_dac_a[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C40D.CLK to     R16C40D.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1231">fm_generator_wb_instance/SLICE_1231</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.269<A href="#@net:o_dac_a_c_2:R16C40D.Q0:K15.PADDO:0.269">     R16C40D.Q0 to K15.PADDO     </A> <A href="#@net:o_dac_a_c_2">o_dac_a_c_2</A>
DOPAD_DEL   ---     0.953      K15.PADDO to        K15.PAD <A href="#@comp:o_dac_a[2]">o_dac_a[2]</A>
                  --------
                    1.355   (80.1% logic, 19.9% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.329,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 0.959,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:1.081">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.

Report:   -0.164ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.200 ns|   1  
                                        |             |             |
FREQUENCY NET "lo_q" 48.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "lo_gen/lo_i" 48.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.500000   |             |             |
ns MIN -0.300000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |    -0.299 ns|    -0.164 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:lo_gen/lo_i">lo_gen/lo_i</A>   Source: lo_gen/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:i_ref_clk_c">i_ref_clk_c</A>   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 1266
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 63429 paths, 7 nets, and 21566 connections (95.95% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 3 (setup), 0 (hold)
Score: 465 (setup), 0 (hold)
Cumulative negative slack: 465 (465+0)
