--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (0.649 - 0.808)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y10.G2      net (fanout=1)        0.362   ftop/clkN210/locked_d
    SLICE_X57Y10.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (1.125ns logic, 0.362ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y10.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y10.BX      net (fanout=2)        0.433   ftop/clkN210/unlock2
    SLICE_X57Y10.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.695ns logic, 0.433ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y10.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y10.BX      net (fanout=2)        0.346   ftop/clkN210/unlock2
    SLICE_X57Y10.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.481ns logic, 0.346ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (0.811 - 0.647)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y10.G2      net (fanout=1)        0.290   ftop/clkN210/locked_d
    SLICE_X57Y10.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.825ns logic, 0.290ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y85.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y85.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y85.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 208177 paths analyzed, 5001 endpoints analyzed, 1432 failing endpoints
 1432 timing errors detected. (1422 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.838ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.637ns (Levels of Logic = 9)
  Clock Path Skew:      -0.201ns (0.476 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y139.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X90Y138.F3     net (fanout=2)        0.800   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X90Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.G1     net (fanout=1)        0.619   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.637ns (6.423ns logic, 7.214ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.541ns (Levels of Logic = 9)
  Clock Path Skew:      -0.264ns (0.476 - 0.740)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y142.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y137.G4     net (fanout=6)        1.210   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902893
    SLICE_X92Y136.G3     net (fanout=1)        0.023   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902893
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.541ns (6.513ns logic, 7.028ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.513ns (Levels of Logic = 9)
  Clock Path Skew:      -0.244ns (0.476 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y137.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X92Y137.F3     net (fanout=4)        0.612   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X92Y137.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.F1     net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998136
    SLICE_X92Y136.F1     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.513ns (6.483ns logic, 7.030ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.507ns (Levels of Logic = 9)
  Clock Path Skew:      -0.194ns (0.476 - 0.670)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X93Y140.G1     net (fanout=2)        0.803   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X93Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028120
    SLICE_X92Y136.G4     net (fanout=1)        0.523   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028120
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.507ns (6.386ns logic, 7.121ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.458ns (Levels of Logic = 9)
  Clock Path Skew:      -0.235ns (0.442 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y139.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X90Y138.F3     net (fanout=2)        0.800   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X90Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.G1     net (fanout=1)        0.619   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y112.F2     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y112.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X86Y117.SR     net (fanout=1)        1.202   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X86Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.458ns (6.384ns logic, 7.074ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.487ns (Levels of Logic = 9)
  Clock Path Skew:      -0.193ns (0.484 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y139.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X90Y138.F3     net (fanout=2)        0.800   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X90Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.G1     net (fanout=1)        0.619   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y119.G3     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y119.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X95Y118.SR     net (fanout=1)        1.177   ftop/gbe0/dcp_dcp_dcpRespF/N14
    SLICE_X95Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.487ns (6.438ns logic, 7.049ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.466ns (Levels of Logic = 9)
  Clock Path Skew:      -0.194ns (0.476 - 0.670)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X93Y140.F1     net (fanout=2)        0.799   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X93Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
    SLICE_X92Y138.F3     net (fanout=1)        0.236   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998136
    SLICE_X92Y136.F1     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.466ns (6.372ns logic, 7.094ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.362ns (Levels of Logic = 9)
  Clock Path Skew:      -0.298ns (0.442 - 0.740)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y142.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y137.G4     net (fanout=6)        1.210   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902893
    SLICE_X92Y136.G3     net (fanout=1)        0.023   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902893
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y112.F2     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y112.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X86Y117.SR     net (fanout=1)        1.202   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X86Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.362ns (6.474ns logic, 6.888ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.391ns (Levels of Logic = 9)
  Clock Path Skew:      -0.256ns (0.484 - 0.740)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y142.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y137.G4     net (fanout=6)        1.210   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902893
    SLICE_X92Y136.G3     net (fanout=1)        0.023   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902893
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y119.G3     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y119.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X95Y118.SR     net (fanout=1)        1.177   ftop/gbe0/dcp_dcp_dcpRespF/N14
    SLICE_X95Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.391ns (6.528ns logic, 6.863ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.460ns (Levels of Logic = 9)
  Clock Path Skew:      -0.169ns (0.476 - 0.645)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y144.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    SLICE_X90Y138.F4     net (fanout=6)        0.620   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
    SLICE_X90Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.G1     net (fanout=1)        0.619   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.460ns (6.426ns logic, 7.034ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.334ns (Levels of Logic = 9)
  Clock Path Skew:      -0.278ns (0.442 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y137.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X92Y137.F3     net (fanout=4)        0.612   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X92Y137.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.F1     net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998136
    SLICE_X92Y136.F1     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y112.F2     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y112.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X86Y117.SR     net (fanout=1)        1.202   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X86Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.334ns (6.444ns logic, 6.890ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.363ns (Levels of Logic = 9)
  Clock Path Skew:      -0.236ns (0.484 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y137.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X92Y137.F3     net (fanout=4)        0.612   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X92Y137.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.F1     net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998136
    SLICE_X92Y136.F1     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y119.G3     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y119.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X95Y118.SR     net (fanout=1)        1.177   ftop/gbe0/dcp_dcp_dcpRespF/N14
    SLICE_X95Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.363ns (6.498ns logic, 6.865ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.379ns (Levels of Logic = 9)
  Clock Path Skew:      -0.215ns (0.476 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y143.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X92Y137.F4     net (fanout=4)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X92Y137.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.F1     net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899893
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998136
    SLICE_X92Y136.F1     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.379ns (6.411ns logic, 6.968ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.401ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.476 - 0.660)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y143.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    SLICE_X90Y138.F2     net (fanout=6)        0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
    SLICE_X90Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.G1     net (fanout=1)        0.619   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.401ns (6.426ns logic, 6.975ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.348ns (Levels of Logic = 9)
  Clock Path Skew:      -0.215ns (0.476 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y142.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X93Y140.F3     net (fanout=4)        0.609   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X93Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
    SLICE_X92Y138.F3     net (fanout=1)        0.236   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998136
    SLICE_X92Y136.F1     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.348ns (6.444ns logic, 6.904ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.328ns (Levels of Logic = 9)
  Clock Path Skew:      -0.228ns (0.442 - 0.670)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X93Y140.G1     net (fanout=2)        0.803   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X93Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028120
    SLICE_X92Y136.G4     net (fanout=1)        0.523   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028120
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y112.F2     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y112.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X86Y117.SR     net (fanout=1)        1.202   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X86Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.328ns (6.347ns logic, 6.981ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.327ns (Levels of Logic = 9)
  Clock Path Skew:      -0.218ns (0.459 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y139.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X90Y138.F3     net (fanout=2)        0.800   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X90Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.G1     net (fanout=1)        0.619   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y116.F1     net (fanout=43)       1.049   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<38>_SW0
    SLICE_X88Y116.SR     net (fanout=1)        0.961   ftop/gbe0/dcp_dcp_dcpRespF/N26
    SLICE_X88Y116.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     13.327ns (6.384ns logic, 6.943ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.357ns (Levels of Logic = 9)
  Clock Path Skew:      -0.186ns (0.484 - 0.670)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X93Y140.G1     net (fanout=2)        0.803   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X93Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d8998120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028120
    SLICE_X92Y136.G4     net (fanout=1)        0.523   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028120
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y119.G3     net (fanout=43)       0.939   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y119.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X95Y118.SR     net (fanout=1)        1.177   ftop/gbe0/dcp_dcp_dcpRespF/N14
    SLICE_X95Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.357ns (6.401ns logic, 6.956ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.304ns (Levels of Logic = 9)
  Clock Path Skew:      -0.226ns (0.476 - 0.702)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y141.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X92Y139.G4     net (fanout=6)        0.664   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X92Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d899853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902853
    SLICE_X92Y136.G2     net (fanout=1)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902853
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y110.F1     net (fanout=43)       1.266   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y110.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X95Y121.SR     net (fanout=1)        1.015   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X95Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.304ns (6.513ns logic, 6.791ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.407ns (Levels of Logic = 9)
  Clock Path Skew:      -0.123ns (0.554 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y139.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X90Y138.F3     net (fanout=2)        0.800   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X90Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.G1     net (fanout=1)        0.619   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902826
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9028136
    SLICE_X92Y136.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d902
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.G1     net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X90Y120.G2     net (fanout=16)       1.393   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.F4     net (fanout=58)       0.263   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X90Y120.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y114.G4     net (fanout=7)        1.143   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X92Y108.F4     net (fanout=43)       0.868   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X92Y108.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<10>_SW0
    SLICE_X90Y107.SR     net (fanout=1)        1.183   ftop/gbe0/dcp_dcp_dcpRespF/N84
    SLICE_X90Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.407ns (6.423ns logic, 6.984ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.172ns (Levels of Logic = 0)
  Clock Path Skew:      6.222ns (6.957 - 0.735)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y150.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y174.BY    net (fanout=1)        0.885   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (1.287ns logic, 0.885ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.216ns (Levels of Logic = 0)
  Clock Path Skew:      6.176ns (6.968 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y145.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X102Y175.BY    net (fanout=1)        0.929   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X102Y175.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (1.287ns logic, 0.929ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.216ns (Levels of Logic = 0)
  Clock Path Skew:      6.176ns (6.968 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y142.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X102Y174.BX    net (fanout=1)        0.964   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X102Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (1.252ns logic, 0.964ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.258ns (Levels of Logic = 0)
  Clock Path Skew:      6.163ns (6.968 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y142.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X102Y175.BX    net (fanout=1)        1.006   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X102Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (1.252ns logic, 1.006ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 0)
  Clock Path Skew:      6.194ns (6.968 - 0.774)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y147.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X102Y174.BY    net (fanout=1)        1.100   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X102Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.287ns logic, 1.100ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 0)
  Clock Path Skew:      6.192ns (6.951 - 0.759)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y146.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X101Y177.BX    net (fanout=1)        1.273   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X101Y177.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.212ns logic, 1.273ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 0)
  Clock Path Skew:      6.165ns (6.957 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y143.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y174.BX    net (fanout=1)        1.278   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.252ns logic, 1.278ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 0)
  Clock Path Skew:      6.177ns (6.951 - 0.774)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y146.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X101Y177.BY    net (fanout=1)        1.311   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X101Y177.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (1.272ns logic, 1.311ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 0)
  Clock Path Skew:      6.174ns (6.933 - 0.759)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y149.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X101Y187.BY    net (fanout=1)        1.355   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X101Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.272ns logic, 1.355ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.801ns (Levels of Logic = 0)
  Clock Path Skew:      6.186ns (6.933 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y150.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X101Y187.BX    net (fanout=1)        1.589   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X101Y187.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (1.212ns logic, 1.589ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.429 - 0.330)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y163.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34
    SLICE_X94Y162.BY     net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
    SLICE_X94Y162.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<34>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.347ns logic, 0.311ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.429 - 0.330)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y163.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34
    SLICE_X94Y162.BY     net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
    SLICE_X94Y162.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<34>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.348ns logic, 0.311ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.026 - 0.008)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.XQ     Tcko                  0.417   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X92Y155.BY     net (fanout=2)        0.320   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X92Y155.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.287ns logic, 0.320ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.026 - 0.008)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.XQ     Tcko                  0.417   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X92Y155.BY     net (fanout=2)        0.320   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X92Y155.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.288ns logic, 0.320ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.082 - 0.088)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y160.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    SLICE_X94Y159.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
    SLICE_X94Y159.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<29>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.082 - 0.088)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y160.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    SLICE_X94Y159.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
    SLICE_X94Y159.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<29>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_39 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.505 - 0.418)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_39 to ftop/gbe0/rxDCPMesg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y138.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<39>
                                                       ftop/gbe0/rxDCPMesg_39
    SLICE_X107Y138.BX    net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<39>
    SLICE_X107Y138.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<47>
                                                       ftop/gbe0/rxDCPMesg_47
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_11 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.467 - 0.387)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_11 to ftop/gbe0/rxDCPMesg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y132.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<11>
                                                       ftop/gbe0/rxDCPMesg_11
    SLICE_X105Y133.BX    net (fanout=3)        0.330   ftop/gbe0/rxDCPMesg<11>
    SLICE_X105Y133.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<19>
                                                       ftop/gbe0/rxDCPMesg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.458ns logic, 0.330ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.028 - 0.023)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y81.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespAF/dSyncReg1_1
    SLICE_X75Y80.BX      net (fanout=1)        0.287   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
    SLICE_X75Y80.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/txEgressCnt_29 (FF)
  Destination:          ftop/gbe0/txEgressCntCP/sDataSyncIn_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.309 - 0.256)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/txEgressCnt_29 to ftop/gbe0/txEgressCntCP/sDataSyncIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y59.YQ      Tcko                  0.419   ftop/gbe0/txEgressCnt<28>
                                                       ftop/gbe0/txEgressCnt_29
    SLICE_X95Y59.BX      net (fanout=2)        0.319   ftop/gbe0/txEgressCnt<29>
    SLICE_X95Y59.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/txEgressCntCP/sDataSyncIn<29>
                                                       ftop/gbe0/txEgressCntCP/sDataSyncIn_29
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.481ns logic, 0.319ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X74Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X74Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X74Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X74Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3/SR
  Location pin: SLICE_X74Y83.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3/SR
  Location pin: SLICE_X74Y83.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X74Y83.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X74Y83.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.489ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 5)
  Clock Path Skew:      -0.231ns (0.589 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.F1    net (fanout=9)        1.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X108Y125.BY    net (fanout=1)        0.867   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X108Y125.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (2.806ns logic, 4.452ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 5)
  Clock Path Skew:      -0.231ns (0.589 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.F1    net (fanout=9)        1.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X108Y125.BY    net (fanout=1)        0.867   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X108Y125.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (2.805ns logic, 4.452ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.211ns (0.609 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.G1    net (fanout=9)        1.293   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X108Y128.BY    net (fanout=1)        0.833   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X108Y128.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (2.821ns logic, 4.423ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.243ns (Levels of Logic = 5)
  Clock Path Skew:      -0.211ns (0.609 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.G1    net (fanout=9)        1.293   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X108Y128.BY    net (fanout=1)        0.833   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X108Y128.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (2.820ns logic, 4.423ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.308ns (Levels of Logic = 4)
  Clock Path Skew:      -0.124ns (0.647 - 0.771)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y143.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y162.G1    net (fanout=5)        1.578   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X112Y164.F2    net (fanout=1)        0.874   ftop/gbe0/gmac/N20
    SLICE_X112Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y166.G3    net (fanout=14)       0.305   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y166.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y166.F1    net (fanout=2)        0.146   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X108Y176.CE    net (fanout=1)        1.334   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X108Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.308ns (3.071ns logic, 4.237ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.363 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y177.G3    net (fanout=4)        0.767   ftop/gbe0/gmac/N31
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y174.F3    net (fanout=34)       0.563   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y174.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y185.CE    net (fanout=18)       1.431   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.277ns (3.052ns logic, 4.225ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.363 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y177.G3    net (fanout=4)        0.767   ftop/gbe0/gmac/N31
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y174.F3    net (fanout=34)       0.563   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y174.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y185.CE    net (fanout=18)       1.431   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.277ns (3.052ns logic, 4.225ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxAPipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y143.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y162.G1    net (fanout=5)        1.578   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X112Y164.F2    net (fanout=1)        0.874   ftop/gbe0/gmac/N20
    SLICE_X112Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.G1    net (fanout=14)       1.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_EN1
    SLICE_X112Y163.CE    net (fanout=3)        1.331   ftop/gbe0/gmac/rxRS_rxAPipe_EN
    SLICE_X112Y163.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (2.509ns logic, 4.836ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxAPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y143.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y162.G1    net (fanout=5)        1.578   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X112Y164.F2    net (fanout=1)        0.874   ftop/gbe0/gmac/N20
    SLICE_X112Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.G1    net (fanout=14)       1.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_EN1
    SLICE_X112Y162.CE    net (fanout=3)        1.331   ftop/gbe0/gmac/rxRS_rxAPipe_EN
    SLICE_X112Y162.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (2.509ns logic, 4.836ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxAPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y143.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y162.G1    net (fanout=5)        1.578   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X112Y164.F2    net (fanout=1)        0.874   ftop/gbe0/gmac/N20
    SLICE_X112Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.G1    net (fanout=14)       1.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_EN1
    SLICE_X112Y163.CE    net (fanout=3)        1.331   ftop/gbe0/gmac/rxRS_rxAPipe_EN
    SLICE_X112Y163.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (2.509ns logic, 4.836ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxAPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y143.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y162.G1    net (fanout=5)        1.578   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X112Y164.F2    net (fanout=1)        0.874   ftop/gbe0/gmac/N20
    SLICE_X112Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.G1    net (fanout=14)       1.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X110Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_EN1
    SLICE_X112Y162.CE    net (fanout=3)        1.331   ftop/gbe0/gmac/rxRS_rxAPipe_EN
    SLICE_X112Y162.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (2.509ns logic, 4.836ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.222ns (0.589 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y163.G1    net (fanout=3)        0.635   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.F2    net (fanout=1)        0.709   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.F1    net (fanout=9)        1.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X108Y125.BY    net (fanout=1)        0.867   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X108Y125.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (2.806ns logic, 4.332ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.222ns (0.589 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y163.G1    net (fanout=3)        0.635   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.F2    net (fanout=1)        0.709   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.F1    net (fanout=9)        1.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X108Y125.BY    net (fanout=1)        0.867   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X108Y125.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.137ns (2.805ns logic, 4.332ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.155ns (0.344 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y177.G3    net (fanout=4)        0.767   ftop/gbe0/gmac/N31
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y174.F3    net (fanout=34)       0.563   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y174.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y185.CE    net (fanout=18)       1.344   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (3.052ns logic, 4.138ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.155ns (0.344 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y162.G2    net (fanout=20)       1.443   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y162.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y162.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y177.G3    net (fanout=4)        0.767   ftop/gbe0/gmac/N31
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y174.F3    net (fanout=34)       0.563   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y174.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y185.CE    net (fanout=18)       1.344   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (3.052ns logic, 4.138ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (0.635 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y163.G1    net (fanout=3)        0.635   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.F2    net (fanout=1)        0.709   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y177.G3    net (fanout=4)        0.767   ftop/gbe0/gmac/N31
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y174.F3    net (fanout=34)       0.563   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y174.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y185.CE    net (fanout=18)       1.431   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (3.052ns logic, 4.105ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (0.635 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y163.G1    net (fanout=3)        0.635   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.F2    net (fanout=1)        0.709   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y177.G3    net (fanout=4)        0.767   ftop/gbe0/gmac/N31
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y174.F3    net (fanout=34)       0.563   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y174.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y185.CE    net (fanout=18)       1.431   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (3.052ns logic, 4.105ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.202ns (0.609 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y163.G1    net (fanout=3)        0.635   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.F2    net (fanout=1)        0.709   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.G1    net (fanout=9)        1.293   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X108Y128.BY    net (fanout=1)        0.833   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X108Y128.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (2.821ns logic, 4.303ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 5)
  Clock Path Skew:      -0.202ns (0.609 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y163.G1    net (fanout=3)        0.635   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.F2    net (fanout=1)        0.709   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G2    net (fanout=4)        0.833   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y139.G1    net (fanout=9)        1.293   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X108Y128.BY    net (fanout=1)        0.833   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X108Y128.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.820ns logic, 4.303ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.616 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y163.G1    net (fanout=3)        0.635   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.F2    net (fanout=1)        0.709   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y162.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y177.G3    net (fanout=4)        0.767   ftop/gbe0/gmac/N31
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y174.F3    net (fanout=34)       0.563   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y174.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y185.CE    net (fanout=18)       1.344   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (3.052ns logic, 4.018ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.437 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X109Y178.BX    net (fanout=2)        0.330   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X109Y178.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X109Y179.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X109Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y140.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X108Y141.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X108Y141.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.419 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y182.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X108Y182.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X108Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.017 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y150.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X108Y148.BX    net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X108Y148.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.434 - 0.363)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y184.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X110Y182.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X110Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.437 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y178.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X108Y179.BX    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X108Y179.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.519ns logic, 0.328ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.476 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y142.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X111Y140.BX    net (fanout=7)        0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X111Y140.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.458ns logic, 0.419ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X110Y178.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X110Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.476 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y142.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X111Y140.BY    net (fanout=6)        0.374   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X111Y140.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.541ns logic, 0.374ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y157.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y156.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y156.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y171.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y171.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.050 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y140.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X110Y141.BX    net (fanout=4)        0.347   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X110Y141.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.519ns logic, 0.347ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.017 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y150.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X108Y148.BY    net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X108Y148.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.556ns logic, 0.314ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.053 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X110Y138.BY    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X110Y138.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y140.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X108Y141.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X108Y141.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X111Y187.BY    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X111Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.541ns logic, 0.325ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y178.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X109Y179.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X109Y179.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.437 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X109Y178.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X109Y178.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.599ns logic, 0.328ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.434 - 0.363)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y184.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X110Y182.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X110Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2534751 paths analyzed, 40983 endpoints analyzed, 1694 failing endpoints
 1694 timing errors detected. (1694 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.106ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.034ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X24Y60.G2      net (fanout=4)        0.502   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X27Y65.F2      net (fanout=3)        0.360   ftop/edp0/N277
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X25Y64.F3      net (fanout=106)      0.337   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X25Y64.X       Tilo                  0.562   ftop/edp0/N427
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X28Y65.G1      net (fanout=1)        1.023   ftop/edp0/N427
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X35Y81.G1      net (fanout=5)        0.424   ftop/edp0/N112
    SLICE_X35Y81.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_ADDRB<6>
                                                       ftop/edp0/bram_memory_3_ADDRB<5>1
    RAMB16_X2Y14.ADDRB8  net (fanout=4)        3.243   ftop/edp0/bram_memory_3_ADDRB<5>
    RAMB16_X2Y14.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.034ns (6.232ns logic, 8.802ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.925ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X24Y60.G4      net (fanout=3)        0.419   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X27Y65.F2      net (fanout=3)        0.360   ftop/edp0/N277
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X25Y64.F3      net (fanout=106)      0.337   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X25Y64.X       Tilo                  0.562   ftop/edp0/N427
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X28Y65.G1      net (fanout=1)        1.023   ftop/edp0/N427
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X35Y81.G1      net (fanout=5)        0.424   ftop/edp0/N112
    SLICE_X35Y81.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_ADDRB<6>
                                                       ftop/edp0/bram_memory_3_ADDRB<5>1
    RAMB16_X2Y14.ADDRB8  net (fanout=4)        3.243   ftop/edp0/bram_memory_3_ADDRB<5>
    RAMB16_X2Y14.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.925ns (6.206ns logic, 8.719ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.886ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X24Y60.G3      net (fanout=5)        0.354   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X27Y65.F2      net (fanout=3)        0.360   ftop/edp0/N277
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X25Y64.F3      net (fanout=106)      0.337   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X25Y64.X       Tilo                  0.562   ftop/edp0/N427
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X28Y65.G1      net (fanout=1)        1.023   ftop/edp0/N427
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X35Y81.G1      net (fanout=5)        0.424   ftop/edp0/N112
    SLICE_X35Y81.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_ADDRB<6>
                                                       ftop/edp0/bram_memory_3_ADDRB<5>1
    RAMB16_X2Y14.ADDRB8  net (fanout=4)        3.243   ftop/edp0/bram_memory_3_ADDRB<5>
    RAMB16_X2Y14.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.886ns (6.232ns logic, 8.654ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_respF_4/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.889ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.767 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_respF_4/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y118.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_20
    SLICE_X70Y116.G3     net (fanout=17)       0.448   ftop/cp/cpReq<20>
    SLICE_X70Y116.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X75Y116.F1     net (fanout=2)        1.023   ftop/cp/wn__h36490<1>
    SLICE_X75Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X72Y117.G2     net (fanout=12)       0.784   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y110.F1     net (fanout=11)       1.420   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y110.X      Tilo                  0.562   ftop/cp/wci_respF_4_DEQ
                                                       ftop/cp/wci_respF_4_DEQ1
    SLICE_X70Y100.CE     net (fanout=1)        1.243   ftop/cp/wci_respF_4_DEQ
    SLICE_X70Y100.CLK    Tceck                 0.155   ftop/cp/wci_respF_4_EMPTY_N
                                                       ftop/cp/wci_respF_4/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.889ns (5.392ns logic, 9.497ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wci_respF_4/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.864ns (Levels of Logic = 8)
  Clock Path Skew:      -0.055ns (0.767 - 0.822)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wci_respF_4/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X70Y116.G4     net (fanout=13)       0.524   ftop/cp/cpReq<21>
    SLICE_X70Y116.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X75Y116.F1     net (fanout=2)        1.023   ftop/cp/wn__h36490<1>
    SLICE_X75Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X72Y117.G2     net (fanout=12)       0.784   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y110.F1     net (fanout=11)       1.420   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y110.X      Tilo                  0.562   ftop/cp/wci_respF_4_DEQ
                                                       ftop/cp/wci_respF_4_DEQ1
    SLICE_X70Y100.CE     net (fanout=1)        1.243   ftop/cp/wci_respF_4_DEQ
    SLICE_X70Y100.CLK    Tceck                 0.155   ftop/cp/wci_respF_4_EMPTY_N
                                                       ftop/cp/wci_respF_4/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.864ns (5.291ns logic, 9.573ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wrkAct_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.695ns (Levels of Logic = 8)
  Clock Path Skew:      -0.121ns (0.277 - 0.398)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wrkAct_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y118.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_20
    SLICE_X70Y116.G3     net (fanout=17)       0.448   ftop/cp/cpReq<20>
    SLICE_X70Y116.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X75Y116.F1     net (fanout=2)        1.023   ftop/cp/wn__h36490<1>
    SLICE_X75Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X72Y117.G2     net (fanout=12)       0.784   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y105.F3     net (fanout=11)       1.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y105.X      Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN89
    SLICE_X73Y106.CE     net (fanout=4)        0.912   ftop/cp/wrkAct_EN
    SLICE_X73Y106.CLK    Tceck                 0.155   ftop/cp/wrkAct<3>
                                                       ftop/cp/wrkAct_3
    -------------------------------------------------  ---------------------------
    Total                                     14.695ns (5.392ns logic, 9.303ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wrkAct_0 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.695ns (Levels of Logic = 8)
  Clock Path Skew:      -0.121ns (0.277 - 0.398)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wrkAct_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y118.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_20
    SLICE_X70Y116.G3     net (fanout=17)       0.448   ftop/cp/cpReq<20>
    SLICE_X70Y116.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X75Y116.F1     net (fanout=2)        1.023   ftop/cp/wn__h36490<1>
    SLICE_X75Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X72Y117.G2     net (fanout=12)       0.784   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y105.F3     net (fanout=11)       1.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y105.X      Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN89
    SLICE_X73Y107.CE     net (fanout=4)        0.912   ftop/cp/wrkAct_EN
    SLICE_X73Y107.CLK    Tceck                 0.155   ftop/cp/wrkAct<0>
                                                       ftop/cp/wrkAct_0
    -------------------------------------------------  ---------------------------
    Total                                     14.695ns (5.392ns logic, 9.303ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wrkAct_0 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.670ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.277 - 0.405)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wrkAct_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X70Y116.G4     net (fanout=13)       0.524   ftop/cp/cpReq<21>
    SLICE_X70Y116.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X75Y116.F1     net (fanout=2)        1.023   ftop/cp/wn__h36490<1>
    SLICE_X75Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X72Y117.G2     net (fanout=12)       0.784   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y105.F3     net (fanout=11)       1.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y105.X      Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN89
    SLICE_X73Y107.CE     net (fanout=4)        0.912   ftop/cp/wrkAct_EN
    SLICE_X73Y107.CLK    Tceck                 0.155   ftop/cp/wrkAct<0>
                                                       ftop/cp/wrkAct_0
    -------------------------------------------------  ---------------------------
    Total                                     14.670ns (5.291ns logic, 9.379ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wrkAct_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.670ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.277 - 0.405)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wrkAct_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X70Y116.G4     net (fanout=13)       0.524   ftop/cp/cpReq<21>
    SLICE_X70Y116.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X75Y116.F1     net (fanout=2)        1.023   ftop/cp/wn__h36490<1>
    SLICE_X75Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X72Y117.G2     net (fanout=12)       0.784   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y105.F3     net (fanout=11)       1.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y105.X      Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN89
    SLICE_X73Y106.CE     net (fanout=4)        0.912   ftop/cp/wrkAct_EN
    SLICE_X73Y106.CLK    Tceck                 0.155   ftop/cp/wrkAct<3>
                                                       ftop/cp/wrkAct_3
    -------------------------------------------------  ---------------------------
    Total                                     14.670ns (5.291ns logic, 9.379ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/dispatched (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.694ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (0.358 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/dispatched
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y130.YQ     Tcko                  0.524   ftop/cp/cpReq<11>
                                                       ftop/cp/cpReq_12
    SLICE_X71Y121.F1     net (fanout=12)       1.652   ftop/cp/cpReq<12>
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X70Y119.G2     net (fanout=2)        0.399   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/N279
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X72Y114.F1     net (fanout=4)        0.729   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X72Y114.X      Tilo                  0.601   ftop/cp/N157
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_F_F_F11
    SLICE_X68Y119.F4     net (fanout=7)        0.968   ftop/cp/N157
    SLICE_X68Y119.X      Tilo                  0.601   ftop/cp/N911
                                                       ftop/cp/wrkAct_EN1211_SW0
    SLICE_X72Y115.F1     net (fanout=1)        1.221   ftop/cp/N911
    SLICE_X72Y115.X      Tilo                  0.601   ftop/cp/N266
                                                       ftop/cp/wrkAct_EN1211
    SLICE_X73Y101.F1     net (fanout=2)        0.636   ftop/cp/N266
    SLICE_X73Y101.XB     Topxb                 1.112   ftop/cp/wrkAct_EN12_wg_cy<6>
                                                       ftop/cp/wrkAct_EN12_wg_lut<6>
                                                       ftop/cp/wrkAct_EN12_wg_cy<6>
    SLICE_X71Y105.G2     net (fanout=6)        1.471   ftop/cp/wrkAct_EN12_wg_cy<6>
    SLICE_X71Y105.Y      Tilo                  0.561   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN129
    SLICE_X73Y109.F2     net (fanout=3)        0.888   ftop/cp/N104
    SLICE_X73Y109.X      Tilo                  0.562   ftop/cp/dispatched_EN
                                                       ftop/cp/dispatched_EN1
    SLICE_X70Y112.CE     net (fanout=1)        0.835   ftop/cp/dispatched_EN
    SLICE_X70Y112.CLK    Tceck                 0.155   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    -------------------------------------------------  ---------------------------
    Total                                     14.694ns (5.895ns logic, 8.799ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.675ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X24Y60.G2      net (fanout=4)        0.502   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X28Y68.G3      net (fanout=3)        0.679   ftop/edp0/N277
    SLICE_X28Y68.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X28Y68.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X28Y68.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X28Y65.G4      net (fanout=83)       0.554   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X35Y81.G1      net (fanout=5)        0.424   ftop/edp0/N112
    SLICE_X35Y81.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_ADDRB<6>
                                                       ftop/edp0/bram_memory_3_ADDRB<5>1
    RAMB16_X2Y14.ADDRB8  net (fanout=4)        3.243   ftop/edp0/bram_memory_3_ADDRB<5>
    RAMB16_X2Y14.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.675ns (6.325ns logic, 8.350ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.671ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X24Y60.G2      net (fanout=4)        0.502   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X27Y65.F2      net (fanout=3)        0.360   ftop/edp0/N277
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X25Y64.F3      net (fanout=106)      0.337   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X25Y64.X       Tilo                  0.562   ftop/edp0/N427
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X28Y65.G1      net (fanout=1)        1.023   ftop/edp0/N427
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X39Y79.F4      net (fanout=5)        0.761   ftop/edp0/N112
    SLICE_X39Y79.X       Tilo                  0.562   ftop/edp0/bram_memory_3_ADDRB<3>
                                                       ftop/edp0/bram_memory_3_ADDRB<3>1
    RAMB16_X2Y14.ADDRB6  net (fanout=4)        2.542   ftop/edp0/bram_memory_3_ADDRB<3>
    RAMB16_X2Y14.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.671ns (6.233ns logic, 8.438ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM3 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.657ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_3/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X24Y60.G2      net (fanout=4)        0.502   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X27Y65.F2      net (fanout=3)        0.360   ftop/edp0/N277
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X25Y64.F3      net (fanout=106)      0.337   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X25Y64.X       Tilo                  0.562   ftop/edp0/N427
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X28Y65.G1      net (fanout=1)        1.023   ftop/edp0/N427
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X39Y79.F4      net (fanout=5)        0.761   ftop/edp0/N112
    SLICE_X39Y79.X       Tilo                  0.562   ftop/edp0/bram_memory_3_ADDRB<3>
                                                       ftop/edp0/bram_memory_3_ADDRB<3>1
    RAMB16_X2Y13.ADDRB6  net (fanout=4)        2.528   ftop/edp0/bram_memory_3_ADDRB<3>
    RAMB16_X2Y13.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM3
                                                       ftop/edp0/bram_memory_3/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     14.657ns (6.233ns logic, 8.424ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/dispatched (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.647ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (0.358 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/dispatched
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y130.YQ     Tcko                  0.524   ftop/cp/cpReq<11>
                                                       ftop/cp/cpReq_12
    SLICE_X71Y121.F1     net (fanout=12)       1.652   ftop/cp/cpReq<12>
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X70Y119.G2     net (fanout=2)        0.399   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/N279
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X73Y114.G2     net (fanout=4)        0.684   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X73Y114.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_F_F_F21
    SLICE_X68Y119.F1     net (fanout=7)        1.006   ftop/cp/N297
    SLICE_X68Y119.X      Tilo                  0.601   ftop/cp/N911
                                                       ftop/cp/wrkAct_EN1211_SW0
    SLICE_X72Y115.F1     net (fanout=1)        1.221   ftop/cp/N911
    SLICE_X72Y115.X      Tilo                  0.601   ftop/cp/N266
                                                       ftop/cp/wrkAct_EN1211
    SLICE_X73Y101.F1     net (fanout=2)        0.636   ftop/cp/N266
    SLICE_X73Y101.XB     Topxb                 1.112   ftop/cp/wrkAct_EN12_wg_cy<6>
                                                       ftop/cp/wrkAct_EN12_wg_lut<6>
                                                       ftop/cp/wrkAct_EN12_wg_cy<6>
    SLICE_X71Y105.G2     net (fanout=6)        1.471   ftop/cp/wrkAct_EN12_wg_cy<6>
    SLICE_X71Y105.Y      Tilo                  0.561   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN129
    SLICE_X73Y109.F2     net (fanout=3)        0.888   ftop/cp/N104
    SLICE_X73Y109.X      Tilo                  0.562   ftop/cp/dispatched_EN
                                                       ftop/cp/dispatched_EN1
    SLICE_X70Y112.CE     net (fanout=1)        0.835   ftop/cp/dispatched_EN
    SLICE_X70Y112.CLK    Tceck                 0.155   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    -------------------------------------------------  ---------------------------
    Total                                     14.647ns (5.855ns logic, 8.792ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_respF_4/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.650ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.767 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_respF_4/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y118.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_20
    SLICE_X72Y113.F4     net (fanout=17)       1.473   ftop/cp/cpReq<20>
    SLICE_X72Y113.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36491<0>
                                                       ftop/cp/_theResult_____1__h36491<0>1
    SLICE_X72Y117.G1     net (fanout=11)       1.120   ftop/cp/_theResult_____1__h36491<0>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y110.F1     net (fanout=11)       1.420   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y110.X      Tilo                  0.562   ftop/cp/wci_respF_4_DEQ
                                                       ftop/cp/wci_respF_4_DEQ1
    SLICE_X70Y100.CE     net (fanout=1)        1.243   ftop/cp/wci_respF_4_DEQ
    SLICE_X70Y100.CLK    Tceck                 0.155   ftop/cp/wci_respF_4_EMPTY_N
                                                       ftop/cp/wci_respF_4/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.650ns (4.815ns logic, 9.835ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.824ns (Levels of Logic = 12)
  Clock Path Skew:      0.163ns (0.461 - 0.298)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y120.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X72Y119.F2     net (fanout=8)        1.104   ftop/cp/cpReq<25>
    SLICE_X72Y119.X      Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X71Y116.F1     net (fanout=1)        1.006   ftop/cp/N730
    SLICE_X71Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y121.G4     net (fanout=15)       0.679   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X70Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y119.G1     net (fanout=14)       1.100   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y119.Y      Tilo                  0.616   ftop/cp/N268
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X69Y114.F1     net (fanout=4)        1.161   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X69Y114.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X69Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X69Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X69Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X69Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X69Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X69Y117.XB     Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X54Y115.G1     net (fanout=12)       1.258   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X54Y115.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X50Y108.G3     net (fanout=9)        0.625   ftop/cp/cpRespF_ENQ
    SLICE_X50Y108.Y      Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X54Y112.G4     net (fanout=10)       0.960   ftop/cp/cpRespF/d0h
    SLICE_X54Y112.Y      Tilo                  0.616   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X54Y112.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X54Y112.CLK    Tfck                  0.656   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.824ns (6.896ns logic, 7.928ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.566ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X24Y60.G4      net (fanout=3)        0.419   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X28Y68.G3      net (fanout=3)        0.679   ftop/edp0/N277
    SLICE_X28Y68.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X28Y68.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X28Y68.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X28Y65.G4      net (fanout=83)       0.554   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X35Y81.G1      net (fanout=5)        0.424   ftop/edp0/N112
    SLICE_X35Y81.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_ADDRB<6>
                                                       ftop/edp0/bram_memory_3_ADDRB<5>1
    RAMB16_X2Y14.ADDRB8  net (fanout=4)        3.243   ftop/edp0/bram_memory_3_ADDRB<5>
    RAMB16_X2Y14.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.566ns (6.299ns logic, 8.267ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.562ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X24Y60.G4      net (fanout=3)        0.419   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X27Y65.F2      net (fanout=3)        0.360   ftop/edp0/N277
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X25Y64.F3      net (fanout=106)      0.337   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X25Y64.X       Tilo                  0.562   ftop/edp0/N427
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X28Y65.G1      net (fanout=1)        1.023   ftop/edp0/N427
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X39Y79.F4      net (fanout=5)        0.761   ftop/edp0/N112
    SLICE_X39Y79.X       Tilo                  0.562   ftop/edp0/bram_memory_3_ADDRB<3>
                                                       ftop/edp0/bram_memory_3_ADDRB<3>1
    RAMB16_X2Y14.ADDRB6  net (fanout=4)        2.542   ftop/edp0/bram_memory_3_ADDRB<3>
    RAMB16_X2Y14.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.562ns (6.207ns logic, 8.355ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM3 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.548ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_3/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X24Y60.G4      net (fanout=3)        0.419   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X24Y60.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X27Y65.G1      net (fanout=2)        1.066   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X27Y65.F2      net (fanout=3)        0.360   ftop/edp0/N277
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X25Y64.F3      net (fanout=106)      0.337   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X25Y64.X       Tilo                  0.562   ftop/edp0/N427
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X28Y65.G1      net (fanout=1)        1.023   ftop/edp0/N427
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y65.F3      net (fanout=2)        0.031   ftop/edp0/N317
    SLICE_X28Y65.X       Tilo                  0.601   ftop/edp0/N345
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X30Y77.G3      net (fanout=9)        0.580   ftop/edp0/N345
    SLICE_X30Y77.Y       Tilo                  0.616   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.G2      net (fanout=27)       1.236   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X34Y82.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_ADDRB<9>
                                                       ftop/edp0/bram_memory_3_ADDRB<1>21
    SLICE_X39Y79.F4      net (fanout=5)        0.761   ftop/edp0/N112
    SLICE_X39Y79.X       Tilo                  0.562   ftop/edp0/bram_memory_3_ADDRB<3>
                                                       ftop/edp0/bram_memory_3_ADDRB<3>1
    RAMB16_X2Y13.ADDRB6  net (fanout=4)        2.528   ftop/edp0/bram_memory_3_ADDRB<3>
    RAMB16_X2Y13.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_3/Mram_RAM3
                                                       ftop/edp0/bram_memory_3/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     14.548ns (6.207ns logic, 8.341ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wrkAct_1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.413ns (Levels of Logic = 8)
  Clock Path Skew:      -0.190ns (0.625 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wrkAct_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y118.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_20
    SLICE_X70Y116.G3     net (fanout=17)       0.448   ftop/cp/cpReq<20>
    SLICE_X70Y116.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X75Y116.F1     net (fanout=2)        1.023   ftop/cp/wn__h36490<1>
    SLICE_X75Y116.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X72Y117.G2     net (fanout=12)       0.784   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp/wci_reqPend_11
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X67Y118.G1     net (fanout=13)       1.984   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X67Y118.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<1>2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X71Y115.F2     net (fanout=13)       0.811   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X71Y115.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.F1     net (fanout=1)        0.682   ftop/cp/WILL_FIRE_RL_completeWorkerWrite159
    SLICE_X74Y112.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.G1     net (fanout=1)        1.102   ftop/cp/WILL_FIRE_RL_completeWorkerWrite187
    SLICE_X73Y124.Y      Tilo                  0.561   ftop/cp/cpReq_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X71Y105.F3     net (fanout=11)       1.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y105.X      Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN89
    SLICE_X72Y102.CE     net (fanout=4)        0.630   ftop/cp/wrkAct_EN
    SLICE_X72Y102.CLK    Tceck                 0.155   ftop/cp/wrkAct<1>
                                                       ftop/cp/wrkAct_1
    -------------------------------------------------  ---------------------------
    Total                                     14.413ns (5.392ns logic, 9.021ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.533 - 0.434)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y156.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X54Y159.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X54Y159.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.533 - 0.434)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y156.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X54Y159.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X54Y159.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_28 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.123ns (0.591 - 0.468)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_28 to ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y167.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_28
    SLICE_X56Y166.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<28>
    SLICE_X56Y166.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_28 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.123ns (0.591 - 0.468)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_28 to ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y167.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_28
    SLICE_X56Y166.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<28>
    SLICE_X56Y166.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.618 - 0.506)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y163.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X84Y162.BY     net (fanout=2)        0.347   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X84Y162.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.287ns logic, 0.347ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.618 - 0.506)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y163.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X84Y162.BY     net (fanout=2)        0.347   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X84Y162.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.288ns logic, 0.347ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.585 - 0.487)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y162.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X56Y164.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X56Y164.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.289ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.585 - 0.487)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y162.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X56Y164.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X56Y164.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.290ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.438 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y179.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X70Y181.BY     net (fanout=2)        0.333   ftop/cp/td<5>
    SLICE_X70Y181.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.266ns logic, 0.333ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.438 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y179.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X70Y181.BY     net (fanout=2)        0.333   ftop/cp/td<5>
    SLICE_X70Y181.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.267ns logic, 0.333ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_6 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.637 - 0.518)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_6 to ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y166.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_6
    SLICE_X84Y166.BY     net (fanout=2)        0.374   ftop/cp_wci_Vm_7_MData<6>
    SLICE_X84Y166.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.289ns logic, 0.374ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_6 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.637 - 0.518)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_6 to ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y166.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_6
    SLICE_X84Y166.BY     net (fanout=2)        0.374   ftop/cp_wci_Vm_7_MData<6>
    SLICE_X84Y166.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.290ns logic, 0.374ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.508 - 0.464)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X46Y112.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<29>
    SLICE_X46Y112.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.508 - 0.464)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X46Y112.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<29>
    SLICE_X46Y112.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.514 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y168.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X58Y169.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X58Y169.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.534 - 0.434)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y170.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X56Y171.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X56Y171.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.287ns logic, 0.371ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.514 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y168.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X58Y169.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X58Y169.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.534 - 0.434)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y170.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X56Y171.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X56Y171.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.288ns logic, 0.371ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_20 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.495 - 0.428)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_20 to ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_20
    SLICE_X46Y92.BY      net (fanout=2)        0.343   ftop/cp_wci_Vm_10_MData<20>
    SLICE_X46Y92.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.289ns logic, 0.343ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_20 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.495 - 0.428)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_20 to ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_20
    SLICE_X46Y92.BY      net (fanout=2)        0.343   ftop/cp_wci_Vm_10_MData<20>
    SLICE_X46Y92.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.290ns logic, 0.343ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_105/SR
  Location pin: SLICE_X16Y86.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_105/SR
  Location pin: SLICE_X16Y86.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_104/SR
  Location pin: SLICE_X16Y86.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_104/SR
  Location pin: SLICE_X16Y86.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_115/SR
  Location pin: SLICE_X22Y81.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_115/SR
  Location pin: SLICE_X22Y81.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_114/SR
  Location pin: SLICE_X22Y81.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_114/SR
  Location pin: SLICE_X22Y81.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_107/SR
  Location pin: SLICE_X16Y85.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_107/SR
  Location pin: SLICE_X16Y85.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_106/SR
  Location pin: SLICE_X16Y85.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_106/SR
  Location pin: SLICE_X16Y85.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_109/SR
  Location pin: SLICE_X10Y88.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_109/SR
  Location pin: SLICE_X10Y88.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_108/SR
  Location pin: SLICE_X10Y88.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_108/SR
  Location pin: SLICE_X10Y88.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X110Y161.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X110Y161.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X110Y161.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X110Y161.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.106ns|            0|         1694|            2|      2534751|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.106ns|          N/A|         1694|            0|      2534751|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.489|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.838|         |    3.569|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.106|         |         |         |
sys0_clkp      |   15.106|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.106|         |         |         |
sys0_clkp      |   15.106|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3126  Score: 3854411  (Setup/Max: 3816861, Hold: 37550)

Constraints cover 2745452 paths, 0 nets, and 82672 connections

Design statistics:
   Minimum period:  15.106ns{1}   (Maximum frequency:  66.199MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 30 16:54:25 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



