
*** Running vivado
    with args -log SecureCache.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SecureCache.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SecureCache.tcl -notrace
Command: synth_design -top SecureCache -part xc7s100fgga676-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12860 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 564.398 ; gain = 185.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SecureCache' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/cache.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Aes_encoder' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/Aes_encoder.vhd:49]
INFO: [Synth 8-638] synthesizing module 'subbytes' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/subbytes.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'subbytes' (1#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/subbytes.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shiftrows' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/shiftrows.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shiftrows' (2#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/shiftrows.vhd:43]
INFO: [Synth 8-638] synthesizing module 'mixcolumns' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/mixcolumns.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mixcolumns' (3#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/mixcolumns.vhd:42]
INFO: [Synth 8-638] synthesizing module 'addroundkey' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/addroundkey.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'addroundkey' (4#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/addroundkey.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Aes_encoder' (5#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/Aes_encoder.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Aes_decoder' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/Aes_decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'inv_subbytes' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/inv_subbytes.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'inv_subbytes' (6#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/inv_subbytes.vhd:44]
INFO: [Synth 8-638] synthesizing module 'inv_mixcolumns' [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/inv_mixcolumns.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'inv_mixcolumns' (7#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/inv_mixcolumns.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Aes_decoder' (8#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/Aes_decoder.vhd:50]
WARNING: [Synth 8-5858] RAM cache_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element enc_out_reg_reg was removed.  [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/cache.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'SecureCache' (9#1) [F:/AZ_vivado/CA_project/Aes_en.srcs/sources_1/new/cache.vhd:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 628.105 ; gain = 249.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 628.105 ; gain = 249.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 628.105 ; gain = 249.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-1Q
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 628.105 ; gain = 249.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 16    
	   3 Input      4 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 17    
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SecureCache 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module mixcolumns 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module addroundkey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module inv_mixcolumns 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 10    
	   3 Input      4 Bit         XORs := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT3  |     4|
|4     |LUT4  |    27|
|5     |LUT5  |    66|
|6     |LUT6  |   133|
|7     |MUXF7 |    26|
|8     |MUXF8 |     5|
|9     |FDCE  |   354|
|10    |IBUF  |    44|
|11    |OBUF  |    55|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   716|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 832.887 ; gain = 454.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 895.516 ; gain = 540.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/AZ_vivado/CA_project/Aes_en.runs/synth_2/SecureCache.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SecureCache_utilization_synth.rpt -pb SecureCache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 12:19:36 2025...
