---
content_type: page
description: The syllabus section provides information about prerequisites, course
  topics, grading, recommended citation, and the calendar of lecture topics and key
  dates for the course.
learning_resource_types: []
ocw_type: CourseSection
title: Syllabus
uid: ca084ba8-afe6-7030-3bc7-3ff8311dfc12
video_files:
  video_thumbnail_file: null
video_metadata:
  youtube_id: null
---

Course Meeting Times
--------------------

Lectures: 2 sessions / week, 1.5 hours / session

Tutorials: 1 session / week, 1.5 hours / session

Prerequisites
-------------

6.011 and 6.111

Topics
------

The course will focus on four major categories as outlined below:

1.  Introduction to digital communications
    *   Modulation and detection, vector channel representation
    *   Equalization
    *   Multi-channel systems (modulation methods, waterfiling, bit loading)
    *   Practical examples including 802.11a
    *   Coding – sequence detection, gap, convolutional and block codes
2.  ASIC design fundamentals
    *   ASIC design flow, tools, system-on-a-chip design issues
    *   Micro-architectures and transformations (parallelism, pipelining, folding, time-multiplexing)
    *   Hardware description languages: introduction to Bluespec™ and Verilog® review
3.  Theory and building blocks
    *   Fast fourier transform (theory, fast algorithms and VLSI implementations)
    *   Convolutional and Trellis codes, and Viterbi algorithm (theory, algorithms and VLSI implementations)
    *   Synchronization (phase and frequency tracking loops, algorithms and VLSI implementations)
    *   Block codes (Hamming, BCH, Reed-Solomon), basic theory and VLSI implementations
4.  Wireless channel fundamentals
    *   Properties and modeling (fading, Doppler effect,...)
    *   Channel estimation (theory and VLSI implementations)

Grading
-------

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
ACTIVITIES
{{< thclose >}}
{{< thopen >}}
PERCENTAGES
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
Midterm
{{< tdclose >}}
{{< tdopen >}}
15%
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Final
{{< tdclose >}}
{{< tdopen >}}
25%
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}


Four major homeworks (10% each)

> FFT  
> Viterbi  
> Synchronization  
> Channel estimation


{{< tdclose >}}
{{< tdopen >}}
40%
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Two minor problem sets (5% each)
{{< tdclose >}}
{{< tdopen >}}
10%
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Final presentation and write-up
{{< tdclose >}}
{{< tdopen >}}
10%
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}

  

Calendar
--------

The calendar below provides information on the courses lectures (L) and Tutorials (T) sessions.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SES #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}
{{< thopen >}}
KEY DATES
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
Course overview
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T1
{{< tdclose >}}
{{< tdopen >}}
CppSim
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Introduction to practical digital communications
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Multi-tone systems
{{< tdclose >}}
{{< tdopen >}}
Problem set 1 out
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T2
{{< tdclose >}}
{{< tdopen >}}
Verilog® review
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
802.11a transceiver architecture
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
ASIC design
{{< tdclose >}}
{{< tdopen >}}


Problem set 1 due

Problem set 2 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T3
{{< tdclose >}}
{{< tdopen >}}
802.11a PHY standard
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Micro-architectures and transformations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Bluespec™ overview
{{< tdclose >}}
{{< tdopen >}}
Problem set 2 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T4
{{< tdclose >}}
{{< tdopen >}}
Bluespec™
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8
{{< tdclose >}}
{{< tdopen >}}
Fast fourier transform: theory and algorithms
{{< tdclose >}}
{{< tdopen >}}
Problem set 3 out
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L9
{{< tdclose >}}
{{< tdopen >}}
Fast fourier transform: practical aspects and basic architectures
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T5
{{< tdclose >}}
{{< tdopen >}}
Design flow, part 1
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Fast fourier transform: advanced VLSI architectures
{{< tdclose >}}
{{< tdopen >}}
Problem set 3 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
Convolutional codes
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T6
{{< tdclose >}}
{{< tdopen >}}
Design flow, part 2
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Trellis codes
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Exam 1
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Viterbi algorithm
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Viterbi algorithm (cont.)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
Viterbi algorithm (cont.)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Viterbi algorithm (cont.)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L17
{{< tdclose >}}
{{< tdopen >}}
Synchronization introduction
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L18
{{< tdclose >}}
{{< tdopen >}}
Synchronization OFDM
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L19
{{< tdclose >}}
{{< tdopen >}}
Synchronization: implementations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L20
{{< tdclose >}}
{{< tdopen >}}
Wireless channels
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L21
{{< tdclose >}}
{{< tdopen >}}
Channel estimation
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L22
{{< tdclose >}}
{{< tdopen >}}
Block codes: introduction
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L23
{{< tdclose >}}
{{< tdopen >}}
Block codes: code classes and Reed-Solomon codes
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L24
{{< tdclose >}}
{{< tdopen >}}
Block codes: implementations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Exam 2
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}