{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1430261718609 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_LCD_Driver_DE270_Top EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"VGA_LCD_Driver_DE270_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430261718789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430261718829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430261718829 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VIDEO_PLL:video_pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VIDEO_PLL:video_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430261718889 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430261718889 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430261718889 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a48 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a24 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a12 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a0 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a36 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a49 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a13 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a25 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a1 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a37 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a50 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a26 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a14 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a2 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a38 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a51 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a15 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a27 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a3 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a39 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a52 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a28 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a16 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a4 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a40 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a53 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a17 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a29 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a5 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a41 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a54 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a30 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a18 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a6 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a42 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a55 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a19 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a31 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a7 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a43 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a56 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a32 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a20 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a8 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a44 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a57 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a21 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a33 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a9 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a45 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a58 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a34 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a22 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a10 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a46 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a59 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a23 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a35 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a11 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a47 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430261718899 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a47"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1430261718899 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430261718959 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430261720009 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 2446 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430261720019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 2447 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430261720019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 2448 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430261720019 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430261720019 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430261720019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_LCD_Driver_DE270_Top.sdc " "Synopsys Design Constraints File file not found: 'VGA_LCD_Driver_DE270_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430261720339 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430261720339 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430261720339 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1430261720339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1430261720359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430261720389 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:video_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430261720389 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Automatically promoted node VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430261720389 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:video_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430261720389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430261720529 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430261720529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430261720539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430261720539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430261720539 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430261720539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430261720539 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430261720549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430261720579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1430261720579 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430261720579 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VIDEO_PLL:video_pll\|altpll:altpll_component\|pll clk\[1\] VGA_CLK " "PLL \"VIDEO_PLL:video_pll\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 92 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 40 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1430261720599 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430261720609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430261722209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430261722449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430261722459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430261723279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430261723279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430261723419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430261724919 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430261724919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430261725169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430261725179 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1430261725179 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430261725179 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430261725219 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430261725219 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR_17 0 " "Pin \"LEDR_17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430261725229 ""}  } {  } 0 306006 "Found %1!d! output pins witho