# INTRODUCTION TO RTL DESIGN AND SYNTHESIS
## Introduction to open source simulator iverilog
**What is a simulator?**  
**What is a Design?**  
**What is a testbench?**  
**How a simulator is used?**  
*Iverilog based simulation flow*

## Labs using iverilog and gtkwave
## Introduction to yosys and logic synthesis
**synthesizer**  
**verify the synthesize**  
**RTL design**
**.Lib**

