Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Oct 11 11:09:16 2024
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           8           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.285        0.000                      0                  130        0.084        0.000                      0                  130        3.000        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clkin100           {0.000 5.000}      10.000          100.000         
  clk_out1_clkwiz  {0.000 12.500}     25.000          40.000          
  clkfbout_clkwiz  {0.000 5.000}      10.000          100.000         
synclk_p[0]        {0.000 12.500}     25.000          40.000          
synclk_p[1]        {0.000 12.500}     25.000          40.000          
synclk_p[2]        {0.000 12.500}     25.000          40.000          
synclk_p[3]        {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin100                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clkwiz       22.285        0.000                      0                   26        0.157        0.000                      0                   26       12.000        0.000                       0                    32  
  clkfbout_clkwiz                                                                                                                                                    7.845        0.000                       0                     3  
synclk_p[0]             22.536        0.000                      0                   26        0.245        0.000                      0                   26       12.000        0.000                       0                    27  
synclk_p[1]             22.596        0.000                      0                   26        0.243        0.000                      0                   26       12.000        0.000                       0                    27  
synclk_p[2]             22.431        0.000                      0                   26        0.102        0.000                      0                   26       12.000        0.000                       0                    27  
synclk_p[3]             22.334        0.000                      0                   26        0.084        0.000                      0                   26       12.000        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin100
  To Clock:  clkin100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clkwiz
  To Clock:  clk_out1_clkwiz

Setup :            0  Failing Endpoints,  Worst Slack       22.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.285ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clkwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clkwiz rise@25.000ns - clk_out1_clkwiz rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.923ns (79.986%)  route 0.481ns (20.014%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkwiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.899    -0.641    clk
    SLICE_X1Y45          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.185 r  clk_count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.296    clk_count_reg_n_0_[1]
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.970 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.970    clk_count_reg[0]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.084 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    clk_count_reg[4]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    clk_count_reg[8]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.312    clk_count_reg[12]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.426    clk_count_reg[16]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.540 r  clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.540    clk_count_reg[20]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.763 r  clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.763    clk_count_reg[24]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkwiz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clkin100 (IN)
                         net (fo=0)                   0.000    25.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.606    23.586    clk
    SLICE_X1Y51          FDRE                                         r  clk_count_reg[24]/C
                         clock pessimism              0.487    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062    24.048    clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                 22.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clkwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkwiz rise@0.000ns - clk_out1_clkwiz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkwiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.671    -0.493    clk
    SLICE_X1Y49          FDRE                                         r  clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  clk_count_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.243    clk_count_reg_n_0_[19]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.083 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    clk_count_reg[16]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.029 r  clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.029    clk_count_reg[20]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkwiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.878    -0.795    clk
    SLICE_X1Y50          FDRE                                         r  clk_count_reg[20]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.186    clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clkwiz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y45      clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y45      clk_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkwiz
  To Clock:  clkfbout_clkwiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkwiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  synclk_p[0]
  To Clock:  synclk_p[0]

Setup :            0  Failing Endpoints,  Worst Slack       22.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.536ns  (required time - arrival time)
  Source:                 genblk2[0].led_count_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[0]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[0].led_count_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[0]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk_p[0] rise@25.000ns - synclk_p[0] rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 29.511 - 25.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[0] rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.949     0.949 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.973    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.070 r  rxclk_0_BUFG_inst/O
                         net (fo=26, routed)          1.716     4.786    rxclk_0_BUFG
    SLICE_X86Y109        FDRE                                         r  genblk2[0].led_count_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.456     5.242 r  genblk2[0].led_count_reg[0][1]/Q
                         net (fo=1, routed)           0.539     5.781    genblk2[0].led_count_reg_n_0_[0][1]
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.455 r  genblk2[0].led_count_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.455    genblk2[0].led_count_reg[0][0]_i_1_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  genblk2[0].led_count_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    genblk2[0].led_count_reg[0][4]_i_1_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  genblk2[0].led_count_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.683    genblk2[0].led_count_reg[0][8]_i_1_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.797 r  genblk2[0].led_count_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.797    genblk2[0].led_count_reg[0][12]_i_1_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.911 r  genblk2[0].led_count_reg[0][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.911    genblk2[0].led_count_reg[0][16]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  genblk2[0].led_count_reg[0][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    genblk2[0].led_count_reg[0][20]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.248 r  genblk2[0].led_count_reg[0][24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.248    genblk2[0].led_count_reg[0][24]_i_1_n_7
    SLICE_X86Y115        FDRE                                         r  genblk2[0].led_count_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[0] rise edge)
                                                     25.000    25.000 r  
    R3                                                0.000    25.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.906    25.906 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.826    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    27.918 r  rxclk_0_BUFG_inst/O
                         net (fo=26, routed)          1.593    29.511    rxclk_0_BUFG
    SLICE_X86Y115        FDRE                                         r  genblk2[0].led_count_reg[0][24]/C
                         clock pessimism              0.247    29.757    
                         clock uncertainty           -0.035    29.722    
    SLICE_X86Y115        FDRE (Setup_fdre_C_D)        0.062    29.784    genblk2[0].led_count_reg[0][24]
  -------------------------------------------------------------------
                         required time                         29.784    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 22.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 genblk2[0].led_count_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[0]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[0].led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[0]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk_p[0] rise@0.000ns - synclk_p[0] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.332%)  route 0.192ns (57.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[0] rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     1.012    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.039 r  rxclk_0_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.637    rxclk_0_BUFG
    SLICE_X86Y115        FDRE                                         r  genblk2[0].led_count_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.141     1.778 r  genblk2[0].led_count_reg[0][24]/Q
                         net (fo=2, routed)           0.192     1.970    p_0_in
    SLICE_X87Y111        FDRE                                         r  genblk2[0].led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[0] rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.399     0.399 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.097    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.127 r  rxclk_0_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.000    rxclk_0_BUFG
    SLICE_X87Y111        FDRE                                         r  genblk2[0].led_reg[0]/C
                         clock pessimism             -0.344     1.655    
    SLICE_X87Y111        FDRE (Hold_fdre_C_D)         0.070     1.725    genblk2[0].led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk_p[0]
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  rxclk_0_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X86Y109  genblk2[0].led_count_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X86Y109  genblk2[0].led_count_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  synclk_p[1]
  To Clock:  synclk_p[1]

Setup :            0  Failing Endpoints,  Worst Slack       22.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.596ns  (required time - arrival time)
  Source:                 genblk2[1].led_count_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[1]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[1].led_count_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[1]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk_p[1] rise@25.000ns - synclk_p[1] rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 29.522 - 25.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[1] rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.979    rxclk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.076 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          1.719     4.795    rxclk_1_BUFG
    SLICE_X87Y101        FDRE                                         r  genblk2[1].led_count_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     5.251 r  genblk2[1].led_count_reg[1][1]/Q
                         net (fo=1, routed)           0.480     5.732    genblk2[1].led_count_reg_n_0_[1][1]
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.406 r  genblk2[1].led_count_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    genblk2[1].led_count_reg[1][0]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  genblk2[1].led_count_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.520    genblk2[1].led_count_reg[1][4]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  genblk2[1].led_count_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    genblk2[1].led_count_reg[1][8]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  genblk2[1].led_count_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    genblk2[1].led_count_reg[1][12]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  genblk2[1].led_count_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    genblk2[1].led_count_reg[1][16]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  genblk2[1].led_count_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    genblk2[1].led_count_reg[1][20]_i_1_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.199 r  genblk2[1].led_count_reg[1][24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.199    genblk2[1].led_count_reg[1][24]_i_1_n_7
    SLICE_X87Y107        FDRE                                         r  genblk2[1].led_count_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[1] rise edge)
                                                     25.000    25.000 r  
    T5                                                0.000    25.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.912    25.912 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.832    rxclk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    27.924 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          1.598    29.522    rxclk_1_BUFG
    SLICE_X87Y107        FDRE                                         r  genblk2[1].led_count_reg[1][24]/C
                         clock pessimism              0.247    29.768    
                         clock uncertainty           -0.035    29.733    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)        0.062    29.795    genblk2[1].led_count_reg[1][24]
  -------------------------------------------------------------------
                         required time                         29.795    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                 22.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 genblk2[1].led_count_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[1]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[1].led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[1]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk_p[1] rise@0.000ns - synclk_p[1] rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[1] rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     1.017    rxclk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.044 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.646    rxclk_1_BUFG
    SLICE_X87Y107        FDRE                                         r  genblk2[1].led_count_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141     1.787 r  genblk2[1].led_count_reg[1][24]/Q
                         net (fo=2, routed)           0.185     1.972    genblk2[1].led_count_reg[1][24]
    SLICE_X86Y107        FDRE                                         r  genblk2[1].led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[1] rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.103    rxclk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.133 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.007    rxclk_1_BUFG
    SLICE_X86Y107        FDRE                                         r  genblk2[1].led_reg[1]/C
                         clock pessimism             -0.347     1.659    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.070     1.729    genblk2[1].led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk_p[1]
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1  rxclk_1_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X87Y101  genblk2[1].led_count_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X87Y101  genblk2[1].led_count_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  synclk_p[2]
  To Clock:  synclk_p[2]

Setup :            0  Failing Endpoints,  Worst Slack       22.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.431ns  (required time - arrival time)
  Source:                 genblk2[2].led_count_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[2]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[2].led_count_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[2]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk_p[2] rise@25.000ns - synclk_p[2] rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.923ns (78.090%)  route 0.540ns (21.910%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 29.498 - 25.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[2] rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.954    rxclk_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.051 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          1.731     4.783    rxclk_2_BUFG
    SLICE_X86Y99         FDRE                                         r  genblk2[2].led_count_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.456     5.239 r  genblk2[2].led_count_reg[2][1]/Q
                         net (fo=1, routed)           0.539     5.777    genblk2[2].led_count_reg_n_0_[2][1]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.451 r  genblk2[2].led_count_reg[2][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.452    genblk2[2].led_count_reg[2][0]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  genblk2[2].led_count_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    genblk2[2].led_count_reg[2][4]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  genblk2[2].led_count_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.680    genblk2[2].led_count_reg[2][8]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  genblk2[2].led_count_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.794    genblk2[2].led_count_reg[2][12]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  genblk2[2].led_count_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    genblk2[2].led_count_reg[2][16]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  genblk2[2].led_count_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    genblk2[2].led_count_reg[2][20]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.245 r  genblk2[2].led_count_reg[2][24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.245    genblk2[2].led_count_reg[2][24]_i_1_n_7
    SLICE_X86Y105        FDRE                                         r  genblk2[2].led_count_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[2] rise edge)
                                                     25.000    25.000 r  
    N5                                                0.000    25.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.887    25.887 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.807    rxclk_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092    27.899 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          1.599    29.498    rxclk_2_BUFG
    SLICE_X86Y105        FDRE                                         r  genblk2[2].led_count_reg[2][24]/C
                         clock pessimism              0.152    29.650    
                         clock uncertainty           -0.035    29.615    
    SLICE_X86Y105        FDRE (Setup_fdre_C_D)        0.062    29.677    genblk2[2].led_count_reg[2][24]
  -------------------------------------------------------------------
                         required time                         29.677    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                 22.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 genblk2[2].led_count_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[2]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[2].led_count_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[2]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk_p[2] rise@0.000ns - synclk_p[2] rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[2] rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.349     0.349 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     0.993    rxclk_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.020 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          0.606     1.625    rxclk_2_BUFG
    SLICE_X86Y99         FDRE                                         r  genblk2[2].led_count_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  genblk2[2].led_count_reg[2][2]/Q
                         net (fo=1, routed)           0.121     1.888    genblk2[2].led_count_reg_n_0_[2][2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.048 r  genblk2[2].led_count_reg[2][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.048    genblk2[2].led_count_reg[2][0]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.102 r  genblk2[2].led_count_reg[2][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.102    genblk2[2].led_count_reg[2][4]_i_1_n_7
    SLICE_X86Y100        FDRE                                         r  genblk2[2].led_count_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[2] rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.078    rxclk_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.108 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          0.875     1.984    rxclk_2_BUFG
    SLICE_X86Y100        FDRE                                         r  genblk2[2].led_count_reg[2][4]/C
                         clock pessimism             -0.088     1.895    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105     2.000    genblk2[2].led_count_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk_p[2]
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2  rxclk_2_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X86Y99   genblk2[2].led_count_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X86Y99   genblk2[2].led_count_reg[2][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  synclk_p[3]
  To Clock:  synclk_p[3]

Setup :            0  Failing Endpoints,  Worst Slack       22.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.334ns  (required time - arrival time)
  Source:                 genblk2[3].led_count_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[3]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[3].led_count_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[3]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk_p[3] rise@25.000ns - synclk_p[3] rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.979ns (75.855%)  route 0.630ns (24.145%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 29.496 - 25.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[3] rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.951    rxclk_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.048 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          1.730     4.779    rxclk_3_BUFG
    SLICE_X88Y95         FDRE                                         r  genblk2[3].led_count_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.518     5.297 r  genblk2[3].led_count_reg[3][1]/Q
                         net (fo=1, routed)           0.629     5.926    genblk2[3].led_count_reg_n_0_[3][1]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.583 r  genblk2[3].led_count_reg[3][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.583    genblk2[3].led_count_reg[3][0]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.700 r  genblk2[3].led_count_reg[3][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    genblk2[3].led_count_reg[3][4]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.817 r  genblk2[3].led_count_reg[3][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    genblk2[3].led_count_reg[3][8]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  genblk2[3].led_count_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    genblk2[3].led_count_reg[3][12]_i_1_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  genblk2[3].led_count_reg[3][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.051    genblk2[3].led_count_reg[3][16]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  genblk2[3].led_count_reg[3][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    genblk2[3].led_count_reg[3][20]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.387 r  genblk2[3].led_count_reg[3][24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.387    genblk2[3].led_count_reg[3][24]_i_1_n_7
    SLICE_X88Y101        FDRE                                         r  genblk2[3].led_count_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[3] rise edge)
                                                     25.000    25.000 r  
    P4                                                0.000    25.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.884    25.884 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.804    rxclk_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    27.896 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          1.600    29.496    rxclk_3_BUFG
    SLICE_X88Y101        FDRE                                         r  genblk2[3].led_count_reg[3][24]/C
                         clock pessimism              0.152    29.648    
                         clock uncertainty           -0.035    29.612    
    SLICE_X88Y101        FDRE (Setup_fdre_C_D)        0.109    29.721    genblk2[3].led_count_reg[3][24]
  -------------------------------------------------------------------
                         required time                         29.721    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 22.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 genblk2[3].led_count_reg[3][18]/C
                            (rising edge-triggered cell FDRE clocked by synclk_p[3]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            genblk2[3].led_count_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by synclk_p[3]  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk_p[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk_p[3] rise@0.000ns - synclk_p[3] rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk_p[3] rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     0.990    rxclk_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.017 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          0.606     1.622    rxclk_3_BUFG
    SLICE_X88Y99         FDRE                                         r  genblk2[3].led_count_reg[3][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  genblk2[3].led_count_reg[3][18]/Q
                         net (fo=1, routed)           0.114     1.901    genblk2[3].led_count_reg_n_0_[3][18]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.057 r  genblk2[3].led_count_reg[3][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    genblk2[3].led_count_reg[3][16]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.110 r  genblk2[3].led_count_reg[3][20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.110    genblk2[3].led_count_reg[3][20]_i_1_n_7
    SLICE_X88Y100        FDRE                                         r  genblk2[3].led_count_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk_p[3] rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.075    rxclk_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.105 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          0.875     1.981    rxclk_3_BUFG
    SLICE_X88Y100        FDRE                                         r  genblk2[3].led_count_reg[3][20]/C
                         clock pessimism             -0.088     1.892    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     2.026    genblk2[3].led_count_reg[3][20]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk_p[3]
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3  rxclk_3_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X88Y95   genblk2[3].led_count_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X88Y95   genblk2[3].led_count_reg[3][0]/C



