# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"D:/FieryHammer/Не ярлыки/тесст прог/DZ.v" \
"../../../../project_1.srcs/sim_1/new/test1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
