benchmark,config,status,result,time_real,exit_code,time_cpu,memory
uart-38.base.cvc_p0.smt2,,ok,unsat,1.0,0,1.0,12.7
uart-38.base.cvc_p1.smt2,,ok,unsat,0.6,0,0.5,13.3
uart-38.base.cvc_p10.smt2,,ok,unsat,0.6,0,0.6,12.5
uart-38.base.cvc_p11.smt2,,ok,unsat,0.7,0,0.7,12.5
uart-38.base.cvc_p12.smt2,,ok,unsat,0.6,0,0.5,12.5
uart-38.base.cvc_p13.smt2,,ok,unsat,0.6,0,0.5,12.3
uart-38.base.cvc_p14.smt2,,ok,unsat,0.6,0,0.5,12.2
uart-38.base.cvc_p15.smt2,,ok,unsat,0.6,0,0.5,12.7
uart-38.base.cvc_p16.smt2,,ok,unsat,0.5,0,0.5,12.6
uart-38.base.cvc_p17.smt2,,ok,unsat,0.5,0,0.5,13.0
uart-38.base.cvc_p18.smt2,,ok,unsat,0.6,0,0.6,13.1
uart-38.base.cvc_p19.smt2,,ok,unsat,0.6,0,0.6,13.1
uart-38.base.cvc_p2.smt2,,ok,unsat,0.6,0,0.6,12.8
uart-38.base.cvc_p20.smt2,,ok,unsat,0.6,0,0.5,12.4
uart-38.base.cvc_p21.smt2,,ok,unsat,0.5,0,0.5,12.7
uart-38.base.cvc_p22.smt2,,ok,unsat,0.6,0,0.6,13.3
uart-38.base.cvc_p23.smt2,,ok,unsat,0.6,0,0.6,12.4
uart-38.base.cvc_p24.smt2,,ok,unsat,0.6,0,0.5,13.1
uart-38.base.cvc_p25.smt2,,ok,unsat,0.6,0,0.6,12.4
uart-38.base.cvc_p26.smt2,,ok,unsat,0.5,0,0.5,12.5
uart-38.base.cvc_p27.smt2,,ok,unsat,0.7,0,0.7,12.6
uart-38.base.cvc_p28.smt2,,ok,unsat,0.8,0,0.5,12.1
uart-38.base.cvc_p29.smt2,,ok,unsat,0.6,0,0.6,12.5
uart-38.base.cvc_p3.smt2,,ok,unsat,0.5,0,0.5,12.2
uart-38.base.cvc_p30.smt2,,ok,unsat,0.5,0,0.5,12.6
uart-38.base.cvc_p31.smt2,,ok,unsat,0.6,0,0.5,12.8
uart-38.base.cvc_p32.smt2,,ok,unsat,74.8,0,74.8,63.5
uart-38.base.cvc_p33.smt2,,ok,unsat,59.8,0,59.7,60.7
uart-38.base.cvc_p34.smt2,,ok,unsat,134.4,0,134.4,65.7
uart-38.base.cvc_p35.smt2,,ok,unsat,136.1,0,136.1,65.8
uart-38.base.cvc_p36.smt2,,ok,unsat,79.5,0,79.4,62.7
uart-38.base.cvc_p37.smt2,,ok,unsat,77.2,0,76.9,61.4
uart-38.base.cvc_p38.smt2,,ok,unsat,1.6,0,1.5,39.2
uart-38.base.cvc_p39.smt2,,ok,unsat,1.5,0,1.4,38.1
uart-38.base.cvc_p4.smt2,,ok,unsat,0.6,0,0.5,12.8
uart-38.base.cvc_p40.smt2,,ok,unsat,70.2,0,70.2,62.1
uart-38.base.cvc_p41.smt2,,ok,unsat,57.2,0,57.2,59.9
uart-38.base.cvc_p42.smt2,,ok,unsat,1.5,0,1.5,38.3
uart-38.base.cvc_p43.smt2,,ok,unsat,1.4,0,1.4,38.3
uart-38.base.cvc_p44.smt2,,ok,unsat,93.1,0,93.0,62.8
uart-38.base.cvc_p45.smt2,,ok,unsat,91.5,0,91.5,63.5
uart-38.base.cvc_p46.smt2,,ok,unsat,1.5,0,1.5,38.2
uart-38.base.cvc_p47.smt2,,ok,unsat,1.5,0,1.5,38.2
uart-38.base.cvc_p48.smt2,,ok,unsat,75.9,0,75.9,63.6
uart-38.base.cvc_p49.smt2,,ok,unsat,1.5,0,1.4,37.4
uart-38.base.cvc_p5.smt2,,ok,unsat,0.5,0,0.5,12.4
uart-38.base.cvc_p50.smt2,,ok,unsat,483.6,0,483.6,75.9
uart-38.base.cvc_p51.smt2,,ok,unsat,1.5,0,1.4,37.8
uart-38.base.cvc_p52.smt2,,ok,unsat,92.5,0,92.5,65.7
uart-38.base.cvc_p53.smt2,,ok,unsat,1.4,0,1.4,37.3
uart-38.base.cvc_p54.smt2,,ok,unsat,1.6,0,1.6,38.8
uart-38.base.cvc_p55.smt2,,ok,unsat,1.4,0,1.4,37.6
uart-38.base.cvc_p56.smt2,,ok,unsat,75.4,0,75.3,63.4
uart-38.base.cvc_p57.smt2,,ok,unsat,1.4,0,1.4,37.2
uart-38.base.cvc_p58.smt2,,ok,unsat,1.5,0,1.5,38.3
uart-38.base.cvc_p59.smt2,,ok,unsat,1.5,0,1.5,37.4
uart-38.base.cvc_p6.smt2,,ok,unsat,0.6,0,0.5,13.1
uart-38.base.cvc_p60.smt2,,ok,unsat,421.1,0,420.9,73.5
uart-38.base.cvc_p61.smt2,,ok,unsat,1.5,0,1.5,37.1
uart-38.base.cvc_p62.smt2,,ok,unsat,1.5,0,1.4,38.2
uart-38.base.cvc_p63.smt2,,ok,unsat,1.4,0,1.4,38.1
uart-38.base.cvc_p7.smt2,,ok,unsat,0.6,0,0.5,12.7
uart-38.base.cvc_p8.smt2,,ok,unsat,0.5,0,0.5,12.7
uart-38.base.cvc_p9.smt2,,ok,unsat,0.6,0,0.6,12.7
