// Seed: 3329408516
module module_0;
  always id_1 = id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input  supply0 id_3
);
  id_5 :
  assert property (@(posedge id_3 or 1'b0 or negedge id_5) 1 + 1) $display;
  assign id_2 = "" / id_3;
  module_0();
  wor id_6;
  assign id_6 = id_5();
  wire id_7;
  wire id_8, id_9 = id_9, id_10;
  id_11(
      .id_0((1)), .id_1(1)
  );
  wire id_12;
endmodule
