v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=Single Pin Driver
T 55900 40700 5 14 1 1 0 1 1
file=pin_driver.sch
T 63700 40700 5 14 1 1 0 4 1
page=5
T 64700 40700 5 14 1 1 0 4 1
pageof=5
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 56700 54800 1 180 1 BSS83P-1.sym
{
T 57500 54400 5 10 1 1 0 0 1
refdes=Q7
T 56800 53500 5 10 0 0 180 6 1
symversion=1.0
T 56800 53300 5 10 0 0 180 6 1
device=TRANSISTOR
T 56800 53100 5 10 0 0 180 6 1
footprint=SOT23
T 57500 54200 5 10 1 1 0 0 1
value=BSS83P
}
N 57200 46900 57200 53800 4
C 57400 45200 1 0 1 GND-1.sym
N 57200 45600 57200 45900 4
N 57200 55400 57200 54800 4
N 55400 52100 55400 50100 4
N 57200 47900 55400 47900 4
N 56700 54500 53600 54500 4
{
T 56600 54550 5 8 1 1 0 6 1
netname=G_VPP
}
N 53600 49900 49500 49900 4
{
T 49600 49950 5 8 1 1 0 0 1
netname=CTRL_1
}
N 56700 46200 53600 46200 4
{
T 56600 46250 5 8 1 1 0 6 1
netname=G_GND
}
N 53600 54500 53600 54400 4
C 55700 55100 1 180 1 res-1.sym
{
T 55900 54400 5 10 0 0 180 6 1
symversion=1.1
T 55900 54200 5 10 0 0 180 6 1
device=RESISTOR
T 55900 54000 5 10 0 0 180 6 1
footprint=0402
T 55900 55350 5 10 1 1 0 0 1
refdes=R5
T 55900 55150 5 10 1 1 0 0 1
value=22k
}
N 57200 55000 56700 55000 4
N 55400 55000 55400 54500 4
N 53600 46200 53600 47400 4
N 53600 48600 49500 48600 4
{
T 49600 48650 5 8 1 1 0 0 1
netname=CTRL_0
}
N 52700 53900 50600 53900 4
{
T 52600 53950 5 8 1 1 0 6 1
netname=CTRL_VPP
}
N 52200 47900 52200 49900 4
N 51400 52900 51400 53900 4
N 50600 52800 50600 53900 4
N 51400 49900 51400 51900 4
N 50600 52000 50600 48600 4
C 51500 52900 1 90 1 res-1.sym
{
T 50800 52700 5 10 0 0 270 2 1
symversion=1.1
T 50600 52700 5 10 0 0 270 2 1
device=RESISTOR
T 50400 52700 5 10 0 0 270 2 1
footprint=0402
T 51050 52100 5 10 1 1 90 0 1
refdes=R1
T 51250 52100 5 10 1 1 90 0 1
value=47k
}
C 55700 45700 1 180 1 res-1.sym
{
T 55900 45000 5 10 0 0 180 6 1
symversion=1.1
T 55900 44800 5 10 0 0 180 6 1
device=RESISTOR
T 55900 44600 5 10 0 0 180 6 1
footprint=0402
T 55900 45950 5 10 1 1 0 0 1
refdes=R2
T 55900 45750 5 10 1 1 0 0 1
value=22k
}
N 56700 45600 57200 45600 4
N 55400 45600 55400 46200 4
N 53600 48400 53600 48600 4
N 55400 47900 55400 48100 4
N 53600 48800 54900 48800 4
{
T 54800 48850 5 8 1 1 0 6 1
netname=G_VCC
}
N 52200 47900 52700 47900 4
N 52700 49300 52700 48600 4
N 53600 49800 53600 49900 4
C 54800 47400 1 270 1 res-1.sym
{
T 55500 47600 5 10 0 0 90 2 1
symversion=1.1
T 55700 47600 5 10 0 0 90 2 1
device=RESISTOR
T 55900 47600 5 10 0 0 90 2 1
footprint=0402
T 54550 47600 5 10 1 1 90 0 1
refdes=R3
T 54750 47600 5 10 1 1 90 0 1
value=47k
}
C 55100 47000 1 0 1 GND-1.sym
N 54900 48400 54900 49400 4
N 53600 51700 53600 51900 4
N 58500 47900 57200 47900 4
N 55400 51900 53600 51900 4
C 55800 50600 1 180 1 res-1.sym
{
T 56000 49900 5 10 0 0 180 6 1
symversion=1.1
T 56000 49700 5 10 0 0 180 6 1
device=RESISTOR
T 56000 49500 5 10 0 0 180 6 1
footprint=0603
T 56000 50850 5 10 1 1 0 0 1
refdes=R4
T 56000 50650 5 10 1 1 0 0 1
value=22k
}
N 57200 50500 56800 50500 4
N 55800 50500 53600 50500 4
N 53600 50500 53600 50700 4
N 52700 51200 49500 51200 4
{
T 49600 51250 5 8 1 1 0 0 1
netname=CTRL_PU#
}
C 53800 53000 1 0 1 GND-1.sym
C 54900 49100 1 0 0 BSS214N-1.sym
{
T 55700 49600 5 10 1 1 0 0 1
refdes=Q6
T 55000 50400 5 10 0 0 0 0 1
symversion=1.0
T 55000 50600 5 10 0 0 0 0 1
device=TRANSISTOR
T 55000 50800 5 10 0 0 0 0 1
footprint=SOT23
T 55700 49400 5 10 1 1 0 0 1
value=BSS214N
}
C 54900 49100 1 180 1 BSS214N-1.sym
{
T 55700 48600 5 10 1 1 0 0 1
refdes=Q5
T 55000 47800 5 10 0 0 0 2 1
symversion=1.0
T 55000 47600 5 10 0 0 0 2 1
device=TRANSISTOR
T 55000 47400 5 10 0 0 0 2 1
footprint=SOT23
T 55700 48400 5 10 1 1 0 0 1
value=BSS214N
}
C 52700 48400 1 180 1 PDTA114EU-1.sym
{
T 53800 47500 5 10 1 1 90 0 1
refdes=Q1
T 52800 47100 5 10 0 0 180 6 1
symversion=1.0
T 52800 46900 5 10 0 0 180 6 1
device=TRANSISTOR
T 52800 46700 5 10 0 0 180 6 1
footprint=SOT323
T 54000 47500 5 10 1 1 90 0 1
value=PDTA114EU
}
C 52700 49800 1 180 1 PDTA114EU-1.sym
{
T 53800 48900 5 10 1 1 90 0 1
refdes=Q2
T 52800 48500 5 10 0 0 180 6 1
symversion=1.0
T 52800 48300 5 10 0 0 180 6 1
device=TRANSISTOR
T 52800 48100 5 10 0 0 180 6 1
footprint=SOT323
T 54000 48900 5 10 1 1 90 0 1
value=PDTA114EU
}
N 55400 45600 55700 45600 4
N 55400 55000 55700 55000 4
C 56700 45900 1 0 0 BSS316N-1.sym
{
T 57500 46400 5 10 1 1 0 0 1
refdes=Q4
T 56800 47200 5 10 0 0 0 0 1
symversion=1.0
T 56800 47400 5 10 0 0 0 0 1
device=TRANSISTOR
T 56800 47600 5 10 0 0 0 0 1
footprint=SOT23
T 57500 46200 5 10 1 1 0 0 1
value=BSS316N
}
C 58500 47700 1 0 0 io-1.sym
{
T 58500 49300 5 10 0 0 0 0 1
symversion=1.0
T 58500 49100 5 10 0 0 0 0 1
value=IO
T 59400 47900 5 10 1 1 0 1 1
refdes=MEM_PIN
T 58500 49500 5 10 0 0 0 0 1
device=none
}
T 56300 51100 9 12 1 0 0 3 1
PULL-UP
C 49500 51000 1 0 1 in-1.sym
{
T 49500 52600 5 10 0 0 0 6 1
symversion=1.0
T 49500 52800 5 10 0 0 0 6 1
device=none
T 49500 52400 5 10 0 0 0 6 1
value=INPUT
T 48600 51200 5 10 1 1 0 7 1
refdes=CTRL2
}
C 49500 49700 1 0 1 in-1.sym
{
T 49500 51300 5 10 0 0 0 6 1
symversion=1.0
T 49500 51500 5 10 0 0 0 6 1
device=none
T 49500 51100 5 10 0 0 0 6 1
value=INPUT
T 48600 49900 5 10 1 1 0 7 1
refdes=CTRL1
}
C 49500 48400 1 0 1 in-1.sym
{
T 49500 50000 5 10 0 0 0 6 1
symversion=1.0
T 49500 50200 5 10 0 0 0 6 1
device=none
T 49500 49800 5 10 0 0 0 6 1
value=INPUT
T 48600 48600 5 10 1 1 0 7 1
refdes=CTRL0
}
C 50400 52800 1 270 0 RB521S30-1.sym
{
T 50200 52000 5 10 1 1 90 0 1
refdes=D1
T 51400 52800 5 10 0 0 270 0 1
symversion=1.0
T 51600 52800 5 10 0 0 270 0 1
device=DIODE
T 51800 52800 5 10 0 0 270 0 1
footprint=SOD523
T 50400 52000 5 10 1 1 90 0 1
value=RB521S30
}
T 45700 49300 9 12 1 0 0 1 5
CONTROL[1:0]:
00: I/O
01: GND
10: VCC
11: VPP
C 52700 53400 1 0 0 BCR48PN-npn.sym
{
T 53700 54000 5 10 1 1 0 0 1
refdes=Q3
T 52800 54700 5 10 0 0 0 0 1
symversion=1.0
T 52800 54900 5 10 0 0 0 0 1
device=TRANSISTOR
T 52800 55100 5 10 0 0 0 0 1
footprint=SC70_6
T 53700 53800 5 10 1 1 0 0 1
value=BCR48PN
}
C 52700 51700 1 180 1 BCR48PN-pnp.sym
{
T 53700 51300 5 10 1 1 0 0 1
refdes=Q3
T 52800 50400 5 10 0 0 180 6 1
symversion=1.0
T 52800 50200 5 10 0 0 180 6 1
device=TRANSISTOR
T 52800 50000 5 10 0 0 180 6 1
footprint=SC70_6
T 53700 51100 5 10 1 1 0 0 1
value=BCR48PN
}
T 45700 51200 9 12 1 0 0 1 3
CONTROL[2]:
0: PULL-UP
1: WITHOUT PULL-UP
C 57000 55400 1 0 0 MEM_VPP-1.sym
C 55200 52100 1 0 0 MEM_VCC-1.sym
