module LP(CLOCK_50, UART_RXD, UART_TXD, LEDG);

input                  CLOCK_50, UART_RXD;
output                           UART_TXD;
output                          [7:0]LEDG;
wire                              RX_BUSY;
wire                   [7:0]RX_DATA, SOUT;
reg [7:0]      LEDG, TX_DATA, DATA, NLOUT;
reg                CEN=0, ACT=0, TX_START;
wire [7:0]                            Add;
wire                                   Of;

RX                   uut1(CLOCK_50, UART_RXD, RX_DATA, RX_BUSY);
NLProc              uut2(CLOCK_50, CEN, RX_DATA, Add, SOUT, Of);
TX         uut3(CLOCK_50, TX_START, TX_BUSY, TX_DATA, UART_TXD);

always @(RX_BUSY)
begin
if(RX_BUSY==0)
begin
CEN<=1;
LEDG<=RX_DATA;
end
else
begin
LEDG<=0;
CEN<=0;
end
end

always @(posedge CLOCK_50)
begin
if((ACT==0) &&(TX_BUSY==0))
begin
 TX_DATA<=SOUT;
 TX_START<=1;
 ACT<=1;
 end

else
begin
TX_START<=0;
ACT<=0;
end
end

endmodule
