

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s'
================================================================
* Date:           Sun May 25 15:18:13 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        7| 10.000 ns | 35.000 ns |    2|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                               |                                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0  |        3|        3| 15.000 ns | 15.000 ns |    3|    3|   none   |
        |call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176        |shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s             |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_9 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_2_V_read)"   --->   Operation 10 'read' 'in_elem_data_2_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_9 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_1_V_read)"   --->   Operation 11 'read' 'in_elem_data_1_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_8 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_0_V_read)"   --->   Operation 12 'read' 'in_elem_data_0_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i4* @kernel_data_V_2_3, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 13 'load' 'kernel_data_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i4* @kernel_data_V_2_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 14 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i4* @kernel_data_V_2_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 15 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i4* @kernel_data_V_2_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 16 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i4* @kernel_data_V_2_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 17 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i4* @kernel_data_V_2_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 18 'load' 'kernel_data_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i4* @kernel_data_V_2_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 19 'load' 'kernel_data_V_2_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i4* @kernel_data_V_2_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 20 'load' 'kernel_data_V_2_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i4* @kernel_data_V_2_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 21 'load' 'kernel_data_V_2_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i4* @kernel_data_V_2_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 22 'load' 'kernel_data_V_2_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i4* @kernel_data_V_2_16, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 23 'load' 'kernel_data_V_2_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i4* @kernel_data_V_2_17, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 24 'load' 'kernel_data_V_2_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i4* @kernel_data_V_2_21, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 25 'load' 'kernel_data_V_2_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i4* @kernel_data_V_2_22, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 26 'load' 'kernel_data_V_2_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i4* @kernel_data_V_2_23, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 27 'load' 'kernel_data_V_2_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i4* @kernel_data_V_2_24, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 28 'load' 'kernel_data_V_2_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i4* @kernel_data_V_2_25, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 29 'load' 'kernel_data_V_2_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i4* @kernel_data_V_2_26, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 30 'load' 'kernel_data_V_2_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.24ns)   --->   "%call_ret = call fastcc { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } @"shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 3u>, config2>"(i4 %in_elem_data_0_V_read_8, i4 %in_elem_data_1_V_read_9, i4 %in_elem_data_2_V_read_9, i4 %kernel_data_V_2_3_load, i4 %kernel_data_V_2_4_load, i4 %kernel_data_V_2_5_load, i4 %kernel_data_V_2_6_load, i4 %kernel_data_V_2_7_load, i4 %kernel_data_V_2_8_load, i4 %kernel_data_V_2_12_load, i4 %kernel_data_V_2_13_load, i4 %kernel_data_V_2_14_load, i4 %kernel_data_V_2_15_load, i4 %kernel_data_V_2_16_load, i4 %kernel_data_V_2_17_load, i4 %kernel_data_V_2_21_load, i4 %kernel_data_V_2_22_load, i4 %kernel_data_V_2_23_load, i4 %kernel_data_V_2_24_load, i4 %kernel_data_V_2_25_load, i4 %kernel_data_V_2_26_load)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 31 'call' 'call_ret' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 32 'extractvalue' 'kernel_data_V_2_20_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 33 'extractvalue' 'kernel_data_V_2_19_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 34 'extractvalue' 'kernel_data_V_2_18_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 35 'extractvalue' 'kernel_data_V_2_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 36 'extractvalue' 'kernel_data_V_2_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 37 'extractvalue' 'kernel_data_V_2_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 38 'extractvalue' 'kernel_data_V_2_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 39 'extractvalue' 'kernel_data_V_2_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 40 'extractvalue' 'kernel_data_V_2_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 9" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 41 'extractvalue' 'kernel_data_V_2_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_3_ret, i4* @kernel_data_V_2_3, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 10" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 43 'extractvalue' 'kernel_data_V_2_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_4_ret, i4* @kernel_data_V_2_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 11" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 45 'extractvalue' 'kernel_data_V_2_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_5_ret, i4* @kernel_data_V_2_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 12" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 47 'extractvalue' 'kernel_data_V_2_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_6_ret, i4* @kernel_data_V_2_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 13" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 49 'extractvalue' 'kernel_data_V_2_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_7_ret, i4* @kernel_data_V_2_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 14" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 51 'extractvalue' 'kernel_data_V_2_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_8_ret, i4* @kernel_data_V_2_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 15" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 53 'extractvalue' 'kernel_data_V_2_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_12_ret, i4* @kernel_data_V_2_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 16" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 55 'extractvalue' 'kernel_data_V_2_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_13_ret, i4* @kernel_data_V_2_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 17" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 57 'extractvalue' 'kernel_data_V_2_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_14_ret, i4* @kernel_data_V_2_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 18" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 59 'extractvalue' 'kernel_data_V_2_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_15_ret, i4* @kernel_data_V_2_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 19" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 61 'extractvalue' 'kernel_data_V_2_16_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_16_ret, i4* @kernel_data_V_2_16, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 20" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 63 'extractvalue' 'kernel_data_V_2_17_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_17_ret, i4* @kernel_data_V_2_17, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 21" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 65 'extractvalue' 'kernel_data_V_2_21_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_21_ret, i4* @kernel_data_V_2_21, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 22" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 67 'extractvalue' 'kernel_data_V_2_22_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_22_ret, i4* @kernel_data_V_2_22, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 23" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 69 'extractvalue' 'kernel_data_V_2_23_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_23_ret, i4* @kernel_data_V_2_23, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 24" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 71 'extractvalue' 'kernel_data_V_2_24_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_24_ret, i4* @kernel_data_V_2_24, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 25" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 73 'extractvalue' 'kernel_data_V_2_25_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_25_ret, i4* @kernel_data_V_2_25, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 26" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 75 'extractvalue' 'kernel_data_V_2_26_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_26_ret, i4* @kernel_data_V_2_26, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sX_7_load = load i32* @sX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 77 'load' 'sX_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln284 = icmp eq i32 %sX_7_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 78 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sY_7_load = load i32* @sY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 79 'load' 'sY_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (2.47ns)   --->   "%icmp_ln284_4 = icmp eq i32 %sY_7_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 80 'icmp' 'icmp_ln284_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%pY_7_load = load i32* @pY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 81 'load' 'pY_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_7_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 82 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln284_5 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 83 'icmp' 'icmp_ln284_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%pX_7_load = load i32* @pX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 84 'load' 'pX_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_7_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 85 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln284_6 = icmp sgt i31 %tmp_2, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 86 'icmp' 'icmp_ln284_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%and_ln284 = and i1 %icmp_ln284, %icmp_ln284_4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 87 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%and_ln284_3 = and i1 %icmp_ln284_5, %icmp_ln284_6" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 88 'and' 'and_ln284_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_4 = and i1 %and_ln284_3, %and_ln284" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 89 'and' 'and_ln284_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %and_ln284_4, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 91 [2/2] (3.51ns)   --->   "%call_ret5 = call fastcc { i4, i4, i4, i4 } @"dense_resource_rf_leq_nin<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0"(i4 %kernel_data_V_2_0_ret, i4 %kernel_data_V_2_1_ret, i4 %kernel_data_V_2_2_ret, i4 %kernel_data_V_2_3_ret, i4 %kernel_data_V_2_4_ret, i4 %kernel_data_V_2_5_ret, i4 %kernel_data_V_2_6_ret, i4 %kernel_data_V_2_7_ret, i4 %kernel_data_V_2_8_ret, i4 %kernel_data_V_2_9_ret, i4 %kernel_data_V_2_10_ret, i4 %kernel_data_V_2_11_ret, i4 %kernel_data_V_2_12_ret, i4 %kernel_data_V_2_13_ret, i4 %kernel_data_V_2_14_ret, i4 %kernel_data_V_2_15_ret, i4 %kernel_data_V_2_16_ret, i4 %kernel_data_V_2_17_ret, i4 %kernel_data_V_2_18_ret, i4 %kernel_data_V_2_19_ret, i4 %kernel_data_V_2_20_ret, i4 %kernel_data_V_2_21_ret, i4 %kernel_data_V_2_22_ret, i4 %kernel_data_V_2_23_ret, i4 %kernel_data_V_2_24_ret, i4 %kernel_data_V_2_25_ret, i4 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 91 'call' 'call_ret5' <Predicate = true> <Delay = 3.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 92 [1/2] (3.31ns)   --->   "%call_ret5 = call fastcc { i4, i4, i4, i4 } @"dense_resource_rf_leq_nin<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0"(i4 %kernel_data_V_2_0_ret, i4 %kernel_data_V_2_1_ret, i4 %kernel_data_V_2_2_ret, i4 %kernel_data_V_2_3_ret, i4 %kernel_data_V_2_4_ret, i4 %kernel_data_V_2_5_ret, i4 %kernel_data_V_2_6_ret, i4 %kernel_data_V_2_7_ret, i4 %kernel_data_V_2_8_ret, i4 %kernel_data_V_2_9_ret, i4 %kernel_data_V_2_10_ret, i4 %kernel_data_V_2_11_ret, i4 %kernel_data_V_2_12_ret, i4 %kernel_data_V_2_13_ret, i4 %kernel_data_V_2_14_ret, i4 %kernel_data_V_2_15_ret, i4 %kernel_data_V_2_16_ret, i4 %kernel_data_V_2_17_ret, i4 %kernel_data_V_2_18_ret, i4 %kernel_data_V_2_19_ret, i4 %kernel_data_V_2_20_ret, i4 %kernel_data_V_2_21_ret, i4 %kernel_data_V_2_22_ret, i4 %kernel_data_V_2_23_ret, i4 %kernel_data_V_2_24_ret, i4 %kernel_data_V_2_25_ret, i4 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 92 'call' 'call_ret5' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i4, i4, i4, i4 } %call_ret5, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 93 'extractvalue' 'res_out_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i4, i4, i4, i4 } %call_ret5, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 94 'extractvalue' 'res_out_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i4, i4, i4, i4 } %call_ret5, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 95 'extractvalue' 'res_out_2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i4, i4, i4, i4 } %call_ret5, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 96 'extractvalue' 'res_out_3_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 97 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_stream_V_data_0_V, i4* %res_stream_V_data_1_V, i4* %res_stream_V_data_2_V, i4* %res_stream_V_data_3_V, i4 %res_out_0_V, i4 %res_out_1_V, i4 %res_out_2_V, i4 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 97 'write' <Predicate = (and_ln284_4)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 98 'br' <Predicate = (and_ln284_4)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %pX_7_load, 65" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 99 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln316 = add nsw i32 %pX_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 101 'add' 'add_ln316' <Predicate = (!icmp_ln303)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.76ns)   --->   "store i32 %add_ln316, i32* @pX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 102 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln318 = add i32 %sX_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 103 'add' 'add_ln318' <Predicate = (!icmp_ln303 & !icmp_ln284)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.69ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 2, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 104 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 105 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 106 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 106 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln307 = icmp eq i32 %pY_7_load, 65" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 107 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln307, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 108 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln311 = add nsw i32 %pY_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 109 'add' 'add_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.76ns)   --->   "store i32 %add_ln311, i32* @pY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 110 'store' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %sY_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 111 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307 & !icmp_ln284_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.69ns)   --->   "%select_ln313 = select i1 %icmp_ln284_4, i32 2, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 112 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 113 'store' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 114 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 114 'br' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 115 [1/1] (1.76ns)   --->   "store i32 %select_ln318, i32* @sX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 115 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 116 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 117 'br' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln313, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 118 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 119 'store' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 120 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 121 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_2_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
in_elem_data_2_V_read_9 (read         ) [ 000000]
in_elem_data_1_V_read_9 (read         ) [ 000000]
in_elem_data_0_V_read_8 (read         ) [ 000000]
kernel_data_V_2_3_load  (load         ) [ 000000]
kernel_data_V_2_4_load  (load         ) [ 000000]
kernel_data_V_2_5_load  (load         ) [ 000000]
kernel_data_V_2_6_load  (load         ) [ 000000]
kernel_data_V_2_7_load  (load         ) [ 000000]
kernel_data_V_2_8_load  (load         ) [ 000000]
kernel_data_V_2_12_load (load         ) [ 000000]
kernel_data_V_2_13_load (load         ) [ 000000]
kernel_data_V_2_14_load (load         ) [ 000000]
kernel_data_V_2_15_load (load         ) [ 000000]
kernel_data_V_2_16_load (load         ) [ 000000]
kernel_data_V_2_17_load (load         ) [ 000000]
kernel_data_V_2_21_load (load         ) [ 000000]
kernel_data_V_2_22_load (load         ) [ 000000]
kernel_data_V_2_23_load (load         ) [ 000000]
kernel_data_V_2_24_load (load         ) [ 000000]
kernel_data_V_2_25_load (load         ) [ 000000]
kernel_data_V_2_26_load (load         ) [ 000000]
call_ret                (call         ) [ 000000]
kernel_data_V_2_20_ret  (extractvalue ) [ 001100]
kernel_data_V_2_19_ret  (extractvalue ) [ 001100]
kernel_data_V_2_18_ret  (extractvalue ) [ 001100]
kernel_data_V_2_11_ret  (extractvalue ) [ 001100]
kernel_data_V_2_10_ret  (extractvalue ) [ 001100]
kernel_data_V_2_9_ret   (extractvalue ) [ 001100]
kernel_data_V_2_2_ret   (extractvalue ) [ 001100]
kernel_data_V_2_1_ret   (extractvalue ) [ 001100]
kernel_data_V_2_0_ret   (extractvalue ) [ 001100]
kernel_data_V_2_3_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_4_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_5_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_6_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_7_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_8_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_12_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_13_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_14_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_15_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_16_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_17_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_21_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_22_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_23_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_24_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_25_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_26_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
sX_7_load               (load         ) [ 001110]
icmp_ln284              (icmp         ) [ 001110]
sY_7_load               (load         ) [ 001110]
icmp_ln284_4            (icmp         ) [ 001110]
pY_7_load               (load         ) [ 001110]
tmp                     (partselect   ) [ 000000]
icmp_ln284_5            (icmp         ) [ 000000]
pX_7_load               (load         ) [ 001110]
tmp_2                   (partselect   ) [ 000000]
icmp_ln284_6            (icmp         ) [ 000000]
and_ln284               (and          ) [ 000000]
and_ln284_3             (and          ) [ 000000]
and_ln284_4             (and          ) [ 011110]
br_ln284                (br           ) [ 000000]
call_ret5               (call         ) [ 000000]
res_out_0_V             (extractvalue ) [ 000010]
res_out_1_V             (extractvalue ) [ 000010]
res_out_2_V             (extractvalue ) [ 000010]
res_out_3_V             (extractvalue ) [ 000010]
write_ln299             (write        ) [ 000000]
br_ln300                (br           ) [ 000000]
icmp_ln303              (icmp         ) [ 000011]
br_ln303                (br           ) [ 000000]
add_ln316               (add          ) [ 000000]
store_ln316             (store        ) [ 000000]
add_ln318               (add          ) [ 000000]
select_ln318            (select       ) [ 000001]
store_ln305             (store        ) [ 000000]
store_ln306             (store        ) [ 000000]
icmp_ln307              (icmp         ) [ 000011]
br_ln307                (br           ) [ 000000]
add_ln311               (add          ) [ 000000]
store_ln311             (store        ) [ 000000]
add_ln313               (add          ) [ 000000]
select_ln313            (select       ) [ 000011]
store_ln308             (store        ) [ 000000]
br_ln310                (br           ) [ 000011]
store_ln318             (store        ) [ 000000]
br_ln0                  (br           ) [ 000000]
br_ln0                  (br           ) [ 000000]
storemerge              (phi          ) [ 000001]
store_ln309             (store        ) [ 000000]
br_ln315                (br           ) [ 000000]
ret_ln320               (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_2_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_2_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_2_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_2_21">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_2_22">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_2_23">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_2_24">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_2_25">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_2_26">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_26"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="line_buffer_Array_V_2_1_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_Array_V_2_1_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_V_2_1_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sX_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sY_7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pY_7">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pX_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 3u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_leq_nin<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="in_elem_data_2_V_read_9_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_elem_data_1_V_read_9_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_elem_data_0_V_read_8_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_8/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln299_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="0" index="4" bw="4" slack="0"/>
<pin id="124" dir="0" index="5" bw="4" slack="1"/>
<pin id="125" dir="0" index="6" bw="4" slack="1"/>
<pin id="126" dir="0" index="7" bw="4" slack="1"/>
<pin id="127" dir="0" index="8" bw="4" slack="1"/>
<pin id="128" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="storemerge_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="storemerge_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="1"/>
<pin id="148" dir="0" index="2" bw="4" slack="1"/>
<pin id="149" dir="0" index="3" bw="4" slack="1"/>
<pin id="150" dir="0" index="4" bw="4" slack="1"/>
<pin id="151" dir="0" index="5" bw="4" slack="1"/>
<pin id="152" dir="0" index="6" bw="4" slack="1"/>
<pin id="153" dir="0" index="7" bw="4" slack="1"/>
<pin id="154" dir="0" index="8" bw="4" slack="1"/>
<pin id="155" dir="0" index="9" bw="4" slack="1"/>
<pin id="156" dir="0" index="10" bw="4" slack="1"/>
<pin id="157" dir="0" index="11" bw="4" slack="1"/>
<pin id="158" dir="0" index="12" bw="4" slack="1"/>
<pin id="159" dir="0" index="13" bw="4" slack="1"/>
<pin id="160" dir="0" index="14" bw="4" slack="1"/>
<pin id="161" dir="0" index="15" bw="4" slack="1"/>
<pin id="162" dir="0" index="16" bw="4" slack="1"/>
<pin id="163" dir="0" index="17" bw="4" slack="1"/>
<pin id="164" dir="0" index="18" bw="4" slack="1"/>
<pin id="165" dir="0" index="19" bw="4" slack="1"/>
<pin id="166" dir="0" index="20" bw="4" slack="1"/>
<pin id="167" dir="0" index="21" bw="4" slack="1"/>
<pin id="168" dir="0" index="22" bw="4" slack="1"/>
<pin id="169" dir="0" index="23" bw="4" slack="1"/>
<pin id="170" dir="0" index="24" bw="4" slack="1"/>
<pin id="171" dir="0" index="25" bw="4" slack="1"/>
<pin id="172" dir="0" index="26" bw="4" slack="1"/>
<pin id="173" dir="0" index="27" bw="4" slack="1"/>
<pin id="174" dir="1" index="28" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="108" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="0" index="4" bw="4" slack="0"/>
<pin id="182" dir="0" index="5" bw="4" slack="0"/>
<pin id="183" dir="0" index="6" bw="4" slack="0"/>
<pin id="184" dir="0" index="7" bw="4" slack="0"/>
<pin id="185" dir="0" index="8" bw="4" slack="0"/>
<pin id="186" dir="0" index="9" bw="4" slack="0"/>
<pin id="187" dir="0" index="10" bw="4" slack="0"/>
<pin id="188" dir="0" index="11" bw="4" slack="0"/>
<pin id="189" dir="0" index="12" bw="4" slack="0"/>
<pin id="190" dir="0" index="13" bw="4" slack="0"/>
<pin id="191" dir="0" index="14" bw="4" slack="0"/>
<pin id="192" dir="0" index="15" bw="4" slack="0"/>
<pin id="193" dir="0" index="16" bw="4" slack="0"/>
<pin id="194" dir="0" index="17" bw="4" slack="0"/>
<pin id="195" dir="0" index="18" bw="4" slack="0"/>
<pin id="196" dir="0" index="19" bw="4" slack="0"/>
<pin id="197" dir="0" index="20" bw="4" slack="0"/>
<pin id="198" dir="0" index="21" bw="4" slack="0"/>
<pin id="199" dir="0" index="22" bw="4" slack="0"/>
<pin id="200" dir="0" index="23" bw="4" slack="0"/>
<pin id="201" dir="0" index="24" bw="4" slack="0"/>
<pin id="202" dir="0" index="25" bw="4" slack="0"/>
<pin id="203" dir="0" index="26" bw="4" slack="0"/>
<pin id="204" dir="0" index="27" bw="4" slack="0"/>
<pin id="205" dir="1" index="28" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="kernel_data_V_2_3_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_3_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="kernel_data_V_2_4_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="kernel_data_V_2_5_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="kernel_data_V_2_6_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="kernel_data_V_2_7_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="kernel_data_V_2_8_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_8_load/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernel_data_V_2_12_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_12_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="kernel_data_V_2_13_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_13_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="kernel_data_V_2_14_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_14_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="kernel_data_V_2_15_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_15_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="kernel_data_V_2_16_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_16_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="kernel_data_V_2_17_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_17_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="kernel_data_V_2_21_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_21_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="kernel_data_V_2_22_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_22_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="kernel_data_V_2_23_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_23_load/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="kernel_data_V_2_24_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_24_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="kernel_data_V_2_25_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_25_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="kernel_data_V_2_26_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_26_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="kernel_data_V_2_20_ret_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="108" slack="0"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_20_ret/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="kernel_data_V_2_19_ret_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="108" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_19_ret/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="kernel_data_V_2_18_ret_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="108" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_18_ret/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="kernel_data_V_2_11_ret_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="108" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_11_ret/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="kernel_data_V_2_10_ret_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="108" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_10_ret/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="kernel_data_V_2_9_ret_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="108" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_9_ret/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="kernel_data_V_2_2_ret_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="108" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_2_ret/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="kernel_data_V_2_1_ret_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="108" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_1_ret/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="kernel_data_V_2_0_ret_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="108" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_0_ret/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="kernel_data_V_2_3_ret_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="108" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_3_ret/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln281_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="kernel_data_V_2_4_ret_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="108" slack="0"/>
<pin id="354" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_4_ret/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln281_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="kernel_data_V_2_5_ret_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="108" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_5_ret/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln281_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="kernel_data_V_2_6_ret_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="108" slack="0"/>
<pin id="374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_6_ret/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln281_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="kernel_data_V_2_7_ret_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="108" slack="0"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_7_ret/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln281_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="kernel_data_V_2_8_ret_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="108" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_8_ret/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln281_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="kernel_data_V_2_12_ret_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="108" slack="0"/>
<pin id="404" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_12_ret/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln281_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="kernel_data_V_2_13_ret_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="108" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_13_ret/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln281_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="kernel_data_V_2_14_ret_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="108" slack="0"/>
<pin id="424" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_14_ret/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln281_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="kernel_data_V_2_15_ret_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="108" slack="0"/>
<pin id="434" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_15_ret/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln281_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="kernel_data_V_2_16_ret_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="108" slack="0"/>
<pin id="444" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_16_ret/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln281_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="kernel_data_V_2_17_ret_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="108" slack="0"/>
<pin id="454" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_17_ret/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln281_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="kernel_data_V_2_21_ret_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="108" slack="0"/>
<pin id="464" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_21_ret/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln281_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="kernel_data_V_2_22_ret_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="108" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_22_ret/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln281_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="kernel_data_V_2_23_ret_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="108" slack="0"/>
<pin id="484" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_23_ret/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln281_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="kernel_data_V_2_24_ret_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="108" slack="0"/>
<pin id="494" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_24_ret/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln281_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="kernel_data_V_2_25_ret_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="108" slack="0"/>
<pin id="504" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_25_ret/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln281_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="kernel_data_V_2_26_ret_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="108" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_26_ret/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln281_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="4" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sX_7_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_7_load/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln284_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sY_7_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_7_load/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln284_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_4/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="pY_7_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_7_load/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln284_5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_5/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="pX_7_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_7_load/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="31" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln284_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="31" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_6/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln284_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="and_ln284_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_3/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="and_ln284_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_4/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="res_out_0_V_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_0_V/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="res_out_1_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1_V/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="res_out_2_V_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2_V/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="res_out_3_V_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3_V/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln303_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="3"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln316_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="3"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln316/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln316_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln318_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="3"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln318_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="3"/>
<pin id="639" dir="0" index="1" bw="3" slack="0"/>
<pin id="640" dir="0" index="2" bw="32" slack="0"/>
<pin id="641" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln305_store_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln306_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln307_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="3"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln311_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="3"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln311_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln313_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="3"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln313_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="3"/>
<pin id="679" dir="0" index="1" bw="3" slack="0"/>
<pin id="680" dir="0" index="2" bw="32" slack="0"/>
<pin id="681" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln308_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln318_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln309_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/5 "/>
</bind>
</comp>

<comp id="701" class="1005" name="kernel_data_V_2_20_ret_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="1"/>
<pin id="703" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_20_ret "/>
</bind>
</comp>

<comp id="706" class="1005" name="kernel_data_V_2_19_ret_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="1"/>
<pin id="708" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_19_ret "/>
</bind>
</comp>

<comp id="711" class="1005" name="kernel_data_V_2_18_ret_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="1"/>
<pin id="713" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_18_ret "/>
</bind>
</comp>

<comp id="716" class="1005" name="kernel_data_V_2_11_ret_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="1"/>
<pin id="718" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_11_ret "/>
</bind>
</comp>

<comp id="721" class="1005" name="kernel_data_V_2_10_ret_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="1"/>
<pin id="723" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_10_ret "/>
</bind>
</comp>

<comp id="726" class="1005" name="kernel_data_V_2_9_ret_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_9_ret "/>
</bind>
</comp>

<comp id="731" class="1005" name="kernel_data_V_2_2_ret_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="1"/>
<pin id="733" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_2_ret "/>
</bind>
</comp>

<comp id="736" class="1005" name="kernel_data_V_2_1_ret_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="1"/>
<pin id="738" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_1_ret "/>
</bind>
</comp>

<comp id="741" class="1005" name="kernel_data_V_2_0_ret_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="1"/>
<pin id="743" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_0_ret "/>
</bind>
</comp>

<comp id="746" class="1005" name="kernel_data_V_2_3_ret_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="1"/>
<pin id="748" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_3_ret "/>
</bind>
</comp>

<comp id="751" class="1005" name="kernel_data_V_2_4_ret_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_4_ret "/>
</bind>
</comp>

<comp id="756" class="1005" name="kernel_data_V_2_5_ret_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_5_ret "/>
</bind>
</comp>

<comp id="761" class="1005" name="kernel_data_V_2_6_ret_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="1"/>
<pin id="763" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_6_ret "/>
</bind>
</comp>

<comp id="766" class="1005" name="kernel_data_V_2_7_ret_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="1"/>
<pin id="768" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_7_ret "/>
</bind>
</comp>

<comp id="771" class="1005" name="kernel_data_V_2_8_ret_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="1"/>
<pin id="773" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_8_ret "/>
</bind>
</comp>

<comp id="776" class="1005" name="kernel_data_V_2_12_ret_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="1"/>
<pin id="778" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_12_ret "/>
</bind>
</comp>

<comp id="781" class="1005" name="kernel_data_V_2_13_ret_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_13_ret "/>
</bind>
</comp>

<comp id="786" class="1005" name="kernel_data_V_2_14_ret_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="1"/>
<pin id="788" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_14_ret "/>
</bind>
</comp>

<comp id="791" class="1005" name="kernel_data_V_2_15_ret_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="1"/>
<pin id="793" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_15_ret "/>
</bind>
</comp>

<comp id="796" class="1005" name="kernel_data_V_2_16_ret_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="1"/>
<pin id="798" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_16_ret "/>
</bind>
</comp>

<comp id="801" class="1005" name="kernel_data_V_2_17_ret_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="1"/>
<pin id="803" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_17_ret "/>
</bind>
</comp>

<comp id="806" class="1005" name="kernel_data_V_2_21_ret_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_21_ret "/>
</bind>
</comp>

<comp id="811" class="1005" name="kernel_data_V_2_22_ret_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_22_ret "/>
</bind>
</comp>

<comp id="816" class="1005" name="kernel_data_V_2_23_ret_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="1"/>
<pin id="818" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_23_ret "/>
</bind>
</comp>

<comp id="821" class="1005" name="kernel_data_V_2_24_ret_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="4" slack="1"/>
<pin id="823" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_24_ret "/>
</bind>
</comp>

<comp id="826" class="1005" name="kernel_data_V_2_25_ret_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="1"/>
<pin id="828" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_25_ret "/>
</bind>
</comp>

<comp id="831" class="1005" name="kernel_data_V_2_26_ret_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_26_ret "/>
</bind>
</comp>

<comp id="836" class="1005" name="sX_7_load_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="3"/>
<pin id="838" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sX_7_load "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln284_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="3"/>
<pin id="843" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="846" class="1005" name="sY_7_load_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="3"/>
<pin id="848" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sY_7_load "/>
</bind>
</comp>

<comp id="851" class="1005" name="icmp_ln284_4_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="3"/>
<pin id="853" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln284_4 "/>
</bind>
</comp>

<comp id="856" class="1005" name="pY_7_load_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="3"/>
<pin id="858" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pY_7_load "/>
</bind>
</comp>

<comp id="862" class="1005" name="pX_7_load_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="3"/>
<pin id="864" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pX_7_load "/>
</bind>
</comp>

<comp id="868" class="1005" name="and_ln284_4_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="3"/>
<pin id="870" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_4 "/>
</bind>
</comp>

<comp id="872" class="1005" name="res_out_0_V_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="1"/>
<pin id="874" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_0_V "/>
</bind>
</comp>

<comp id="877" class="1005" name="res_out_1_V_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="1"/>
<pin id="879" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_1_V "/>
</bind>
</comp>

<comp id="882" class="1005" name="res_out_2_V_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="4" slack="1"/>
<pin id="884" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_2_V "/>
</bind>
</comp>

<comp id="887" class="1005" name="res_out_3_V_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="1"/>
<pin id="889" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_3_V "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln303_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="896" class="1005" name="select_ln318_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln318 "/>
</bind>
</comp>

<comp id="901" class="1005" name="icmp_ln307_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln307 "/>
</bind>
</comp>

<comp id="905" class="1005" name="select_ln313_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln313 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="82" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="82" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="82" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="129"><net_src comp="96" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="175"><net_src comp="94" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="206"><net_src comp="84" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="207"><net_src comp="112" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="208"><net_src comp="106" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="209"><net_src comp="100" pin="2"/><net_sink comp="176" pin=3"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="176" pin=22"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="176" pin=23"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="176" pin=24"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="176" pin=25"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="176" pin=26"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="176" pin=27"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="176" pin=5"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="176" pin=6"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="176" pin=7"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="176" pin=8"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="176" pin=9"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="176" pin=10"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="176" pin=11"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="176" pin=12"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="176" pin=13"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="176" pin=14"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="176" pin=15"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="176" pin=16"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="176" pin=17"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="176" pin=18"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="176" pin=19"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="176" pin=20"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="176" pin=21"/></net>

<net id="309"><net_src comp="176" pin="28"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="176" pin="28"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="176" pin="28"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="176" pin="28"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="176" pin="28"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="176" pin="28"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="176" pin="28"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="176" pin="28"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="176" pin="28"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="176" pin="28"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="176" pin="28"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="176" pin="28"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="176" pin="28"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="176" pin="28"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="176" pin="28"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="24" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="176" pin="28"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="26" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="176" pin="28"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="176" pin="28"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="176" pin="28"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="32" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="176" pin="28"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="34" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="176" pin="28"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="176" pin="28"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="176" pin="28"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="40" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="176" pin="28"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="42" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="176" pin="28"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="44" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="176" pin="28"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="46" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="176" pin="28"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="48" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="62" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="66" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="90" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="560"><net_src comp="546" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="92" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="68" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="86" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="90" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="580"><net_src comp="566" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="92" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="526" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="536" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="556" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="576" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="582" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="145" pin="28"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="145" pin="28"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="145" pin="28"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="145" pin="28"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="98" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="88" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="68" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="88" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="78" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="74" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="68" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="74" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="62" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="98" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="88" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="66" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="88" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="78" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="683"><net_src comp="672" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="74" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="66" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="62" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="138" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="64" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="306" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="145" pin=21"/></net>

<net id="709"><net_src comp="310" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="145" pin=20"/></net>

<net id="714"><net_src comp="314" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="145" pin=19"/></net>

<net id="719"><net_src comp="318" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="145" pin=12"/></net>

<net id="724"><net_src comp="322" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="145" pin=11"/></net>

<net id="729"><net_src comp="326" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="145" pin=10"/></net>

<net id="734"><net_src comp="330" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="739"><net_src comp="334" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="744"><net_src comp="338" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="749"><net_src comp="342" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="754"><net_src comp="352" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="145" pin=5"/></net>

<net id="759"><net_src comp="362" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="145" pin=6"/></net>

<net id="764"><net_src comp="372" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="769"><net_src comp="382" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="145" pin=8"/></net>

<net id="774"><net_src comp="392" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="145" pin=9"/></net>

<net id="779"><net_src comp="402" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="145" pin=13"/></net>

<net id="784"><net_src comp="412" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="145" pin=14"/></net>

<net id="789"><net_src comp="422" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="145" pin=15"/></net>

<net id="794"><net_src comp="432" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="145" pin=16"/></net>

<net id="799"><net_src comp="442" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="145" pin=17"/></net>

<net id="804"><net_src comp="452" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="145" pin=18"/></net>

<net id="809"><net_src comp="462" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="145" pin=22"/></net>

<net id="814"><net_src comp="472" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="145" pin=23"/></net>

<net id="819"><net_src comp="482" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="145" pin=24"/></net>

<net id="824"><net_src comp="492" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="145" pin=25"/></net>

<net id="829"><net_src comp="502" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="145" pin=26"/></net>

<net id="834"><net_src comp="512" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="145" pin=27"/></net>

<net id="839"><net_src comp="522" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="844"><net_src comp="526" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="849"><net_src comp="532" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="854"><net_src comp="536" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="859"><net_src comp="542" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="865"><net_src comp="562" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="871"><net_src comp="594" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="600" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="880"><net_src comp="604" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="118" pin=6"/></net>

<net id="885"><net_src comp="608" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="118" pin=7"/></net>

<net id="890"><net_src comp="612" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="895"><net_src comp="616" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="637" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="904"><net_src comp="656" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="677" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {4 }
	Port: res_stream_V_data_1_V | {4 }
	Port: res_stream_V_data_2_V | {4 }
	Port: res_stream_V_data_3_V | {4 }
	Port: kernel_data_V_2_3 | {1 }
	Port: kernel_data_V_2_4 | {1 }
	Port: kernel_data_V_2_5 | {1 }
	Port: kernel_data_V_2_6 | {1 }
	Port: kernel_data_V_2_7 | {1 }
	Port: kernel_data_V_2_8 | {1 }
	Port: kernel_data_V_2_12 | {1 }
	Port: kernel_data_V_2_13 | {1 }
	Port: kernel_data_V_2_14 | {1 }
	Port: kernel_data_V_2_15 | {1 }
	Port: kernel_data_V_2_16 | {1 }
	Port: kernel_data_V_2_17 | {1 }
	Port: kernel_data_V_2_21 | {1 }
	Port: kernel_data_V_2_22 | {1 }
	Port: kernel_data_V_2_23 | {1 }
	Port: kernel_data_V_2_24 | {1 }
	Port: kernel_data_V_2_25 | {1 }
	Port: kernel_data_V_2_26 | {1 }
	Port: line_buffer_Array_V_2_0_0 | {1 }
	Port: line_buffer_Array_V_2_1_0 | {1 }
	Port: line_buffer_Array_V_2_0_1 | {1 }
	Port: line_buffer_Array_V_2_1_1 | {1 }
	Port: line_buffer_Array_V_2_0_2 | {1 }
	Port: line_buffer_Array_V_2_1_2 | {1 }
	Port: sX_7 | {4 5 }
	Port: sY_7 | {5 }
	Port: pY_7 | {4 }
	Port: pX_7 | {4 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : in_elem_data_0_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : in_elem_data_1_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : in_elem_data_2_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_6 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_8 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_12 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_13 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_14 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_15 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_16 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_17 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_21 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_22 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_23 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_24 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_25 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : kernel_data_V_2_26 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : line_buffer_Array_V_2_0_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : line_buffer_Array_V_2_1_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : line_buffer_Array_V_2_0_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : line_buffer_Array_V_2_1_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : line_buffer_Array_V_2_0_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : line_buffer_Array_V_2_1_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : sX_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : sY_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : pY_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config2> : pX_7 | {1 }
  - Chain level:
	State 1
		call_ret : 1
		kernel_data_V_2_20_ret : 2
		kernel_data_V_2_19_ret : 2
		kernel_data_V_2_18_ret : 2
		kernel_data_V_2_11_ret : 2
		kernel_data_V_2_10_ret : 2
		kernel_data_V_2_9_ret : 2
		kernel_data_V_2_2_ret : 2
		kernel_data_V_2_1_ret : 2
		kernel_data_V_2_0_ret : 2
		kernel_data_V_2_3_ret : 2
		store_ln281 : 3
		kernel_data_V_2_4_ret : 2
		store_ln281 : 3
		kernel_data_V_2_5_ret : 2
		store_ln281 : 3
		kernel_data_V_2_6_ret : 2
		store_ln281 : 3
		kernel_data_V_2_7_ret : 2
		store_ln281 : 3
		kernel_data_V_2_8_ret : 2
		store_ln281 : 3
		kernel_data_V_2_12_ret : 2
		store_ln281 : 3
		kernel_data_V_2_13_ret : 2
		store_ln281 : 3
		kernel_data_V_2_14_ret : 2
		store_ln281 : 3
		kernel_data_V_2_15_ret : 2
		store_ln281 : 3
		kernel_data_V_2_16_ret : 2
		store_ln281 : 3
		kernel_data_V_2_17_ret : 2
		store_ln281 : 3
		kernel_data_V_2_21_ret : 2
		store_ln281 : 3
		kernel_data_V_2_22_ret : 2
		store_ln281 : 3
		kernel_data_V_2_23_ret : 2
		store_ln281 : 3
		kernel_data_V_2_24_ret : 2
		store_ln281 : 3
		kernel_data_V_2_25_ret : 2
		store_ln281 : 3
		kernel_data_V_2_26_ret : 2
		store_ln281 : 3
		icmp_ln284 : 1
		icmp_ln284_4 : 1
		tmp : 1
		icmp_ln284_5 : 2
		tmp_2 : 1
		icmp_ln284_6 : 2
		and_ln284 : 2
		and_ln284_3 : 3
		and_ln284_4 : 3
		br_ln284 : 3
	State 2
	State 3
		res_out_0_V : 1
		res_out_1_V : 1
		res_out_2_V : 1
		res_out_3_V : 1
	State 4
		br_ln303 : 1
		store_ln316 : 1
		select_ln318 : 1
		br_ln307 : 1
		store_ln311 : 1
		select_ln313 : 1
	State 5
		storemerge : 1
		store_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|
| Operation|                                Functional Unit                                |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   call   | grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145 |   259   |   1100  |
|          |    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                                add_ln316_fu_621                               |    0    |    39   |
|    add   |                                add_ln318_fu_632                               |    0    |    39   |
|          |                                add_ln311_fu_661                               |    0    |    39   |
|          |                                add_ln313_fu_672                               |    0    |    39   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                               icmp_ln284_fu_526                               |    0    |    18   |
|          |                              icmp_ln284_4_fu_536                              |    0    |    18   |
|   icmp   |                              icmp_ln284_5_fu_556                              |    0    |    18   |
|          |                              icmp_ln284_6_fu_576                              |    0    |    18   |
|          |                               icmp_ln303_fu_616                               |    0    |    18   |
|          |                               icmp_ln307_fu_656                               |    0    |    18   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|  select  |                              select_ln318_fu_637                              |    0    |    32   |
|          |                              select_ln313_fu_677                              |    0    |    32   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                                and_ln284_fu_582                               |    0    |    2    |
|    and   |                               and_ln284_3_fu_588                              |    0    |    2    |
|          |                               and_ln284_4_fu_594                              |    0    |    2    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                      in_elem_data_2_V_read_9_read_fu_100                      |    0    |    0    |
|   read   |                      in_elem_data_1_V_read_9_read_fu_106                      |    0    |    0    |
|          |                      in_elem_data_0_V_read_8_read_fu_112                      |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   write  |                            write_ln299_write_fu_118                           |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                         kernel_data_V_2_20_ret_fu_306                         |    0    |    0    |
|          |                         kernel_data_V_2_19_ret_fu_310                         |    0    |    0    |
|          |                         kernel_data_V_2_18_ret_fu_314                         |    0    |    0    |
|          |                         kernel_data_V_2_11_ret_fu_318                         |    0    |    0    |
|          |                         kernel_data_V_2_10_ret_fu_322                         |    0    |    0    |
|          |                          kernel_data_V_2_9_ret_fu_326                         |    0    |    0    |
|          |                          kernel_data_V_2_2_ret_fu_330                         |    0    |    0    |
|          |                          kernel_data_V_2_1_ret_fu_334                         |    0    |    0    |
|          |                          kernel_data_V_2_0_ret_fu_338                         |    0    |    0    |
|          |                          kernel_data_V_2_3_ret_fu_342                         |    0    |    0    |
|          |                          kernel_data_V_2_4_ret_fu_352                         |    0    |    0    |
|          |                          kernel_data_V_2_5_ret_fu_362                         |    0    |    0    |
|          |                          kernel_data_V_2_6_ret_fu_372                         |    0    |    0    |
|          |                          kernel_data_V_2_7_ret_fu_382                         |    0    |    0    |
|          |                          kernel_data_V_2_8_ret_fu_392                         |    0    |    0    |
|extractvalue|                         kernel_data_V_2_12_ret_fu_402                         |    0    |    0    |
|          |                         kernel_data_V_2_13_ret_fu_412                         |    0    |    0    |
|          |                         kernel_data_V_2_14_ret_fu_422                         |    0    |    0    |
|          |                         kernel_data_V_2_15_ret_fu_432                         |    0    |    0    |
|          |                         kernel_data_V_2_16_ret_fu_442                         |    0    |    0    |
|          |                         kernel_data_V_2_17_ret_fu_452                         |    0    |    0    |
|          |                         kernel_data_V_2_21_ret_fu_462                         |    0    |    0    |
|          |                         kernel_data_V_2_22_ret_fu_472                         |    0    |    0    |
|          |                         kernel_data_V_2_23_ret_fu_482                         |    0    |    0    |
|          |                         kernel_data_V_2_24_ret_fu_492                         |    0    |    0    |
|          |                         kernel_data_V_2_25_ret_fu_502                         |    0    |    0    |
|          |                         kernel_data_V_2_26_ret_fu_512                         |    0    |    0    |
|          |                               res_out_0_V_fu_600                              |    0    |    0    |
|          |                               res_out_1_V_fu_604                              |    0    |    0    |
|          |                               res_out_2_V_fu_608                              |    0    |    0    |
|          |                               res_out_3_V_fu_612                              |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|partselect|                                   tmp_fu_546                                  |    0    |    0    |
|          |                                  tmp_2_fu_566                                 |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                               |   259   |   1434  |
|----------|-------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      and_ln284_4_reg_868     |    1   |
|     icmp_ln284_4_reg_851     |    1   |
|      icmp_ln284_reg_841      |    1   |
|      icmp_ln303_reg_892      |    1   |
|      icmp_ln307_reg_901      |    1   |
| kernel_data_V_2_0_ret_reg_741|    4   |
|kernel_data_V_2_10_ret_reg_721|    4   |
|kernel_data_V_2_11_ret_reg_716|    4   |
|kernel_data_V_2_12_ret_reg_776|    4   |
|kernel_data_V_2_13_ret_reg_781|    4   |
|kernel_data_V_2_14_ret_reg_786|    4   |
|kernel_data_V_2_15_ret_reg_791|    4   |
|kernel_data_V_2_16_ret_reg_796|    4   |
|kernel_data_V_2_17_ret_reg_801|    4   |
|kernel_data_V_2_18_ret_reg_711|    4   |
|kernel_data_V_2_19_ret_reg_706|    4   |
| kernel_data_V_2_1_ret_reg_736|    4   |
|kernel_data_V_2_20_ret_reg_701|    4   |
|kernel_data_V_2_21_ret_reg_806|    4   |
|kernel_data_V_2_22_ret_reg_811|    4   |
|kernel_data_V_2_23_ret_reg_816|    4   |
|kernel_data_V_2_24_ret_reg_821|    4   |
|kernel_data_V_2_25_ret_reg_826|    4   |
|kernel_data_V_2_26_ret_reg_831|    4   |
| kernel_data_V_2_2_ret_reg_731|    4   |
| kernel_data_V_2_3_ret_reg_746|    4   |
| kernel_data_V_2_4_ret_reg_751|    4   |
| kernel_data_V_2_5_ret_reg_756|    4   |
| kernel_data_V_2_6_ret_reg_761|    4   |
| kernel_data_V_2_7_ret_reg_766|    4   |
| kernel_data_V_2_8_ret_reg_771|    4   |
| kernel_data_V_2_9_ret_reg_726|    4   |
|       pX_7_load_reg_862      |   32   |
|       pY_7_load_reg_856      |   32   |
|      res_out_0_V_reg_872     |    4   |
|      res_out_1_V_reg_877     |    4   |
|      res_out_2_V_reg_882     |    4   |
|      res_out_3_V_reg_887     |    4   |
|       sX_7_load_reg_836      |   32   |
|       sY_7_load_reg_846      |   32   |
|     select_ln313_reg_905     |   32   |
|     select_ln318_reg_896     |   32   |
|      storemerge_reg_134      |   32   |
+------------------------------+--------+
|             Total            |   353  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   259  |  1434  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   353  |    -   |
+-----------+--------+--------+
|   Total   |   612  |  1434  |
+-----------+--------+--------+
