==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 374.262 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.391 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.768 seconds; current allocated memory: 387.203 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.159 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.774 seconds; current allocated memory: 360.156 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.244 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.448 seconds; current allocated memory: 381.203 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.813 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.946 seconds; current allocated memory: 345.613 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.34 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.622 seconds; current allocated memory: 383.117 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.981 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.42 seconds; current allocated memory: 398.641 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.767 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.068 seconds; current allocated memory: 370.605 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.476 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.517 seconds; current allocated memory: 385.750 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.93 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.951 seconds; current allocated memory: 399.055 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.465 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.597 seconds; current allocated memory: 377.715 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.996 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 409.488 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.086 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.364 seconds; current allocated memory: 398.082 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.776 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 360.289 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.203 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 753.066 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<int [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::stream_buf(int)' into 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:24:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_acquire()' into 'hls::stream_of_blocks<int [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_acquire()' into 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_release()' into 'hls::stream_of_blocks<int [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_release()' into 'hls::write_lock<int [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_acquire()' into 'hls::stream_of_blocks<int [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_acquire()' into 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_release()' into 'hls::stream_of_blocks<int [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_release()' into 'hls::read_lock<int [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:38:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:32:0)
ERROR: [HLS 214-256] in function 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)': Unsupported aggregate pragma/directive on variable 'count_blocks' as the bit-width after aggregation (8192) is larger than 4096 (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.744 seconds; current allocated memory: 378.426 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.371 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 738.586 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'outL'; did you mean 'out'? (byte_count_stream/src/byte_count_stream.cpp:36:33)
INFO: [HLS 207-4436] 'out' declared here (byte_count_stream/src/byte_count_stream.cpp:34:91)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.382 seconds; current allocated memory: 398.355 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.725 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 759.570 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.935 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<int [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::stream_buf(int)' into 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_acquire()' into 'hls::stream_of_blocks<int [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_acquire()' into 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_release()' into 'hls::stream_of_blocks<int [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_release()' into 'hls::write_lock<int [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:52:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:38:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_acquire()' into 'hls::stream_of_blocks<int [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_acquire()' into 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_release()' into 'hls::stream_of_blocks<int [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_release()' into 'hls::read_lock<int [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:78:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:82:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:42:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
ERROR: [HLS 214-256] in function 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)': Unsupported aggregate pragma/directive on variable 'count_blocks' as the bit-width after aggregation (8192) is larger than 4096 (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.385 seconds; current allocated memory: 377.812 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.029 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 713.891 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'threshold' (byte_count_stream/src/byte_count_stream.cpp:20:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<result_t>' (aka 'stream<int>') to 'hls::stream<count_t> &' (aka 'stream<unsigned char> &') for 2nd argument (byte_count_stream/src/byte_count_stream.hpp:53:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.55 seconds; current allocated memory: 422.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.948 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.412 seconds; current allocated memory: 355.949 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.947 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 761.109 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'threshold' (byte_count_stream/src/byte_count_stream.cpp:20:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<result_t>' (aka 'stream<int>') to 'hls::stream<count_t> &' (aka 'stream<unsigned char> &') for 2nd argument (byte_count_stream/src/byte_count_stream.hpp:53:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.652 seconds; current allocated memory: 376.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.122 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 726.602 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.262 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:52:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:38:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:78:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:82:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:42:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.363 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (byte_count_stream/src/byte_count_stream.cpp:79) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (byte_count_stream/src/byte_count_stream.cpp:72) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:51:9) to (byte_count_stream/src/byte_count_stream.cpp:50:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:73:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:57) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [38]  (0 ns)
	'or' operation ('or_ln57', byte_count_stream/src/byte_count_stream.cpp:57) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [44]  (0 ns)
	'select' operation ('select_ln54_1', byte_count_stream/src/byte_count_stream.cpp:54) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln50', byte_count_stream/src/byte_count_stream.cpp:50) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_81_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 24.113 seconds; current allocated memory: 406.422 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.609 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 788.855 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.314 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:38:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:78:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.499 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (byte_count_stream/src/byte_count_stream.cpp:68) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:69:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:53:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:59:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_1_1_write_ln54', byte_count_stream/src/byte_count_stream.cpp:54) of variable 'out_load', byte_count_stream/src/byte_count_stream.cpp:54 on local variable 'count' and 'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:53) on local variable 'count'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (8.059ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('byte', byte_count_stream/src/byte_count_stream.cpp:48) on array 'in_r' [29]  (3.25 ns)
	'store' operation ('prev_1_write_ln46', byte_count_stream/src/byte_count_stream.cpp:46) of variable 'byte', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'prev' [47]  (1.59 ns)
	blocking operation 3.22 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/out_r_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_77_1' pipeline 'VITIS_LOOP_77_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_77_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce_U0_U(accelerator_start_for_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 19.111 seconds; current allocated memory: 358.125 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.6 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '2'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 21.702 seconds; current allocated memory: 364.152 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.499 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.402 seconds; current allocated memory: 373.820 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.801 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.39 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.515 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:66:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_1_1_write_ln61', byte_count_stream/src/byte_count_stream.cpp:61) of variable 'out_load', byte_count_stream/src/byte_count_stream.cpp:61 on local variable 'count' and 'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (8.059ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('byte', byte_count_stream/src/byte_count_stream.cpp:55) on array 'in_r' [29]  (3.25 ns)
	'store' operation ('prev_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'byte', byte_count_stream/src/byte_count_stream.cpp:55 on local variable 'prev' [47]  (1.59 ns)
	blocking operation 3.22 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/out_r_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce_U0_U(accelerator_start_for_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 19.658 seconds; current allocated memory: 380.352 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.161 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 728.680 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'clear' (byte_count_stream/src/byte_count_stream.cpp:18:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.602 seconds; current allocated memory: 399.156 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.098 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 743.004 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'clear' (byte_count_stream/src/byte_count_stream.cpp:18:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.443 seconds; current allocated memory: 394.238 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.829 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 754.734 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.204 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' into 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' into 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' into 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' into 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:16)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<8, false>(ap_int_base<8, false> const&) const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:12)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_blocks' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.478 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-472] Inferring partial write operation for 'appearances' (byte_count_stream/src/byte_count_stream.cpp:45:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appearances' (byte_count_stream/src/byte_count_stream.cpp:60:22)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appearances' (byte_count_stream/src/byte_count_stream.cpp:38).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appearances' (byte_count_stream/src/byte_count_stream.cpp:38).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (8.059ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('byte.V', byte_count_stream/src/byte_count_stream.cpp:55) on array 'in_r' [26]  (3.25 ns)
	'getelementptr' operation ('appearances_addr_1', byte_count_stream/src/byte_count_stream.cpp:61) [35]  (0 ns)
	'load' operation ('appearances_load', byte_count_stream/src/byte_count_stream.cpp:61) on array 'appearances' [36]  (3.25 ns)
	blocking operation 1.55 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_address0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_ce0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_we0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_d0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_address1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_ce1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_we1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_d1' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_count_appearances_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
WARNING: [RTMG 210-274] Memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore' using auto ROMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce_U0_U(accelerator_start_for_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 24.216 seconds; current allocated memory: 382.477 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.589 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.041 seconds; current allocated memory: 379.773 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.391 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.024 seconds; current allocated memory: 743.824 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'complete' (byte_count_stream/src/byte_count_stream.cpp:42:27)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.48 seconds; current allocated memory: 391.945 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.076 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.398 seconds; current allocated memory: 388.059 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.842 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 761.664 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.579 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' into 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' into 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' into 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' into 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:4)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<8, false>(ap_int_base<8, false> const&) const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:79:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:88:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating bram variable 'input_blocks' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.321 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (byte_count_stream/src/byte_count_stream.cpp:80) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (byte_count_stream/src/byte_count_stream.cpp:73) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:52:9) to (byte_count_stream/src/byte_count_stream.cpp:51:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:74:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:58) on local variable 'count' [25]  (0 ns)
	'shl' operation ('shl_ln58_1', byte_count_stream/src/byte_count_stream.cpp:58) [38]  (0 ns)
	'or' operation ('or_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln59', byte_count_stream/src/byte_count_stream.cpp:59) [44]  (0 ns)
	'select' operation ('select_ln1065_1') [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln51', byte_count_stream/src/byte_count_stream.cpp:51) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [51]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_82_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 24.971 seconds; current allocated memory: 375.586 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 26.424 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 831.617 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.369 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' into 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' into 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' into 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' into 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:4)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<8, false>(ap_int_base<8, false> const&) const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating bram variable 'input_blocks' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.444 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (byte_count_stream/src/byte_count_stream.cpp:73) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:52:9) to (byte_count_stream/src/byte_count_stream.cpp:51:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:74:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:58) on local variable 'count' [25]  (0 ns)
	'shl' operation ('shl_ln58_1', byte_count_stream/src/byte_count_stream.cpp:58) [38]  (0 ns)
	'or' operation ('or_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln59', byte_count_stream/src/byte_count_stream.cpp:59) [44]  (0 ns)
	'select' operation ('select_ln1065_1') [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln51', byte_count_stream/src/byte_count_stream.cpp:51) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [51]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 23.576 seconds; current allocated memory: 304.664 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.264 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 683.609 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.385 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.283 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (byte_count_stream/src/byte_count_stream.cpp:73) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:52:9) to (byte_count_stream/src/byte_count_stream.cpp:51:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:74:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:58) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln58_1', byte_count_stream/src/byte_count_stream.cpp:58) [38]  (0 ns)
	'or' operation ('or_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln59', byte_count_stream/src/byte_count_stream.cpp:59) [44]  (0 ns)
	'select' operation ('select_ln55_1', byte_count_stream/src/byte_count_stream.cpp:55) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln51', byte_count_stream/src/byte_count_stream.cpp:51) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 23.4 seconds; current allocated memory: 453.348 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.91 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 702.801 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.31 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:8)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:94:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:89:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.024 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (byte_count_stream/src/byte_count_stream.cpp:86) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:77) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (byte_count_stream/src/byte_count_stream.cpp:48) in function 'count' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
WARNING: [HLS 200-880] The II Violation in module 'count' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'or' operation ('or_ln49', byte_count_stream/src/byte_count_stream.cpp:49) and 'add' operation ('add_ln49', byte_count_stream/src/byte_count_stream.cpp:49).
WARNING: [HLS 200-887] Cannot meet target clock period from 'shl' operation ('shl_ln49_1') to 'or' operation ('or_ln49') (combination delay: 9.408 ns) to honor II or Latency constraint in region 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_88_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.278 seconds; current allocated memory: 434.016 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.749 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 720.676 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.17 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.982 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln60_1', byte_count_stream/src/byte_count_stream.cpp:60) [38]  (0 ns)
	'or' operation ('or_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 23.169 seconds; current allocated memory: 416.293 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.649 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 698.832 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.172 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (7.532ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 22.999 seconds; current allocated memory: 437.383 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.582 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 750.434 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.906 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:62:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:50:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:94:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:89:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:45:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:38:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (byte_count_stream/src/byte_count_stream.cpp:17:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (byte_count_stream/src/byte_count_stream.cpp:86) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (byte_count_stream/src/byte_count_stream.cpp:32) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:77) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:56:9) to (byte_count_stream/src/byte_count_stream.cpp:55:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:62) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln62_1', byte_count_stream/src/byte_count_stream.cpp:62) [38]  (0 ns)
	'or' operation ('or_ln62', byte_count_stream/src/byte_count_stream.cpp:62) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln63', byte_count_stream/src/byte_count_stream.cpp:63) [44]  (0 ns)
	'select' operation ('select_ln59_1', byte_count_stream/src/byte_count_stream.cpp:59) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:52) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln55', byte_count_stream/src/byte_count_stream.cpp:55) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:52 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_88_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.824 seconds; current allocated memory: 386.520 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.248 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 750.922 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.847 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:62:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:50:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:94:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:89:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:45:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:38:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (byte_count_stream/src/byte_count_stream.cpp:17:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.835 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (byte_count_stream/src/byte_count_stream.cpp:86) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (byte_count_stream/src/byte_count_stream.cpp:32) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:77) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:56:9) to (byte_count_stream/src/byte_count_stream.cpp:55:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:62) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln62_1', byte_count_stream/src/byte_count_stream.cpp:62) [38]  (0 ns)
	'or' operation ('or_ln62', byte_count_stream/src/byte_count_stream.cpp:62) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln63', byte_count_stream/src/byte_count_stream.cpp:63) [44]  (0 ns)
	'select' operation ('select_ln59_1', byte_count_stream/src/byte_count_stream.cpp:59) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:52) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln55', byte_count_stream/src/byte_count_stream.cpp:55) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:52 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_88_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.401 seconds; current allocated memory: 386.465 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.921 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 776.602 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.735 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.187 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln60_1', byte_count_stream/src/byte_count_stream.cpp:60) [38]  (0 ns)
	'or' operation ('or_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 23.092 seconds; current allocated memory: 355.785 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.68 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 820.633 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.118 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.255 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln60_1', byte_count_stream/src/byte_count_stream.cpp:60) [38]  (0 ns)
	'or' operation ('or_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 23.925 seconds; current allocated memory: 316.832 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.459 seconds; peak allocated memory: 1.099 GB.
