Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Oct 25 13:10:25 2024
| Host         : simtool5-3 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (1398)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1398)
---------------------------------
 There are 1398 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.090        0.000                      0                 2803        0.035        0.000                      0                 2803        3.000        0.000                       0                  1404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
CLK100MHZ                             {0.000 5.000}      10.000          100.000         
  clk_100mhz_top_level_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_top_level_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin                           {0.000 5.000}      10.000          100.000         
  clk_100mhz_top_level_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_top_level_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_100mhz_top_level_clk_wiz_0_0          2.090        0.000                      0                 2803        0.109        0.000                      0                 2803        3.750        0.000                       0                  1400  
  clkfbout_top_level_clk_wiz_0_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_100mhz_top_level_clk_wiz_0_0_1        2.091        0.000                      0                 2803        0.109        0.000                      0                 2803        3.750        0.000                       0                  1400  
  clkfbout_top_level_clk_wiz_0_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100mhz_top_level_clk_wiz_0_0_1  clk_100mhz_top_level_clk_wiz_0_0          2.090        0.000                      0                 2803        0.035        0.000                      0                 2803  
clk_100mhz_top_level_clk_wiz_0_0    clk_100mhz_top_level_clk_wiz_0_0_1        2.090        0.000                      0                 2803        0.035        0.000                      0                 2803  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_top_level_clk_wiz_0_0
  To Clock:  clk_100mhz_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.038    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.667    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.038    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.667    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.588    -0.576    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X86Y125        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.331    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.856    -0.816    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.253    -0.563    
    SLICE_X88Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.448    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.559    -0.605    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.830    -0.843    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
    SLICE_X69Y112        FDRE (Hold_fdre_C_D)         0.075    -0.530    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   top_level_i/source_100mhz/system_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y115    top_level_i/axi_revision/inst/s_axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y115    top_level_i/axi_revision/inst/s_axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y115    top_level_i/axi_revision/inst/s_axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X79Y114    top_level_i/axi_revision/inst/s_axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y113    top_level_i/axi_revision/inst/s_axi_bvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y115    top_level_i/axi_revision/inst/s_axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y115    top_level_i/axi_revision/inst/s_axi_rdata_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y115    top_level_i/axi_revision/inst/s_axi_rdata_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_level_clk_wiz_0_0
  To Clock:  clkfbout_top_level_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   top_level_i/source_100mhz/system_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_top_level_clk_wiz_0_0_1
  To Clock:  clk_100mhz_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.671    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.671    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.039    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.039    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.316    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.588    -0.576    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X86Y125        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.331    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.856    -0.816    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.253    -0.563    
    SLICE_X88Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.448    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.559    -0.605    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.830    -0.843    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
    SLICE_X69Y112        FDRE (Hold_fdre_C_D)         0.075    -0.530    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   top_level_i/source_100mhz/system_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y115    top_level_i/axi_revision/inst/s_axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y115    top_level_i/axi_revision/inst/s_axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y115    top_level_i/axi_revision/inst/s_axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X79Y114    top_level_i/axi_revision/inst/s_axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y113    top_level_i/axi_revision/inst/s_axi_bvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y115    top_level_i/axi_revision/inst/s_axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y115    top_level_i/axi_revision/inst/s_axi_rdata_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y115    top_level_i/axi_revision/inst/s_axi_rdata_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_level_clk_wiz_0_0_1
  To Clock:  clkfbout_top_level_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   top_level_i/source_100mhz/system_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_top_level_clk_wiz_0_0_1
  To Clock:  clk_100mhz_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.038    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.667    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.038    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.667    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.588    -0.576    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X86Y125        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.331    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.856    -0.816    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X88Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.374    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.559    -0.605    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.830    -0.843    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X69Y112        FDRE (Hold_fdre_C_D)         0.075    -0.456    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_top_level_clk_wiz_0_0
  To Clock:  clk_100mhz_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[100]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 1.640ns (21.811%)  route 5.879ns (78.189%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.634     6.578    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.580     8.559    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/C
                         clock pessimism              0.560     9.119    
                         clock uncertainty           -0.074     9.044    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.376     8.668    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.640ns (22.106%)  route 5.779ns (77.894%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.534     6.478    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.582     8.561    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y114        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X80Y114        FDRE (Setup_fdre_C_CE)      -0.376     8.670    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.038    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.667    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[174]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.641ns (22.191%)  route 5.754ns (77.809%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.605    -0.935    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X67Y119        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR_reg[27]/Q
                         net (fo=1, routed)           0.855     0.376    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[27]
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.124     0.500 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.748     1.248    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_10_n_0
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.124     1.372 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.822     2.193    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.672     2.989    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X70Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=2, routed)           0.416     3.529    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X71Y117        LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.555     4.208    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/s_axi_awvalid
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.120     4.328 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.407     4.735    top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X69Y116        LUT2 (Prop_lut2_I0_O)        0.327     5.062 r  top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.548     5.610    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X71Y116        LUT2 (Prop_lut2_I0_O)        0.118     5.728 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.732     6.460    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.574     8.553    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X74Y116        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]/C
                         clock pessimism              0.560     9.113    
                         clock uncertainty           -0.074     9.038    
    SLICE_X74Y116        FDRE (Setup_fdre_C_CE)      -0.371     8.667    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[175]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[101]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@10.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.640ns (22.224%)  route 5.739ns (77.776%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.599    -0.941    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X66Y123        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.478    -0.463 f  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR_reg[54]/Q
                         net (fo=1, routed)           0.674     0.211    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[54]
    SLICE_X66Y123        LUT4 (Prop_lut4_I1_O)        0.301     0.512 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10/O
                         net (fo=2, routed)           0.737     1.249    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_10_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.092     2.465    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I2_O)        0.124     2.589 f  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=9, routed)           0.954     3.543    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.667 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=2, routed)           0.440     4.107    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.231 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.590     4.821    top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/s_axi_arvalid
    SLICE_X78Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.945 r  top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           0.453     5.398    top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.522 r  top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.305     5.827    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X80Y114        LUT2 (Prop_lut2_I0_O)        0.117     5.944 r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1/O
                         net (fo=8, routed)           0.494     6.438    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        1.581     8.560    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X80Y115        FDRE                                         r  top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y115        FDRE (Setup_fdre_C_CE)      -0.376     8.669    top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[99]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=20, routed)          0.291    -0.151    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A0
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.186    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.581    -0.583    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X77Y128        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=18, routed)          0.241    -0.202    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A2
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.851    -0.822    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X76Y127        RAMD32                                       r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X76Y127        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.242    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.588    -0.576    top_level_i/uart_axi_bridge/axi_uart_bridge/inst/aclk
    SLICE_X86Y125        FDRE                                         r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_WDATA_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.331    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.856    -0.816    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X88Y125        SRL16E                                       r  top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X88Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.374    top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_100mhz_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.559    -0.605    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/source_100mhz/system_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_level_i/source_100mhz/system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    top_level_i/source_100mhz/system_clock/inst/clk_in1_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  top_level_i/source_100mhz/system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    top_level_i/source_100mhz/system_clock/inst/clk_100mhz_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  top_level_i/source_100mhz/system_clock/inst/clkout1_buf/O
                         net (fo=1398, routed)        0.830    -0.843    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y112        FDRE                                         r  top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X69Y112        FDRE (Hold_fdre_C_D)         0.075    -0.456    top_level_i/source_100mhz/system_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    





