

================================================================
== Vivado HLS Report for 'goertzel_algorithm_simpler'
================================================================
* Date:           Tue Jul 14 13:29:08 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  114745|  114745|  114746|  114746| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+--------+--------+--------+--------+----------+
        |                             |                  |     Latency     |     Interval    | Pipeline |
        |           Instance          |      Module      |   min  |   max  |   min  |   max  |   Type   |
        +-----------------------------+------------------+--------+--------+--------+--------+----------+
        |grp_Loop_g1_proc_fu_172      |Loop_g1_proc      |  114745|  114745|  114745|  114745|   none   |
        |grp_devuelveAuxArray_fu_182  |devuelveAuxArray  |    2049|    2049|    2049|    2049|   none   |
        |grp_Loop_2_proc_fu_190       |Loop_2_proc       |      19|      19|      19|      19|   none   |
        |grp_read_data_fu_209         |read_data         |       1|       1|       1|       1| function |
        +-----------------------------+------------------+--------+--------+--------+--------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: bufIn_0_V (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:93
arrayctor.loop1.preheader:0  %bufIn_0_V = alloca i32, align 4

ST_1: aux_array_V (35)  [1/1] 0.00ns  loc: axi_algorithm.cpp:91
arrayctor.loop1.preheader:17  %aux_array_V = alloca i32, align 4

ST_1: y_V (38)  [1/1] 0.00ns  loc: axi_algorithm.cpp:99
arrayctor.loop1.preheader:20  %y_V = alloca i32, align 4


 <State 2>: 0.00ns
ST_2: StgValue_14 (44)  [2/2] 0.00ns  loc: axi_algorithm.cpp:102
arrayctor.loop1.preheader:26  call fastcc void @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, i32* %bufIn_0_V)


 <State 3>: 0.00ns
ST_3: StgValue_15 (44)  [1/2] 0.00ns  loc: axi_algorithm.cpp:102
arrayctor.loop1.preheader:26  call fastcc void @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, i32* %bufIn_0_V)


 <State 4>: 0.00ns
ST_4: StgValue_16 (47)  [2/2] 0.00ns  loc: axi_algorithm.cpp:104
arrayctor.loop1.preheader:29  call fastcc void @devuelveAuxArray(i32* %aux_array_V, i32* %bufIn_0_V)


 <State 5>: 0.00ns
ST_5: StgValue_17 (47)  [1/2] 0.00ns  loc: axi_algorithm.cpp:104
arrayctor.loop1.preheader:29  call fastcc void @devuelveAuxArray(i32* %aux_array_V, i32* %bufIn_0_V)


 <State 6>: 0.00ns
ST_6: StgValue_18 (50)  [2/2] 0.00ns
arrayctor.loop1.preheader:32  call fastcc void @Loop_g1_proc(i32* %aux_array_V, i32* %y_V)


 <State 7>: 0.00ns
ST_7: StgValue_19 (50)  [1/2] 0.00ns
arrayctor.loop1.preheader:32  call fastcc void @Loop_g1_proc(i32* %aux_array_V, i32* %y_V)


 <State 8>: 0.00ns
ST_8: StgValue_20 (53)  [2/2] 0.00ns
arrayctor.loop1.preheader:35  call fastcc void @Loop_2_proc(i32* %y_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)


 <State 9>: 0.00ns
ST_9: StgValue_21 (53)  [1/2] 0.00ns
arrayctor.loop1.preheader:35  call fastcc void @Loop_2_proc(i32* %y_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)


 <State 10>: 0.00ns
ST_10: StgValue_22 (19)  [1/1] 0.00ns  loc: axi_algorithm.cpp:84
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str3) nounwind

ST_10: StgValue_23 (20)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALG_data_V), !map !129

ST_10: StgValue_24 (21)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_keep_V), !map !133

ST_10: StgValue_25 (22)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_strb_V), !map !137

ST_10: StgValue_26 (23)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_user_V), !map !141

ST_10: StgValue_27 (24)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALG_last_V), !map !145

ST_10: StgValue_28 (25)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_id_V), !map !149

ST_10: StgValue_29 (26)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_dest_V), !map !153

ST_10: StgValue_30 (27)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALG_data_V), !map !157

ST_10: StgValue_31 (28)  [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_keep_V), !map !163

ST_10: StgValue_32 (29)  [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_strb_V), !map !167

ST_10: StgValue_33 (30)  [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_user_V), !map !171

ST_10: StgValue_34 (31)  [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALG_last_V), !map !175

ST_10: StgValue_35 (32)  [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_id_V), !map !179

ST_10: StgValue_36 (33)  [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_dest_V), !map !183

ST_10: StgValue_37 (34)  [1/1] 0.00ns
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @goertzel_algorithm_s) nounwind

ST_10: empty (36)  [1/1] 0.00ns
arrayctor.loop1.preheader:18  %empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @aux_array_OC_V_OC_ch, i32 1, [1 x i8]* @p_str108, [1 x i8]* @p_str108, i32 4, i32 2048, i32* %aux_array_V, i32* %aux_array_V)

ST_10: StgValue_39 (37)  [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)

ST_10: empty_15 (39)  [1/1] 0.00ns
arrayctor.loop1.preheader:21  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @y_OC_V_OC_channel_st, i32 1, [1 x i8]* @p_str101, [1 x i8]* @p_str101, i32 4, i32 16, i32* %y_V, i32* %y_V)

ST_10: StgValue_41 (40)  [1/1] 0.00ns
arrayctor.loop1.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str102, i32 0, i32 0, [1 x i8]* @p_str103, [1 x i8]* @p_str104, [1 x i8]* @p_str105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str106, [1 x i8]* @p_str107)

ST_10: StgValue_42 (41)  [1/1] 0.00ns  loc: axi_algorithm.cpp:85
arrayctor.loop1.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str7, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_10: StgValue_43 (42)  [1/1] 0.00ns
arrayctor.loop1.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

ST_10: StgValue_44 (43)  [1/1] 0.00ns
arrayctor.loop1.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

ST_10: empty_16 (45)  [1/1] 0.00ns
arrayctor.loop1.preheader:27  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @bufIn_LF_0_NF_OC_V_s, i32 1, [1 x i8]* @p_str38, [1 x i8]* @p_str38, i32 4, i32 0, i32* %bufIn_0_V, i32* %bufIn_0_V)

ST_10: StgValue_46 (46)  [1/1] 0.00ns
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i32* %bufIn_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str40, [1 x i8]* @p_str41, [1 x i8]* @p_str42, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str43, [1 x i8]* @p_str44)

ST_10: empty_17 (48)  [1/1] 0.00ns
arrayctor.loop1.preheader:30  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @aux_array_OC_V_str, i32 1, [1 x i8]* @p_str45, [1 x i8]* @p_str45, i32 4, i32 2048, i32* %aux_array_V, i32* %aux_array_V)

ST_10: StgValue_48 (49)  [1/1] 0.00ns
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str46, i32 0, i32 0, [1 x i8]* @p_str47, [1 x i8]* @p_str48, [1 x i8]* @p_str49, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str50, [1 x i8]* @p_str51)

ST_10: empty_18 (51)  [1/1] 0.00ns
arrayctor.loop1.preheader:33  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @y_OC_V_str, i32 1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, i32 4, i32 16, i32* %y_V, i32* %y_V)

ST_10: StgValue_50 (52)  [1/1] 0.00ns
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str54, i32 0, i32 0, [1 x i8]* @p_str55, [1 x i8]* @p_str56, [1 x i8]* @p_str57, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str58, [1 x i8]* @p_str59)

ST_10: StgValue_51 (54)  [1/1] 0.00ns  loc: axi_algorithm.cpp:123
arrayctor.loop1.preheader:36  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arrayAuxiliar_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ REAL_PARTE_W_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ IMAGINARIO_W_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bufIn_0_V   (alloca              ) [ 00111111111]
aux_array_V (alloca              ) [ 00111111111]
y_V         (alloca              ) [ 00111111111]
StgValue_15 (call                ) [ 00000000000]
StgValue_17 (call                ) [ 00000000000]
StgValue_19 (call                ) [ 00000000000]
StgValue_21 (call                ) [ 00000000000]
StgValue_22 (specdataflowpipeline) [ 00000000000]
StgValue_23 (specbitsmap         ) [ 00000000000]
StgValue_24 (specbitsmap         ) [ 00000000000]
StgValue_25 (specbitsmap         ) [ 00000000000]
StgValue_26 (specbitsmap         ) [ 00000000000]
StgValue_27 (specbitsmap         ) [ 00000000000]
StgValue_28 (specbitsmap         ) [ 00000000000]
StgValue_29 (specbitsmap         ) [ 00000000000]
StgValue_30 (specbitsmap         ) [ 00000000000]
StgValue_31 (specbitsmap         ) [ 00000000000]
StgValue_32 (specbitsmap         ) [ 00000000000]
StgValue_33 (specbitsmap         ) [ 00000000000]
StgValue_34 (specbitsmap         ) [ 00000000000]
StgValue_35 (specbitsmap         ) [ 00000000000]
StgValue_36 (specbitsmap         ) [ 00000000000]
StgValue_37 (spectopmodule       ) [ 00000000000]
empty       (specchannel         ) [ 00000000000]
StgValue_39 (specinterface       ) [ 00000000000]
empty_15    (specchannel         ) [ 00000000000]
StgValue_41 (specinterface       ) [ 00000000000]
StgValue_42 (specinterface       ) [ 00000000000]
StgValue_43 (specinterface       ) [ 00000000000]
StgValue_44 (specinterface       ) [ 00000000000]
empty_16    (specchannel         ) [ 00000000000]
StgValue_46 (specinterface       ) [ 00000000000]
empty_17    (specchannel         ) [ 00000000000]
StgValue_48 (specinterface       ) [ 00000000000]
empty_18    (specchannel         ) [ 00000000000]
StgValue_50 (specinterface       ) [ 00000000000]
StgValue_51 (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_AX_ALG_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_AX_ALG_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_AX_ALG_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_AX_ALG_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_AX_ALG_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_AX_ALG_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_AX_ALG_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_AX_ALG_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_AX_ALG_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_AX_ALG_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_AX_ALG_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_AX_ALG_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_AX_ALG_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_AX_ALG_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arrayAuxiliar_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arrayAuxiliar_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="REAL_PARTE_W_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="REAL_PARTE_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="IMAGINARIO_W_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IMAGINARIO_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="devuelveAuxArray"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_g1_proc"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="goertzel_algorithm_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_OC_V_OC_ch"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_OC_V_OC_channel_st"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufIn_LF_0_NF_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="bufIn_0_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bufIn_0_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="aux_array_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux_array_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="y_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_Loop_g1_proc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="5"/>
<pin id="175" dir="0" index="2" bw="32" slack="5"/>
<pin id="176" dir="0" index="3" bw="30" slack="0"/>
<pin id="177" dir="0" index="4" bw="31" slack="0"/>
<pin id="178" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_devuelveAuxArray_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="3"/>
<pin id="185" dir="0" index="2" bw="32" slack="3"/>
<pin id="186" dir="0" index="3" bw="32" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_Loop_2_proc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="7"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="4" slack="0"/>
<pin id="195" dir="0" index="4" bw="4" slack="0"/>
<pin id="196" dir="0" index="5" bw="4" slack="0"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="5" slack="0"/>
<pin id="199" dir="0" index="8" bw="5" slack="0"/>
<pin id="200" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_read_data_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="4" slack="0"/>
<pin id="214" dir="0" index="4" bw="4" slack="0"/>
<pin id="215" dir="0" index="5" bw="1" slack="0"/>
<pin id="216" dir="0" index="6" bw="5" slack="0"/>
<pin id="217" dir="0" index="7" bw="5" slack="0"/>
<pin id="218" dir="0" index="8" bw="32" slack="1"/>
<pin id="219" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="bufIn_0_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bufIn_0_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="aux_array_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="3"/>
<pin id="236" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="aux_array_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="y_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="5"/>
<pin id="242" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="190" pin=8"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="209" pin=6"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="209" pin=7"/></net>

<net id="231"><net_src comp="160" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="209" pin=8"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="237"><net_src comp="164" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="243"><net_src comp="168" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="190" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_AX_ALG_data_V | {8 9 }
	Port: output_AX_ALG_keep_V | {8 9 }
	Port: output_AX_ALG_strb_V | {8 9 }
	Port: output_AX_ALG_user_V | {8 9 }
	Port: output_AX_ALG_last_V | {8 9 }
	Port: output_AX_ALG_id_V | {8 9 }
	Port: output_AX_ALG_dest_V | {8 9 }
	Port: arrayAuxiliar_V | {4 5 }
 - Input state : 
	Port: goertzel_algorithm_simpler : input_AX_ALG_data_V | {2 }
	Port: goertzel_algorithm_simpler : input_AX_ALG_keep_V | {2 }
	Port: goertzel_algorithm_simpler : input_AX_ALG_strb_V | {2 }
	Port: goertzel_algorithm_simpler : input_AX_ALG_user_V | {2 }
	Port: goertzel_algorithm_simpler : input_AX_ALG_last_V | {2 }
	Port: goertzel_algorithm_simpler : input_AX_ALG_id_V | {2 }
	Port: goertzel_algorithm_simpler : input_AX_ALG_dest_V | {2 }
	Port: goertzel_algorithm_simpler : arrayAuxiliar_V | {4 5 }
	Port: goertzel_algorithm_simpler : REAL_PARTE_W_V | {6 7 }
	Port: goertzel_algorithm_simpler : IMAGINARIO_W_V | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |   grp_Loop_g1_proc_fu_172   |    16   | 14.4265 |   1668  |   1119  |
|   call   | grp_devuelveAuxArray_fu_182 |    0    | 5.35275 |    34   |    57   |
|          |    grp_Loop_2_proc_fu_190   |    0    |  1.769  |    44   |    28   |
|          |     grp_read_data_fu_209    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    16   | 21.5482 |   1746  |   1204  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
| IMAGINARIO_W_V|    0   |   31   |    4   |
| REAL_PARTE_W_V|    0   |   30   |    4   |
|arrayAuxiliar_V|    4   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    4   |   61   |    8   |
+---------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|aux_array_V_reg_234|   32   |
| bufIn_0_V_reg_228 |   32   |
|    y_V_reg_240    |   32   |
+-------------------+--------+
|       Total       |   96   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   21   |  1746  |  1204  |
|   Memory  |    4   |    -   |    -   |   61   |    8   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   16   |   21   |  1903  |  1212  |
+-----------+--------+--------+--------+--------+--------+
