
updating_test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016b0c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013a98  08016d0c  08016d0c  00026d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802a7a4  0802a7a4  00040080  2**0
                  CONTENTS
  4 .ARM          00000008  0802a7a4  0802a7a4  0003a7a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802a7ac  0802a7ac  00040080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802a7ac  0802a7ac  0003a7ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802a7b0  0802a7b0  0003a7b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0802a7b4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b4a4  20000080  0802a834  00040080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000b524  0802a834  0004b524  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00040080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004675a  00000000  00000000  000400ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000867a  00000000  00000000  00086808  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000025f8  00000000  00000000  0008ee88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000023d0  00000000  00000000  00091480  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00039d60  00000000  00000000  00093850  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002fe31  00000000  00000000  000cd5b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00123009  00000000  00000000  000fd3e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  002203ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a1e4  00000000  00000000  00220468  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000080 	.word	0x20000080
 800021c:	00000000 	.word	0x00000000
 8000220:	08016cf4 	.word	0x08016cf4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000084 	.word	0x20000084
 800023c:	08016cf4 	.word	0x08016cf4

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000324:	f000 b972 	b.w	800060c <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	4688      	mov	r8, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14b      	bne.n	80003e6 <__udivmoddi4+0xa6>
 800034e:	428a      	cmp	r2, r1
 8000350:	4615      	mov	r5, r2
 8000352:	d967      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0720 	rsb	r7, r2, #32
 800035e:	fa01 f302 	lsl.w	r3, r1, r2
 8000362:	fa20 f707 	lsr.w	r7, r0, r7
 8000366:	4095      	lsls	r5, r2
 8000368:	ea47 0803 	orr.w	r8, r7, r3
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbb8 f7fe 	udiv	r7, r8, lr
 8000378:	fa1f fc85 	uxth.w	ip, r5
 800037c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000384:	fb07 f10c 	mul.w	r1, r7, ip
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18eb      	adds	r3, r5, r3
 800038e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000392:	f080 811b 	bcs.w	80005cc <__udivmoddi4+0x28c>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8118 	bls.w	80005cc <__udivmoddi4+0x28c>
 800039c:	3f02      	subs	r7, #2
 800039e:	442b      	add	r3, r5
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	192c      	adds	r4, r5, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003be:	f080 8107 	bcs.w	80005d0 <__udivmoddi4+0x290>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	f240 8104 	bls.w	80005d0 <__udivmoddi4+0x290>
 80003c8:	3802      	subs	r0, #2
 80003ca:	442c      	add	r4, r5
 80003cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003d0:	eba4 040c 	sub.w	r4, r4, ip
 80003d4:	2700      	movs	r7, #0
 80003d6:	b11e      	cbz	r6, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c6 4300 	strd	r4, r3, [r6]
 80003e0:	4639      	mov	r1, r7
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0xbe>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80eb 	beq.w	80005c6 <__udivmoddi4+0x286>
 80003f0:	2700      	movs	r7, #0
 80003f2:	e9c6 0100 	strd	r0, r1, [r6]
 80003f6:	4638      	mov	r0, r7
 80003f8:	4639      	mov	r1, r7
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f783 	clz	r7, r3
 8000402:	2f00      	cmp	r7, #0
 8000404:	d147      	bne.n	8000496 <__udivmoddi4+0x156>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0xd0>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80fa 	bhi.w	8000604 <__udivmoddi4+0x2c4>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0303 	sbc.w	r3, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	4698      	mov	r8, r3
 800041a:	2e00      	cmp	r6, #0
 800041c:	d0e0      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800041e:	e9c6 4800 	strd	r4, r8, [r6]
 8000422:	e7dd      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000424:	b902      	cbnz	r2, 8000428 <__udivmoddi4+0xe8>
 8000426:	deff      	udf	#255	; 0xff
 8000428:	fab2 f282 	clz	r2, r2
 800042c:	2a00      	cmp	r2, #0
 800042e:	f040 808f 	bne.w	8000550 <__udivmoddi4+0x210>
 8000432:	1b49      	subs	r1, r1, r5
 8000434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000438:	fa1f f885 	uxth.w	r8, r5
 800043c:	2701      	movs	r7, #1
 800043e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000442:	0c23      	lsrs	r3, r4, #16
 8000444:	fb0e 111c 	mls	r1, lr, ip, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb08 f10c 	mul.w	r1, r8, ip
 8000450:	4299      	cmp	r1, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x124>
 8000454:	18eb      	adds	r3, r5, r3
 8000456:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4299      	cmp	r1, r3
 800045e:	f200 80cd 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 8000462:	4684      	mov	ip, r0
 8000464:	1a59      	subs	r1, r3, r1
 8000466:	b2a3      	uxth	r3, r4
 8000468:	fbb1 f0fe 	udiv	r0, r1, lr
 800046c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000474:	fb08 f800 	mul.w	r8, r8, r0
 8000478:	45a0      	cmp	r8, r4
 800047a:	d907      	bls.n	800048c <__udivmoddi4+0x14c>
 800047c:	192c      	adds	r4, r5, r4
 800047e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x14a>
 8000484:	45a0      	cmp	r8, r4
 8000486:	f200 80b6 	bhi.w	80005f6 <__udivmoddi4+0x2b6>
 800048a:	4618      	mov	r0, r3
 800048c:	eba4 0408 	sub.w	r4, r4, r8
 8000490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000494:	e79f      	b.n	80003d6 <__udivmoddi4+0x96>
 8000496:	f1c7 0c20 	rsb	ip, r7, #32
 800049a:	40bb      	lsls	r3, r7
 800049c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004a4:	fa01 f407 	lsl.w	r4, r1, r7
 80004a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80004b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004b4:	4325      	orrs	r5, r4
 80004b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004ba:	0c2c      	lsrs	r4, r5, #16
 80004bc:	fb08 3319 	mls	r3, r8, r9, r3
 80004c0:	fa1f fa8e 	uxth.w	sl, lr
 80004c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004c8:	fb09 f40a 	mul.w	r4, r9, sl
 80004cc:	429c      	cmp	r4, r3
 80004ce:	fa02 f207 	lsl.w	r2, r2, r7
 80004d2:	fa00 f107 	lsl.w	r1, r0, r7
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1e 0303 	adds.w	r3, lr, r3
 80004dc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004e0:	f080 8087 	bcs.w	80005f2 <__udivmoddi4+0x2b2>
 80004e4:	429c      	cmp	r4, r3
 80004e6:	f240 8084 	bls.w	80005f2 <__udivmoddi4+0x2b2>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4473      	add	r3, lr
 80004f0:	1b1b      	subs	r3, r3, r4
 80004f2:	b2ad      	uxth	r5, r5
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3310 	mls	r3, r8, r0, r3
 80004fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000500:	fb00 fa0a 	mul.w	sl, r0, sl
 8000504:	45a2      	cmp	sl, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1e 0404 	adds.w	r4, lr, r4
 800050c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000510:	d26b      	bcs.n	80005ea <__udivmoddi4+0x2aa>
 8000512:	45a2      	cmp	sl, r4
 8000514:	d969      	bls.n	80005ea <__udivmoddi4+0x2aa>
 8000516:	3802      	subs	r0, #2
 8000518:	4474      	add	r4, lr
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	fba0 8902 	umull	r8, r9, r0, r2
 8000522:	eba4 040a 	sub.w	r4, r4, sl
 8000526:	454c      	cmp	r4, r9
 8000528:	46c2      	mov	sl, r8
 800052a:	464b      	mov	r3, r9
 800052c:	d354      	bcc.n	80005d8 <__udivmoddi4+0x298>
 800052e:	d051      	beq.n	80005d4 <__udivmoddi4+0x294>
 8000530:	2e00      	cmp	r6, #0
 8000532:	d069      	beq.n	8000608 <__udivmoddi4+0x2c8>
 8000534:	ebb1 050a 	subs.w	r5, r1, sl
 8000538:	eb64 0403 	sbc.w	r4, r4, r3
 800053c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000540:	40fd      	lsrs	r5, r7
 8000542:	40fc      	lsrs	r4, r7
 8000544:	ea4c 0505 	orr.w	r5, ip, r5
 8000548:	e9c6 5400 	strd	r5, r4, [r6]
 800054c:	2700      	movs	r7, #0
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000550:	f1c2 0320 	rsb	r3, r2, #32
 8000554:	fa20 f703 	lsr.w	r7, r0, r3
 8000558:	4095      	lsls	r5, r2
 800055a:	fa01 f002 	lsl.w	r0, r1, r2
 800055e:	fa21 f303 	lsr.w	r3, r1, r3
 8000562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000566:	4338      	orrs	r0, r7
 8000568:	0c01      	lsrs	r1, r0, #16
 800056a:	fbb3 f7fe 	udiv	r7, r3, lr
 800056e:	fa1f f885 	uxth.w	r8, r5
 8000572:	fb0e 3317 	mls	r3, lr, r7, r3
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb07 f308 	mul.w	r3, r7, r8
 800057e:	428b      	cmp	r3, r1
 8000580:	fa04 f402 	lsl.w	r4, r4, r2
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x256>
 8000586:	1869      	adds	r1, r5, r1
 8000588:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800058c:	d22f      	bcs.n	80005ee <__udivmoddi4+0x2ae>
 800058e:	428b      	cmp	r3, r1
 8000590:	d92d      	bls.n	80005ee <__udivmoddi4+0x2ae>
 8000592:	3f02      	subs	r7, #2
 8000594:	4429      	add	r1, r5
 8000596:	1acb      	subs	r3, r1, r3
 8000598:	b281      	uxth	r1, r0
 800059a:	fbb3 f0fe 	udiv	r0, r3, lr
 800059e:	fb0e 3310 	mls	r3, lr, r0, r3
 80005a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005a6:	fb00 f308 	mul.w	r3, r0, r8
 80005aa:	428b      	cmp	r3, r1
 80005ac:	d907      	bls.n	80005be <__udivmoddi4+0x27e>
 80005ae:	1869      	adds	r1, r5, r1
 80005b0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80005b4:	d217      	bcs.n	80005e6 <__udivmoddi4+0x2a6>
 80005b6:	428b      	cmp	r3, r1
 80005b8:	d915      	bls.n	80005e6 <__udivmoddi4+0x2a6>
 80005ba:	3802      	subs	r0, #2
 80005bc:	4429      	add	r1, r5
 80005be:	1ac9      	subs	r1, r1, r3
 80005c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005c4:	e73b      	b.n	800043e <__udivmoddi4+0xfe>
 80005c6:	4637      	mov	r7, r6
 80005c8:	4630      	mov	r0, r6
 80005ca:	e709      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005cc:	4607      	mov	r7, r0
 80005ce:	e6e7      	b.n	80003a0 <__udivmoddi4+0x60>
 80005d0:	4618      	mov	r0, r3
 80005d2:	e6fb      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d4:	4541      	cmp	r1, r8
 80005d6:	d2ab      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005dc:	eb69 020e 	sbc.w	r2, r9, lr
 80005e0:	3801      	subs	r0, #1
 80005e2:	4613      	mov	r3, r2
 80005e4:	e7a4      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e6:	4660      	mov	r0, ip
 80005e8:	e7e9      	b.n	80005be <__udivmoddi4+0x27e>
 80005ea:	4618      	mov	r0, r3
 80005ec:	e795      	b.n	800051a <__udivmoddi4+0x1da>
 80005ee:	4667      	mov	r7, ip
 80005f0:	e7d1      	b.n	8000596 <__udivmoddi4+0x256>
 80005f2:	4681      	mov	r9, r0
 80005f4:	e77c      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	442c      	add	r4, r5
 80005fa:	e747      	b.n	800048c <__udivmoddi4+0x14c>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	442b      	add	r3, r5
 8000602:	e72f      	b.n	8000464 <__udivmoddi4+0x124>
 8000604:	4638      	mov	r0, r7
 8000606:	e708      	b.n	800041a <__udivmoddi4+0xda>
 8000608:	4637      	mov	r7, r6
 800060a:	e6e9      	b.n	80003e0 <__udivmoddi4+0xa0>

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	4a07      	ldr	r2, [pc, #28]	; (800063c <vApplicationGetIdleTaskMemory+0x2c>)
 8000620:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	4a06      	ldr	r2, [pc, #24]	; (8000640 <vApplicationGetIdleTaskMemory+0x30>)
 8000626:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2280      	movs	r2, #128	; 0x80
 800062c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800062e:	bf00      	nop
 8000630:	3714      	adds	r7, #20
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	2000009c 	.word	0x2000009c
 8000640:	200000f0 	.word	0x200000f0

08000644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000644:	b5b0      	push	{r4, r5, r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064a:	f000 ff14 	bl	8001476 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064e:	f000 f825 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000652:	f000 f9b7 	bl	80009c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000656:	f000 f997 	bl	8000988 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800065a:	f000 f937 	bl	80008cc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800065e:	f000 f965 	bl	800092c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8000662:	f000 f8b3 	bl	80007cc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000666:	f000 f901 	bl	800086c <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 800066a:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <main+0x50>)
 800066c:	1d3c      	adds	r4, r7, #4
 800066e:	461d      	mov	r5, r3
 8000670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000674:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000678:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f006 ff32 	bl	80074ea <osThreadCreate>
 8000686:	4602      	mov	r2, r0
 8000688:	4b03      	ldr	r3, [pc, #12]	; (8000698 <main+0x54>)
 800068a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800068c:	f006 ff16 	bl	80074bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000690:	e7fe      	b.n	8000690 <main+0x4c>
 8000692:	bf00      	nop
 8000694:	08016d18 	.word	0x08016d18
 8000698:	2000468c 	.word	0x2000468c

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b0b8      	sub	sp, #224	; 0xe0
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80006a6:	2234      	movs	r2, #52	; 0x34
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f015 fbda 	bl	8015e64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006c0:	f107 0308 	add.w	r3, r7, #8
 80006c4:	2290      	movs	r2, #144	; 0x90
 80006c6:	2100      	movs	r1, #0
 80006c8:	4618      	mov	r0, r3
 80006ca:	f015 fbcb 	bl	8015e64 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006ce:	f003 f8d3 	bl	8003878 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d2:	4b3b      	ldr	r3, [pc, #236]	; (80007c0 <SystemClock_Config+0x124>)
 80006d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d6:	4a3a      	ldr	r2, [pc, #232]	; (80007c0 <SystemClock_Config+0x124>)
 80006d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006dc:	6413      	str	r3, [r2, #64]	; 0x40
 80006de:	4b38      	ldr	r3, [pc, #224]	; (80007c0 <SystemClock_Config+0x124>)
 80006e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ea:	4b36      	ldr	r3, [pc, #216]	; (80007c4 <SystemClock_Config+0x128>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a35      	ldr	r2, [pc, #212]	; (80007c4 <SystemClock_Config+0x128>)
 80006f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006f4:	6013      	str	r3, [r2, #0]
 80006f6:	4b33      	ldr	r3, [pc, #204]	; (80007c4 <SystemClock_Config+0x128>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000702:	2301      	movs	r3, #1
 8000704:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000708:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800070c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000710:	2302      	movs	r3, #2
 8000712:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000716:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800071a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800071e:	2304      	movs	r3, #4
 8000720:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000724:	23d8      	movs	r3, #216	; 0xd8
 8000726:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800072a:	2302      	movs	r3, #2
 800072c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000730:	2309      	movs	r3, #9
 8000732:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000736:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800073a:	4618      	mov	r0, r3
 800073c:	f003 f8fc 	bl	8003938 <HAL_RCC_OscConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000746:	f000 fa23 	bl	8000b90 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800074a:	f003 f8a5 	bl	8003898 <HAL_PWREx_EnableOverDrive>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000754:	f000 fa1c 	bl	8000b90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000758:	230f      	movs	r3, #15
 800075a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075e:	2302      	movs	r3, #2
 8000760:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800076a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800076e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000776:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800077a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800077e:	2107      	movs	r1, #7
 8000780:	4618      	mov	r0, r3
 8000782:	f003 fb87 	bl	8003e94 <HAL_RCC_ClockConfig>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800078c:	f000 fa00 	bl	8000b90 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8000790:	4b0d      	ldr	r3, [pc, #52]	; (80007c8 <SystemClock_Config+0x12c>)
 8000792:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000794:	2300      	movs	r3, #0
 8000796:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000798:	2300      	movs	r3, #0
 800079a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800079c:	2300      	movs	r3, #0
 800079e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007a2:	f107 0308 	add.w	r3, r7, #8
 80007a6:	4618      	mov	r0, r3
 80007a8:	f003 fd9e 	bl	80042e8 <HAL_RCCEx_PeriphCLKConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x11a>
  {
    Error_Handler();
 80007b2:	f000 f9ed 	bl	8000b90 <Error_Handler>
  }
}
 80007b6:	bf00      	nop
 80007b8:	37e0      	adds	r7, #224	; 0xe0
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40023800 	.word	0x40023800
 80007c4:	40007000 	.word	0x40007000
 80007c8:	00200140 	.word	0x00200140

080007cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007d2:	f107 0310 	add.w	r3, r7, #16
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007ea:	4b1d      	ldr	r3, [pc, #116]	; (8000860 <MX_TIM3_Init+0x94>)
 80007ec:	4a1d      	ldr	r2, [pc, #116]	; (8000864 <MX_TIM3_Init+0x98>)
 80007ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 216;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_TIM3_Init+0x94>)
 80007f2:	22d8      	movs	r2, #216	; 0xd8
 80007f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_TIM3_Init+0x94>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100000;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_TIM3_Init+0x94>)
 80007fe:	4a1a      	ldr	r2, [pc, #104]	; (8000868 <MX_TIM3_Init+0x9c>)
 8000800:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_TIM3_Init+0x94>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_TIM3_Init+0x94>)
 800080a:	2200      	movs	r2, #0
 800080c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800080e:	4814      	ldr	r0, [pc, #80]	; (8000860 <MX_TIM3_Init+0x94>)
 8000810:	f004 f990 	bl	8004b34 <HAL_TIM_Base_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800081a:	f000 f9b9 	bl	8000b90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800081e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000822:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000824:	f107 0310 	add.w	r3, r7, #16
 8000828:	4619      	mov	r1, r3
 800082a:	480d      	ldr	r0, [pc, #52]	; (8000860 <MX_TIM3_Init+0x94>)
 800082c:	f004 faf8 	bl	8004e20 <HAL_TIM_ConfigClockSource>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000836:	f000 f9ab 	bl	8000b90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800083e:	2300      	movs	r3, #0
 8000840:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	4619      	mov	r1, r3
 8000846:	4806      	ldr	r0, [pc, #24]	; (8000860 <MX_TIM3_Init+0x94>)
 8000848:	f004 fd06 	bl	8005258 <HAL_TIMEx_MasterConfigSynchronization>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000852:	f000 f99d 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	3720      	adds	r7, #32
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20004b14 	.word	0x20004b14
 8000864:	40000400 	.word	0x40000400
 8000868:	000186a0 	.word	0x000186a0

0800086c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000870:	4b14      	ldr	r3, [pc, #80]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 8000872:	4a15      	ldr	r2, [pc, #84]	; (80008c8 <MX_USART1_UART_Init+0x5c>)
 8000874:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8000876:	4b13      	ldr	r3, [pc, #76]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 8000878:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800087c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800087e:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000884:	4b0f      	ldr	r3, [pc, #60]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800088a:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000890:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 8000892:	220c      	movs	r2, #12
 8000894:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000896:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 800089e:	2200      	movs	r2, #0
 80008a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a2:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	; (80008c4 <MX_USART1_UART_Init+0x58>)
 80008b0:	f004 fd7e 	bl	80053b0 <HAL_UART_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80008ba:	f000 f969 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20004be8 	.word	0x20004be8
 80008c8:	40011000 	.word	0x40011000

080008cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008d0:	4b14      	ldr	r3, [pc, #80]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008d2:	4a15      	ldr	r2, [pc, #84]	; (8000928 <MX_USART3_UART_Init+0x5c>)
 80008d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008d6:	4b13      	ldr	r3, [pc, #76]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008de:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008f2:	220c      	movs	r2, #12
 80008f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <MX_USART3_UART_Init+0x58>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <MX_USART3_UART_Init+0x58>)
 8000904:	2200      	movs	r2, #0
 8000906:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <MX_USART3_UART_Init+0x58>)
 800090a:	2200      	movs	r2, #0
 800090c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800090e:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_USART3_UART_Init+0x58>)
 8000910:	f004 fd4e 	bl	80053b0 <HAL_UART_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800091a:	f000 f939 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20004690 	.word	0x20004690
 8000928:	40004800 	.word	0x40004800

0800092c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000930:	4b14      	ldr	r3, [pc, #80]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000932:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000936:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000938:	4b12      	ldr	r3, [pc, #72]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800093a:	2206      	movs	r2, #6
 800093c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000940:	2202      	movs	r2, #2
 8000942:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000946:	2200      	movs	r2, #0
 8000948:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800094c:	2202      	movs	r2, #2
 800094e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000950:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000952:	2201      	movs	r2, #1
 8000954:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000958:	2200      	movs	r2, #0
 800095a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800095c:	4b09      	ldr	r3, [pc, #36]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095e:	2200      	movs	r2, #0
 8000960:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000962:	4b08      	ldr	r3, [pc, #32]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000964:	2201      	movs	r2, #1
 8000966:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800096a:	2200      	movs	r2, #0
 800096c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000970:	f002 fe39 	bl	80035e6 <HAL_PCD_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800097a:	f000 f909 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20004710 	.word	0x20004710

08000988 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800098e:	4b0c      	ldr	r3, [pc, #48]	; (80009c0 <MX_DMA_Init+0x38>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a0b      	ldr	r2, [pc, #44]	; (80009c0 <MX_DMA_Init+0x38>)
 8000994:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <MX_DMA_Init+0x38>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2100      	movs	r1, #0
 80009aa:	203a      	movs	r0, #58	; 0x3a
 80009ac:	f000 fe6a 	bl	8001684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80009b0:	203a      	movs	r0, #58	; 0x3a
 80009b2:	f000 fe83 	bl	80016bc <HAL_NVIC_EnableIRQ>

}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800

080009c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08c      	sub	sp, #48	; 0x30
 80009c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
 80009d6:	60da      	str	r2, [r3, #12]
 80009d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009da:	4b46      	ldr	r3, [pc, #280]	; (8000af4 <MX_GPIO_Init+0x130>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	4a45      	ldr	r2, [pc, #276]	; (8000af4 <MX_GPIO_Init+0x130>)
 80009e0:	f043 0304 	orr.w	r3, r3, #4
 80009e4:	6313      	str	r3, [r2, #48]	; 0x30
 80009e6:	4b43      	ldr	r3, [pc, #268]	; (8000af4 <MX_GPIO_Init+0x130>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	f003 0304 	and.w	r3, r3, #4
 80009ee:	61bb      	str	r3, [r7, #24]
 80009f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009f2:	4b40      	ldr	r3, [pc, #256]	; (8000af4 <MX_GPIO_Init+0x130>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a3f      	ldr	r2, [pc, #252]	; (8000af4 <MX_GPIO_Init+0x130>)
 80009f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b3d      	ldr	r3, [pc, #244]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a06:	617b      	str	r3, [r7, #20]
 8000a08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	4b3a      	ldr	r3, [pc, #232]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a39      	ldr	r2, [pc, #228]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b37      	ldr	r3, [pc, #220]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a22:	4b34      	ldr	r3, [pc, #208]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a33      	ldr	r2, [pc, #204]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a28:	f043 0302 	orr.w	r3, r3, #2
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b31      	ldr	r3, [pc, #196]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0302 	and.w	r3, r3, #2
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a3a:	4b2e      	ldr	r3, [pc, #184]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	4a2d      	ldr	r2, [pc, #180]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a40:	f043 0308 	orr.w	r3, r3, #8
 8000a44:	6313      	str	r3, [r2, #48]	; 0x30
 8000a46:	4b2b      	ldr	r3, [pc, #172]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0308 	and.w	r3, r3, #8
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a52:	4b28      	ldr	r3, [pc, #160]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	4a27      	ldr	r2, [pc, #156]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5e:	4b25      	ldr	r3, [pc, #148]	; (8000af4 <MX_GPIO_Init+0x130>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a70:	4821      	ldr	r0, [pc, #132]	; (8000af8 <MX_GPIO_Init+0x134>)
 8000a72:	f002 fd85 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2140      	movs	r1, #64	; 0x40
 8000a7a:	4820      	ldr	r0, [pc, #128]	; (8000afc <MX_GPIO_Init+0x138>)
 8000a7c:	f002 fd80 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a86:	4b1e      	ldr	r3, [pc, #120]	; (8000b00 <MX_GPIO_Init+0x13c>)
 8000a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	4619      	mov	r1, r3
 8000a94:	481b      	ldr	r0, [pc, #108]	; (8000b04 <MX_GPIO_Init+0x140>)
 8000a96:	f002 fbc9 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a9a:	f244 0381 	movw	r3, #16513	; 0x4081
 8000a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 031c 	add.w	r3, r7, #28
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4811      	ldr	r0, [pc, #68]	; (8000af8 <MX_GPIO_Init+0x134>)
 8000ab4:	f002 fbba 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ab8:	2340      	movs	r3, #64	; 0x40
 8000aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abc:	2301      	movs	r3, #1
 8000abe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ac8:	f107 031c 	add.w	r3, r7, #28
 8000acc:	4619      	mov	r1, r3
 8000ace:	480b      	ldr	r0, [pc, #44]	; (8000afc <MX_GPIO_Init+0x138>)
 8000ad0:	f002 fbac 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ad4:	2380      	movs	r3, #128	; 0x80
 8000ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ae0:	f107 031c 	add.w	r3, r7, #28
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4805      	ldr	r0, [pc, #20]	; (8000afc <MX_GPIO_Init+0x138>)
 8000ae8:	f002 fba0 	bl	800322c <HAL_GPIO_Init>

}
 8000aec:	bf00      	nop
 8000aee:	3730      	adds	r7, #48	; 0x30
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40020400 	.word	0x40020400
 8000afc:	40021800 	.word	0x40021800
 8000b00:	10110000 	.word	0x10110000
 8000b04:	40020800 	.word	0x40020800

08000b08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000b10:	f005 ff32 	bl	8006978 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  httpd_init();
 8000b14:	f00a fb6a 	bl	800b1ec <httpd_init>
  HAL_TIM_Base_Start_IT(&htim3);
 8000b18:	4812      	ldr	r0, [pc, #72]	; (8000b64 <StartDefaultTask+0x5c>)
 8000b1a:	f004 f837 	bl	8004b8c <HAL_TIM_Base_Start_IT>
  //MY_FLASH_SetSectorAddrs(5, 0x08040000);
  echo_init();
 8000b1e:	f000 fb29 	bl	8001174 <echo_init>


  /* Infinite loop */
  for(;;)
  {
	  for(int i= 0; i <30; i++){
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	e009      	b.n	8000b3c <StartDefaultTask+0x34>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8000b28:	2101      	movs	r1, #1
 8000b2a:	480f      	ldr	r0, [pc, #60]	; (8000b68 <StartDefaultTask+0x60>)
 8000b2c:	f002 fd41 	bl	80035b2 <HAL_GPIO_TogglePin>
		  HAL_Delay(250);
 8000b30:	20fa      	movs	r0, #250	; 0xfa
 8000b32:	f000 fccd 	bl	80014d0 <HAL_Delay>
	  for(int i= 0; i <30; i++){
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	2b1d      	cmp	r3, #29
 8000b40:	ddf2      	ble.n	8000b28 <StartDefaultTask+0x20>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i= 0; i <10 ; i++){
 8000b42:	2300      	movs	r3, #0
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	e009      	b.n	8000b5c <StartDefaultTask+0x54>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8000b48:	2101      	movs	r1, #1
 8000b4a:	4807      	ldr	r0, [pc, #28]	; (8000b68 <StartDefaultTask+0x60>)
 8000b4c:	f002 fd31 	bl	80035b2 <HAL_GPIO_TogglePin>

		  HAL_Delay(50);
 8000b50:	2032      	movs	r0, #50	; 0x32
 8000b52:	f000 fcbd 	bl	80014d0 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 8000b56:	68bb      	ldr	r3, [r7, #8]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	2b09      	cmp	r3, #9
 8000b60:	ddf2      	ble.n	8000b48 <StartDefaultTask+0x40>
	  for(int i= 0; i <30; i++){
 8000b62:	e7de      	b.n	8000b22 <StartDefaultTask+0x1a>
 8000b64:	20004b14 	.word	0x20004b14
 8000b68:	40020400 	.word	0x40020400

08000b6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a04      	ldr	r2, [pc, #16]	; (8000b8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d101      	bne.n	8000b82 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b7e:	f000 fc87 	bl	8001490 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b82:	bf00      	nop
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40010000 	.word	0x40010000

08000b90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
	...

08000ba0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba6:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <HAL_MspInit+0x7c>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000baa:	4a1c      	ldr	r2, [pc, #112]	; (8000c1c <HAL_MspInit+0x7c>)
 8000bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb2:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <HAL_MspInit+0x7c>)
 8000bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bba:	607b      	str	r3, [r7, #4]
 8000bbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bbe:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <HAL_MspInit+0x7c>)
 8000bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc2:	4a16      	ldr	r2, [pc, #88]	; (8000c1c <HAL_MspInit+0x7c>)
 8000bc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bca:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <HAL_MspInit+0x7c>)
 8000bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 10, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	210a      	movs	r1, #10
 8000bda:	f06f 000b 	mvn.w	r0, #11
 8000bde:	f000 fd51 	bl	8001684 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 10, 0);
 8000be2:	2200      	movs	r2, #0
 8000be4:	210a      	movs	r1, #10
 8000be6:	f06f 000a 	mvn.w	r0, #10
 8000bea:	f000 fd4b 	bl	8001684 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 10, 0);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	210a      	movs	r1, #10
 8000bf2:	f06f 0009 	mvn.w	r0, #9
 8000bf6:	f000 fd45 	bl	8001684 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 10, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	210a      	movs	r1, #10
 8000bfe:	f06f 0003 	mvn.w	r0, #3
 8000c02:	f000 fd3f 	bl	8001684 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	210f      	movs	r1, #15
 8000c0a:	f06f 0001 	mvn.w	r0, #1
 8000c0e:	f000 fd39 	bl	8001684 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40023800 	.word	0x40023800

08000c20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a0d      	ldr	r2, [pc, #52]	; (8000c64 <HAL_TIM_Base_MspInit+0x44>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d113      	bne.n	8000c5a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c32:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <HAL_TIM_Base_MspInit+0x48>)
 8000c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c36:	4a0c      	ldr	r2, [pc, #48]	; (8000c68 <HAL_TIM_Base_MspInit+0x48>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <HAL_TIM_Base_MspInit+0x48>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2103      	movs	r1, #3
 8000c4e:	201d      	movs	r0, #29
 8000c50:	f000 fd18 	bl	8001684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c54:	201d      	movs	r0, #29
 8000c56:	f000 fd31 	bl	80016bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40000400 	.word	0x40000400
 8000c68:	40023800 	.word	0x40023800

08000c6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08c      	sub	sp, #48	; 0x30
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c74:	f107 031c 	add.w	r3, r7, #28
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
 8000c82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a52      	ldr	r2, [pc, #328]	; (8000dd4 <HAL_UART_MspInit+0x168>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d170      	bne.n	8000d70 <HAL_UART_MspInit+0x104>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c8e:	4b52      	ldr	r3, [pc, #328]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c92:	4a51      	ldr	r2, [pc, #324]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000c94:	f043 0310 	orr.w	r3, r3, #16
 8000c98:	6453      	str	r3, [r2, #68]	; 0x44
 8000c9a:	4b4f      	ldr	r3, [pc, #316]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9e:	f003 0310 	and.w	r3, r3, #16
 8000ca2:	61bb      	str	r3, [r7, #24]
 8000ca4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca6:	4b4c      	ldr	r3, [pc, #304]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	4a4b      	ldr	r2, [pc, #300]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000cac:	f043 0302 	orr.w	r3, r3, #2
 8000cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb2:	4b49      	ldr	r3, [pc, #292]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000cbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000cd0:	2304      	movs	r3, #4
 8000cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd4:	f107 031c 	add.w	r3, r7, #28
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4840      	ldr	r0, [pc, #256]	; (8000ddc <HAL_UART_MspInit+0x170>)
 8000cdc:	f002 faa6 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ce0:	2340      	movs	r3, #64	; 0x40
 8000ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cec:	2303      	movs	r3, #3
 8000cee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cf0:	2307      	movs	r3, #7
 8000cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf4:	f107 031c 	add.w	r3, r7, #28
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4838      	ldr	r0, [pc, #224]	; (8000ddc <HAL_UART_MspInit+0x170>)
 8000cfc:	f002 fa96 	bl	800322c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000d00:	4b37      	ldr	r3, [pc, #220]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d02:	4a38      	ldr	r2, [pc, #224]	; (8000de4 <HAL_UART_MspInit+0x178>)
 8000d04:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000d06:	4b36      	ldr	r3, [pc, #216]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d0c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d0e:	4b34      	ldr	r3, [pc, #208]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d14:	4b32      	ldr	r3, [pc, #200]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d1a:	4b31      	ldr	r3, [pc, #196]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d20:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d22:	4b2f      	ldr	r3, [pc, #188]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d28:	4b2d      	ldr	r3, [pc, #180]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000d2e:	4b2c      	ldr	r3, [pc, #176]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d34:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d36:	4b2a      	ldr	r3, [pc, #168]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d3c:	4b28      	ldr	r3, [pc, #160]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000d42:	4827      	ldr	r0, [pc, #156]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d44:	f000 fcc8 	bl	80016d8 <HAL_DMA_Init>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8000d4e:	f7ff ff1f 	bl	8000b90 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a22      	ldr	r2, [pc, #136]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d56:	66da      	str	r2, [r3, #108]	; 0x6c
 8000d58:	4a21      	ldr	r2, [pc, #132]	; (8000de0 <HAL_UART_MspInit+0x174>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2100      	movs	r1, #0
 8000d62:	2025      	movs	r0, #37	; 0x25
 8000d64:	f000 fc8e 	bl	8001684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d68:	2025      	movs	r0, #37	; 0x25
 8000d6a:	f000 fca7 	bl	80016bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d6e:	e02d      	b.n	8000dcc <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a1c      	ldr	r2, [pc, #112]	; (8000de8 <HAL_UART_MspInit+0x17c>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d128      	bne.n	8000dcc <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d7a:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7e:	4a16      	ldr	r2, [pc, #88]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d84:	6413      	str	r3, [r2, #64]	; 0x40
 8000d86:	4b14      	ldr	r3, [pc, #80]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d92:	4b11      	ldr	r3, [pc, #68]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a10      	ldr	r2, [pc, #64]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000d98:	f043 0308 	orr.w	r3, r3, #8
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <HAL_UART_MspInit+0x16c>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f003 0308 	and.w	r3, r3, #8
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000daa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000dbc:	2307      	movs	r3, #7
 8000dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dc0:	f107 031c 	add.w	r3, r7, #28
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4809      	ldr	r0, [pc, #36]	; (8000dec <HAL_UART_MspInit+0x180>)
 8000dc8:	f002 fa30 	bl	800322c <HAL_GPIO_Init>
}
 8000dcc:	bf00      	nop
 8000dce:	3730      	adds	r7, #48	; 0x30
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40011000 	.word	0x40011000
 8000dd8:	40023800 	.word	0x40023800
 8000ddc:	40020400 	.word	0x40020400
 8000de0:	20004b88 	.word	0x20004b88
 8000de4:	40026440 	.word	0x40026440
 8000de8:	40004800 	.word	0x40004800
 8000dec:	40020c00 	.word	0x40020c00

08000df0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08a      	sub	sp, #40	; 0x28
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
 8000e06:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e10:	d141      	bne.n	8000e96 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	4b23      	ldr	r3, [pc, #140]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	4a22      	ldr	r2, [pc, #136]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e1e:	4b20      	ldr	r3, [pc, #128]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000e2a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e3c:	230a      	movs	r3, #10
 8000e3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	4619      	mov	r1, r3
 8000e46:	4817      	ldr	r0, [pc, #92]	; (8000ea4 <HAL_PCD_MspInit+0xb4>)
 8000e48:	f002 f9f0 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000e4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4810      	ldr	r0, [pc, #64]	; (8000ea4 <HAL_PCD_MspInit+0xb4>)
 8000e62:	f002 f9e3 	bl	800322c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e66:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e6a:	4a0d      	ldr	r2, [pc, #52]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e70:	6353      	str	r3, [r2, #52]	; 0x34
 8000e72:	4b0b      	ldr	r3, [pc, #44]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	4a07      	ldr	r2, [pc, #28]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e88:	6453      	str	r3, [r2, #68]	; 0x44
 8000e8a:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <HAL_PCD_MspInit+0xb0>)
 8000e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000e96:	bf00      	nop
 8000e98:	3728      	adds	r7, #40	; 0x28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08c      	sub	sp, #48	; 0x30
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	2019      	movs	r0, #25
 8000ebe:	f000 fbe1 	bl	8001684 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000ec2:	2019      	movs	r0, #25
 8000ec4:	f000 fbfa 	bl	80016bc <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ec8:	4b1f      	ldr	r3, [pc, #124]	; (8000f48 <HAL_InitTick+0xa0>)
 8000eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ecc:	4a1e      	ldr	r2, [pc, #120]	; (8000f48 <HAL_InitTick+0xa0>)
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	6453      	str	r3, [r2, #68]	; 0x44
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	; (8000f48 <HAL_InitTick+0xa0>)
 8000ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ee0:	f107 0210 	add.w	r2, r7, #16
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f003 f9ca 	bl	8004284 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000ef0:	f003 f9b4 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000efc:	4a13      	ldr	r2, [pc, #76]	; (8000f4c <HAL_InitTick+0xa4>)
 8000efe:	fba2 2303 	umull	r2, r3, r2, r3
 8000f02:	0c9b      	lsrs	r3, r3, #18
 8000f04:	3b01      	subs	r3, #1
 8000f06:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f08:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <HAL_InitTick+0xa8>)
 8000f0a:	4a12      	ldr	r2, [pc, #72]	; (8000f54 <HAL_InitTick+0xac>)
 8000f0c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000f0e:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <HAL_InitTick+0xa8>)
 8000f10:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f14:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000f16:	4a0e      	ldr	r2, [pc, #56]	; (8000f50 <HAL_InitTick+0xa8>)
 8000f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f1a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <HAL_InitTick+0xa8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f22:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <HAL_InitTick+0xa8>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000f28:	4809      	ldr	r0, [pc, #36]	; (8000f50 <HAL_InitTick+0xa8>)
 8000f2a:	f003 fe03 	bl	8004b34 <HAL_TIM_Base_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d104      	bne.n	8000f3e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000f34:	4806      	ldr	r0, [pc, #24]	; (8000f50 <HAL_InitTick+0xa8>)
 8000f36:	f003 fe29 	bl	8004b8c <HAL_TIM_Base_Start_IT>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	e000      	b.n	8000f40 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3730      	adds	r7, #48	; 0x30
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40023800 	.word	0x40023800
 8000f4c:	431bde83 	.word	0x431bde83
 8000f50:	20004c68 	.word	0x20004c68
 8000f54:	40010000 	.word	0x40010000

08000f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6a:	e7fe      	b.n	8000f6a <HardFault_Handler+0x4>

08000f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <MemManage_Handler+0x4>

08000f72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f76:	e7fe      	b.n	8000f76 <BusFault_Handler+0x4>

08000f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f7c:	e7fe      	b.n	8000f7c <UsageFault_Handler+0x4>

08000f7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f90:	4802      	ldr	r0, [pc, #8]	; (8000f9c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000f92:	f003 fe25 	bl	8004be0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20004c68 	.word	0x20004c68

08000fa0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000fa4:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <TIM3_IRQHandler+0x18>)
 8000fa6:	f003 fe1b 	bl	8004be0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8000faa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fae:	4803      	ldr	r0, [pc, #12]	; (8000fbc <TIM3_IRQHandler+0x1c>)
 8000fb0:	f002 faff 	bl	80035b2 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20004b14 	.word	0x20004b14
 8000fbc:	40020400 	.word	0x40020400

08000fc0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fc4:	4802      	ldr	r0, [pc, #8]	; (8000fd0 <USART1_IRQHandler+0x10>)
 8000fc6:	f004 fbc3 	bl	8005750 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20004be8 	.word	0x20004be8

08000fd4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000fd8:	4802      	ldr	r0, [pc, #8]	; (8000fe4 <DMA2_Stream2_IRQHandler+0x10>)
 8000fda:	f000 fd1d 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20004b88 	.word	0x20004b88

08000fe8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000fec:	4802      	ldr	r0, [pc, #8]	; (8000ff8 <ETH_IRQHandler+0x10>)
 8000fee:	f001 fb6b 	bl	80026c8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200065d0 	.word	0x200065d0

08000ffc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	e00a      	b.n	8001024 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800100e:	f3af 8000 	nop.w
 8001012:	4601      	mov	r1, r0
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	1c5a      	adds	r2, r3, #1
 8001018:	60ba      	str	r2, [r7, #8]
 800101a:	b2ca      	uxtb	r2, r1
 800101c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3301      	adds	r3, #1
 8001022:	617b      	str	r3, [r7, #20]
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	429a      	cmp	r2, r3
 800102a:	dbf0      	blt.n	800100e <_read+0x12>
	}

return len;
 800102c:	687b      	ldr	r3, [r7, #4]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b086      	sub	sp, #24
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
 8001046:	e009      	b.n	800105c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	1c5a      	adds	r2, r3, #1
 800104c:	60ba      	str	r2, [r7, #8]
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	3301      	adds	r3, #1
 800105a:	617b      	str	r3, [r7, #20]
 800105c:	697a      	ldr	r2, [r7, #20]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	429a      	cmp	r2, r3
 8001062:	dbf1      	blt.n	8001048 <_write+0x12>
	}
	return len;
 8001064:	687b      	ldr	r3, [r7, #4]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <_close>:

int _close(int file)
{
 800106e:	b480      	push	{r7}
 8001070:	b083      	sub	sp, #12
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
	return -1;
 8001076:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800107a:	4618      	mov	r0, r3
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001086:	b480      	push	{r7}
 8001088:	b083      	sub	sp, #12
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
 800108e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001096:	605a      	str	r2, [r3, #4]
	return 0;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <_isatty>:

int _isatty(int file)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
	return 1;
 80010ae:	2301      	movs	r3, #1
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
	return 0;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
	...

080010d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d8:	b480      	push	{r7}
 80010da:	b087      	sub	sp, #28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010e0:	4a14      	ldr	r2, [pc, #80]	; (8001134 <_sbrk+0x5c>)
 80010e2:	4b15      	ldr	r3, [pc, #84]	; (8001138 <_sbrk+0x60>)
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010ec:	4b13      	ldr	r3, [pc, #76]	; (800113c <_sbrk+0x64>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d102      	bne.n	80010fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <_sbrk+0x64>)
 80010f6:	4a12      	ldr	r2, [pc, #72]	; (8001140 <_sbrk+0x68>)
 80010f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010fa:	4b10      	ldr	r3, [pc, #64]	; (800113c <_sbrk+0x64>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	429a      	cmp	r2, r3
 8001106:	d205      	bcs.n	8001114 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001108:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <_sbrk+0x6c>)
 800110a:	220c      	movs	r2, #12
 800110c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800110e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001112:	e009      	b.n	8001128 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800111a:	4b08      	ldr	r3, [pc, #32]	; (800113c <_sbrk+0x64>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4413      	add	r3, r2
 8001122:	4a06      	ldr	r2, [pc, #24]	; (800113c <_sbrk+0x64>)
 8001124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001126:	68fb      	ldr	r3, [r7, #12]
}
 8001128:	4618      	mov	r0, r3
 800112a:	371c      	adds	r7, #28
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	20080000 	.word	0x20080000
 8001138:	00000400 	.word	0x00000400
 800113c:	200002f0 	.word	0x200002f0
 8001140:	2000b528 	.word	0x2000b528
 8001144:	2000b51c 	.word	0x2000b51c

08001148 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800114c:	4b08      	ldr	r3, [pc, #32]	; (8001170 <SystemInit+0x28>)
 800114e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001152:	4a07      	ldr	r2, [pc, #28]	; (8001170 <SystemInit+0x28>)
 8001154:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001158:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800115c:	4b04      	ldr	r3, [pc, #16]	; (8001170 <SystemInit+0x28>)
 800115e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001162:	609a      	str	r2, [r3, #8]
#endif
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	e000ed00 	.word	0xe000ed00

08001174 <echo_init>:



void
echo_init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0




  echo_pcb = tcp_new();
 800117a:	f00d fa6d 	bl	800e658 <tcp_new>
 800117e:	4602      	mov	r2, r0
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <echo_init+0x58>)
 8001182:	601a      	str	r2, [r3, #0]
  if (echo_pcb != NULL)
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <echo_init+0x58>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d01b      	beq.n	80011c4 <echo_init+0x50>
  {
    err_t err;

    err = tcp_bind(echo_pcb, IP_ADDR_ANY, 7);
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <echo_init+0x58>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2207      	movs	r2, #7
 8001192:	490f      	ldr	r1, [pc, #60]	; (80011d0 <echo_init+0x5c>)
 8001194:	4618      	mov	r0, r3
 8001196:	f00c f9bf 	bl	800d518 <tcp_bind>
 800119a:	4603      	mov	r3, r0
 800119c:	71fb      	strb	r3, [r7, #7]
    if (err == ERR_OK)
 800119e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10e      	bne.n	80011c4 <echo_init+0x50>
    {
      echo_pcb = tcp_listen(echo_pcb);
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <echo_init+0x58>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	21ff      	movs	r1, #255	; 0xff
 80011ac:	4618      	mov	r0, r3
 80011ae:	f00c fa6b 	bl	800d688 <tcp_listen_with_backlog>
 80011b2:	4602      	mov	r2, r0
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <echo_init+0x58>)
 80011b6:	601a      	str	r2, [r3, #0]
      tcp_accept(echo_pcb, echo_accept);
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <echo_init+0x58>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4905      	ldr	r1, [pc, #20]	; (80011d4 <echo_init+0x60>)
 80011be:	4618      	mov	r0, r3
 80011c0:	f00d fad8 	bl	800e774 <tcp_accept>
  }
  else
  {
    /* abort? output diagnostic? */
  }
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200002f4 	.word	0x200002f4
 80011d0:	0802a6f0 	.word	0x0802a6f0
 80011d4:	080011d9 	.word	0x080011d9

080011d8 <echo_accept>:
uint32_t count = 0;

err_t
echo_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	4613      	mov	r3, r2
 80011e4:	71fb      	strb	r3, [r7, #7]

  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  /* commonly observed practive to call tcp_setprio(), why? */
  tcp_setprio(newpcb, TCP_PRIO_MIN);
 80011e6:	2101      	movs	r1, #1
 80011e8:	68b8      	ldr	r0, [r7, #8]
 80011ea:	f00d f843 	bl	800e274 <tcp_setprio>

  es = (struct echo_state *)mem_malloc(sizeof(struct echo_state));
 80011ee:	200c      	movs	r0, #12
 80011f0:	f00a fb86 	bl	800b900 <mem_malloc>
 80011f4:	6138      	str	r0, [r7, #16]
  if (es != NULL)
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d019      	beq.n	8001230 <echo_accept+0x58>
  {
    es->state = ES_ACCEPTED;
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
    es->pcb = newpcb;
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	68ba      	ldr	r2, [r7, #8]
 8001206:	605a      	str	r2, [r3, #4]
    es->retries = 0;
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	2200      	movs	r2, #0
 800120c:	705a      	strb	r2, [r3, #1]
    es->p = NULL;
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
    /* pass newly allocated es to our callbacks */
    tcp_arg(newpcb, es);
 8001214:	6939      	ldr	r1, [r7, #16]
 8001216:	68b8      	ldr	r0, [r7, #8]
 8001218:	f00d fa34 	bl	800e684 <tcp_arg>
    tcp_recv(newpcb, echo_recv);
 800121c:	4908      	ldr	r1, [pc, #32]	; (8001240 <echo_accept+0x68>)
 800121e:	68b8      	ldr	r0, [r7, #8]
 8001220:	f00d fa42 	bl	800e6a8 <tcp_recv>
    count = 0;
 8001224:	4b07      	ldr	r3, [pc, #28]	; (8001244 <echo_accept+0x6c>)
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
    ret_err = ERR_OK;
 800122a:	2300      	movs	r3, #0
 800122c:	75fb      	strb	r3, [r7, #23]
 800122e:	e001      	b.n	8001234 <echo_accept+0x5c>

  }
  else
  {
    ret_err = ERR_MEM;
 8001230:	23ff      	movs	r3, #255	; 0xff
 8001232:	75fb      	strb	r3, [r7, #23]
  }
  //MY_FLASH_SetSectorAddrs(5, 0x08040000);
  return ret_err;
 8001234:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	08001249 	.word	0x08001249
 8001244:	200002f8 	.word	0x200002f8

08001248 <echo_recv>:

err_t
echo_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	b08d      	sub	sp, #52	; 0x34
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
 8001254:	70fb      	strb	r3, [r7, #3]
 8001256:	466b      	mov	r3, sp
 8001258:	461d      	mov	r5, r3


	if (!p) {
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d10a      	bne.n	8001276 <echo_recv+0x2e>
        tcp_close(tpcb);
 8001260:	68b8      	ldr	r0, [r7, #8]
 8001262:	f00c f863 	bl	800d32c <tcp_close>
        tcp_recv(tpcb, NULL);
 8001266:	2100      	movs	r1, #0
 8001268:	68b8      	ldr	r0, [r7, #8]
 800126a:	f00d fa1d 	bl	800e6a8 <tcp_recv>
        HAL_FLASH_Lock();
 800126e:	f001 ffcd 	bl	800320c <HAL_FLASH_Lock>
        return ERR_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e0ca      	b.n	800140c <echo_recv+0x1c4>
    }


	char buffer[p->len];
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	8958      	ldrh	r0, [r3, #10]
 800127a:	4603      	mov	r3, r0
 800127c:	3b01      	subs	r3, #1
 800127e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001280:	b281      	uxth	r1, r0
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	f04f 0300 	mov.w	r3, #0
 800128a:	f04f 0400 	mov.w	r4, #0
 800128e:	00d4      	lsls	r4, r2, #3
 8001290:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001294:	00cb      	lsls	r3, r1, #3
 8001296:	b281      	uxth	r1, r0
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	f04f 0400 	mov.w	r4, #0
 80012a4:	00d4      	lsls	r4, r2, #3
 80012a6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80012aa:	00cb      	lsls	r3, r1, #3
 80012ac:	4603      	mov	r3, r0
 80012ae:	3307      	adds	r3, #7
 80012b0:	08db      	lsrs	r3, r3, #3
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	ebad 0d03 	sub.w	sp, sp, r3
 80012b8:	466b      	mov	r3, sp
 80012ba:	3300      	adds	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	; 0x24
	char buffer2[p->len];
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	8958      	ldrh	r0, [r3, #10]
 80012c2:	4603      	mov	r3, r0
 80012c4:	3b01      	subs	r3, #1
 80012c6:	623b      	str	r3, [r7, #32]
 80012c8:	b281      	uxth	r1, r0
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	f04f 0400 	mov.w	r4, #0
 80012d6:	00d4      	lsls	r4, r2, #3
 80012d8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80012dc:	00cb      	lsls	r3, r1, #3
 80012de:	b281      	uxth	r1, r0
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	f04f 0400 	mov.w	r4, #0
 80012ec:	00d4      	lsls	r4, r2, #3
 80012ee:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80012f2:	00cb      	lsls	r3, r1, #3
 80012f4:	4603      	mov	r3, r0
 80012f6:	3307      	adds	r3, #7
 80012f8:	08db      	lsrs	r3, r3, #3
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	ebad 0d03 	sub.w	sp, sp, r3
 8001300:	466b      	mov	r3, sp
 8001302:	3300      	adds	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
    /* indicate that the packet has been received */
    tcp_recved(tpcb, p->len);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	895b      	ldrh	r3, [r3, #10]
 800130a:	4619      	mov	r1, r3
 800130c:	68b8      	ldr	r0, [r7, #8]
 800130e:	f00c fad1 	bl	800d8b4 <tcp_recved>
    /* in this case, we assume that the payload is < TCP_SND_BUF */

    //err = tcp_write(tpcb, p->payload, p->len, 1);
    /* free the received pbuf */

    pbuf_free(p);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f00b fb68 	bl	800c9e8 <pbuf_free>
    //MY_FLASH_WriteN(count, p->payload, p->len, DATA_TYPE_8);
    count = count + p->len;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	895b      	ldrh	r3, [r3, #10]
 800131c:	461a      	mov	r2, r3
 800131e:	4b3e      	ldr	r3, [pc, #248]	; (8001418 <echo_recv+0x1d0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4413      	add	r3, r2
 8001324:	4a3c      	ldr	r2, [pc, #240]	; (8001418 <echo_recv+0x1d0>)
 8001326:	6013      	str	r3, [r2, #0]

    for(int i=0;i<100;i++){
 8001328:	2300      	movs	r3, #0
 800132a:	62bb      	str	r3, [r7, #40]	; 0x28
 800132c:	e007      	b.n	800133e <echo_recv+0xf6>
    	pData[i]=0x00;
 800132e:	4a3b      	ldr	r2, [pc, #236]	; (800141c <echo_recv+0x1d4>)
 8001330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001332:	4413      	add	r3, r2
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<100;i++){
 8001338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800133a:	3301      	adds	r3, #1
 800133c:	62bb      	str	r3, [r7, #40]	; 0x28
 800133e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001340:	2b63      	cmp	r3, #99	; 0x63
 8001342:	ddf4      	ble.n	800132e <echo_recv+0xe6>
    }
    HAL_UART_DMAStop(&huart1);
 8001344:	4836      	ldr	r0, [pc, #216]	; (8001420 <echo_recv+0x1d8>)
 8001346:	f004 f997 	bl	8005678 <HAL_UART_DMAStop>
    huart1.hdmarx->Instance->NDTR = 100;
 800134a:	4b35      	ldr	r3, [pc, #212]	; (8001420 <echo_recv+0x1d8>)
 800134c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2264      	movs	r2, #100	; 0x64
 8001352:	605a      	str	r2, [r3, #4]
    HAL_UART_Receive_DMA(&huart1, pData, 100);
 8001354:	2264      	movs	r2, #100	; 0x64
 8001356:	4931      	ldr	r1, [pc, #196]	; (800141c <echo_recv+0x1d4>)
 8001358:	4831      	ldr	r0, [pc, #196]	; (8001420 <echo_recv+0x1d8>)
 800135a:	f004 f909 	bl	8005570 <HAL_UART_Receive_DMA>


    HAL_UART_Transmit(&huart1, p->payload, p->len, 10);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6859      	ldr	r1, [r3, #4]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	895a      	ldrh	r2, [r3, #10]
 8001366:	230a      	movs	r3, #10
 8001368:	482d      	ldr	r0, [pc, #180]	; (8001420 <echo_recv+0x1d8>)
 800136a:	f004 f86f 	bl	800544c <HAL_UART_Transmit>
    char cmd[p->len];
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	8958      	ldrh	r0, [r3, #10]
 8001372:	466b      	mov	r3, sp
 8001374:	461e      	mov	r6, r3
 8001376:	4603      	mov	r3, r0
 8001378:	3b01      	subs	r3, #1
 800137a:	61bb      	str	r3, [r7, #24]
 800137c:	b281      	uxth	r1, r0
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	f04f 0300 	mov.w	r3, #0
 8001386:	f04f 0400 	mov.w	r4, #0
 800138a:	00d4      	lsls	r4, r2, #3
 800138c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001390:	00cb      	lsls	r3, r1, #3
 8001392:	b281      	uxth	r1, r0
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	f04f 0300 	mov.w	r3, #0
 800139c:	f04f 0400 	mov.w	r4, #0
 80013a0:	00d4      	lsls	r4, r2, #3
 80013a2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80013a6:	00cb      	lsls	r3, r1, #3
 80013a8:	4603      	mov	r3, r0
 80013aa:	3307      	adds	r3, #7
 80013ac:	08db      	lsrs	r3, r3, #3
 80013ae:	00db      	lsls	r3, r3, #3
 80013b0:	ebad 0d03 	sub.w	sp, sp, r3
 80013b4:	466b      	mov	r3, sp
 80013b6:	3300      	adds	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
    memcpy(cmd, p->payload,p->len);
 80013ba:	6978      	ldr	r0, [r7, #20]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6859      	ldr	r1, [r3, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	895b      	ldrh	r3, [r3, #10]
 80013c4:	461a      	mov	r2, r3
 80013c6:	f014 fd42 	bl	8015e4e <memcpy>

    if((cmd[1] == 0xD1)||(cmd[1] == 0xD0)||(cmd[1] == 0xF6)){
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	785b      	ldrb	r3, [r3, #1]
 80013ce:	2bd1      	cmp	r3, #209	; 0xd1
 80013d0:	d007      	beq.n	80013e2 <echo_recv+0x19a>
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	785b      	ldrb	r3, [r3, #1]
 80013d6:	2bd0      	cmp	r3, #208	; 0xd0
 80013d8:	d003      	beq.n	80013e2 <echo_recv+0x19a>
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	785b      	ldrb	r3, [r3, #1]
 80013de:	2bf6      	cmp	r3, #246	; 0xf6
 80013e0:	d105      	bne.n	80013ee <echo_recv+0x1a6>
        while(pData[1] == 0x00){
 80013e2:	bf00      	nop
 80013e4:	4b0d      	ldr	r3, [pc, #52]	; (800141c <echo_recv+0x1d4>)
 80013e6:	785b      	ldrb	r3, [r3, #1]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0fb      	beq.n	80013e4 <echo_recv+0x19c>
    if((cmd[1] == 0xD1)||(cmd[1] == 0xD0)||(cmd[1] == 0xF6)){
 80013ec:	e002      	b.n	80013f4 <echo_recv+0x1ac>

        }
    }
    else
    {
    	HAL_Delay(10);
 80013ee:	200a      	movs	r0, #10
 80013f0:	f000 f86e 	bl	80014d0 <HAL_Delay>
    }

   tcp_write(tpcb, pData, pData[0]+1, 1);
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <echo_recv+0x1d4>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	3301      	adds	r3, #1
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	2301      	movs	r3, #1
 8001400:	4906      	ldr	r1, [pc, #24]	; (800141c <echo_recv+0x1d4>)
 8001402:	68b8      	ldr	r0, [r7, #8]
 8001404:	f010 f87a 	bl	80114fc <tcp_write>
       		char str[7];
       		sprintf(str, "%d;", count);
       		tcp_write(tpcb, str, 7, 1);
    	}
*/
    return ERR_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	46b5      	mov	sp, r6
 800140c:	46ad      	mov	sp, r5
}
 800140e:	4618      	mov	r0, r3
 8001410:	3734      	adds	r7, #52	; 0x34
 8001412:	46bd      	mov	sp, r7
 8001414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001416:	bf00      	nop
 8001418:	200002f8 	.word	0x200002f8
 800141c:	20004628 	.word	0x20004628
 8001420:	20004be8 	.word	0x20004be8

08001424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001424:	f8df d034 	ldr.w	sp, [pc, #52]	; 800145c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001428:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800142a:	e003      	b.n	8001434 <LoopCopyDataInit>

0800142c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800142e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001430:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001432:	3104      	adds	r1, #4

08001434 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001434:	480b      	ldr	r0, [pc, #44]	; (8001464 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001436:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001438:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800143a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800143c:	d3f6      	bcc.n	800142c <CopyDataInit>
  ldr  r2, =_sbss
 800143e:	4a0b      	ldr	r2, [pc, #44]	; (800146c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001440:	e002      	b.n	8001448 <LoopFillZerobss>

08001442 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001442:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001444:	f842 3b04 	str.w	r3, [r2], #4

08001448 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800144a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800144c:	d3f9      	bcc.n	8001442 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800144e:	f7ff fe7b 	bl	8001148 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001452:	f014 fcc9 	bl	8015de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001456:	f7ff f8f5 	bl	8000644 <main>
  bx  lr    
 800145a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800145c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001460:	0802a7b4 	.word	0x0802a7b4
  ldr  r0, =_sdata
 8001464:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001468:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 800146c:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8001470:	2000b524 	.word	0x2000b524

08001474 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001474:	e7fe      	b.n	8001474 <ADC_IRQHandler>

08001476 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800147a:	2003      	movs	r0, #3
 800147c:	f000 f8f7 	bl	800166e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001480:	2000      	movs	r0, #0
 8001482:	f7ff fd11 	bl	8000ea8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001486:	f7ff fb8b 	bl	8000ba0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800148a:	2300      	movs	r3, #0
}
 800148c:	4618      	mov	r0, r3
 800148e:	bd80      	pop	{r7, pc}

08001490 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_IncTick+0x20>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	461a      	mov	r2, r3
 800149a:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <HAL_IncTick+0x24>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4413      	add	r3, r2
 80014a0:	4a04      	ldr	r2, [pc, #16]	; (80014b4 <HAL_IncTick+0x24>)
 80014a2:	6013      	str	r3, [r2, #0]
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000008 	.word	0x20000008
 80014b4:	20004ca8 	.word	0x20004ca8

080014b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return uwTick;
 80014bc:	4b03      	ldr	r3, [pc, #12]	; (80014cc <HAL_GetTick+0x14>)
 80014be:	681b      	ldr	r3, [r3, #0]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20004ca8 	.word	0x20004ca8

080014d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014d8:	f7ff ffee 	bl	80014b8 <HAL_GetTick>
 80014dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80014e8:	d005      	beq.n	80014f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <HAL_Delay+0x40>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	461a      	mov	r2, r3
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4413      	add	r3, r2
 80014f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014f6:	bf00      	nop
 80014f8:	f7ff ffde 	bl	80014b8 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	429a      	cmp	r2, r3
 8001506:	d8f7      	bhi.n	80014f8 <HAL_Delay+0x28>
  {
  }
}
 8001508:	bf00      	nop
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000008 	.word	0x20000008

08001514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <__NVIC_SetPriorityGrouping+0x40>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001530:	4013      	ands	r3, r2
 8001532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <__NVIC_SetPriorityGrouping+0x44>)
 800153e:	4313      	orrs	r3, r2
 8001540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001542:	4a04      	ldr	r2, [pc, #16]	; (8001554 <__NVIC_SetPriorityGrouping+0x40>)
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	60d3      	str	r3, [r2, #12]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000ed00 	.word	0xe000ed00
 8001558:	05fa0000 	.word	0x05fa0000

0800155c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001560:	4b04      	ldr	r3, [pc, #16]	; (8001574 <__NVIC_GetPriorityGrouping+0x18>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	0a1b      	lsrs	r3, r3, #8
 8001566:	f003 0307 	and.w	r3, r3, #7
}
 800156a:	4618      	mov	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	2b00      	cmp	r3, #0
 8001588:	db0b      	blt.n	80015a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	f003 021f 	and.w	r2, r3, #31
 8001590:	4907      	ldr	r1, [pc, #28]	; (80015b0 <__NVIC_EnableIRQ+0x38>)
 8001592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	2001      	movs	r0, #1
 800159a:	fa00 f202 	lsl.w	r2, r0, r2
 800159e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	db0a      	blt.n	80015de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	490c      	ldr	r1, [pc, #48]	; (8001600 <__NVIC_SetPriority+0x4c>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	0112      	lsls	r2, r2, #4
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	440b      	add	r3, r1
 80015d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015dc:	e00a      	b.n	80015f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	4908      	ldr	r1, [pc, #32]	; (8001604 <__NVIC_SetPriority+0x50>)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	f003 030f 	and.w	r3, r3, #15
 80015ea:	3b04      	subs	r3, #4
 80015ec:	0112      	lsls	r2, r2, #4
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	440b      	add	r3, r1
 80015f2:	761a      	strb	r2, [r3, #24]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000e100 	.word	0xe000e100
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001608:	b480      	push	{r7}
 800160a:	b089      	sub	sp, #36	; 0x24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f1c3 0307 	rsb	r3, r3, #7
 8001622:	2b04      	cmp	r3, #4
 8001624:	bf28      	it	cs
 8001626:	2304      	movcs	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3304      	adds	r3, #4
 800162e:	2b06      	cmp	r3, #6
 8001630:	d902      	bls.n	8001638 <NVIC_EncodePriority+0x30>
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3b03      	subs	r3, #3
 8001636:	e000      	b.n	800163a <NVIC_EncodePriority+0x32>
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800163c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	401a      	ands	r2, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001650:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	43d9      	mvns	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	4313      	orrs	r3, r2
         );
}
 8001662:	4618      	mov	r0, r3
 8001664:	3724      	adds	r7, #36	; 0x24
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff ff4c 	bl	8001514 <__NVIC_SetPriorityGrouping>
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
 8001690:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001696:	f7ff ff61 	bl	800155c <__NVIC_GetPriorityGrouping>
 800169a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	6978      	ldr	r0, [r7, #20]
 80016a2:	f7ff ffb1 	bl	8001608 <NVIC_EncodePriority>
 80016a6:	4602      	mov	r2, r0
 80016a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ac:	4611      	mov	r1, r2
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff ff80 	bl	80015b4 <__NVIC_SetPriority>
}
 80016b4:	bf00      	nop
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ff54 	bl	8001578 <__NVIC_EnableIRQ>
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80016e4:	f7ff fee8 	bl	80014b8 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e099      	b.n	8001828 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2202      	movs	r2, #2
 8001700:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0201 	bic.w	r2, r2, #1
 8001712:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001714:	e00f      	b.n	8001736 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001716:	f7ff fecf 	bl	80014b8 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b05      	cmp	r3, #5
 8001722:	d908      	bls.n	8001736 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2220      	movs	r2, #32
 8001728:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2203      	movs	r2, #3
 800172e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e078      	b.n	8001828 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1e8      	bne.n	8001716 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	4b38      	ldr	r3, [pc, #224]	; (8001830 <HAL_DMA_Init+0x158>)
 8001750:	4013      	ands	r3, r2
 8001752:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001762:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800176e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800177a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	4313      	orrs	r3, r2
 8001786:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	2b04      	cmp	r3, #4
 800178e:	d107      	bne.n	80017a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001798:	4313      	orrs	r3, r2
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	4313      	orrs	r3, r2
 800179e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	697a      	ldr	r2, [r7, #20]
 80017a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	f023 0307 	bic.w	r3, r3, #7
 80017b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	4313      	orrs	r3, r2
 80017c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	d117      	bne.n	80017fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d00e      	beq.n	80017fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f000 fb15 	bl	8001e0c <DMA_CheckFifoParam>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d008      	beq.n	80017fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2240      	movs	r2, #64	; 0x40
 80017ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2201      	movs	r2, #1
 80017f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80017f6:	2301      	movs	r3, #1
 80017f8:	e016      	b.n	8001828 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 facc 	bl	8001da0 <DMA_CalcBaseAndBitshift>
 8001808:	4603      	mov	r3, r0
 800180a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001810:	223f      	movs	r2, #63	; 0x3f
 8001812:	409a      	lsls	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2201      	movs	r2, #1
 8001822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3718      	adds	r7, #24
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	e010803f 	.word	0xe010803f

08001834 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
 8001840:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001842:	2300      	movs	r3, #0
 8001844:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001852:	2b01      	cmp	r3, #1
 8001854:	d101      	bne.n	800185a <HAL_DMA_Start_IT+0x26>
 8001856:	2302      	movs	r3, #2
 8001858:	e048      	b.n	80018ec <HAL_DMA_Start_IT+0xb8>
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2201      	movs	r2, #1
 800185e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b01      	cmp	r3, #1
 800186c:	d137      	bne.n	80018de <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2202      	movs	r2, #2
 8001872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2200      	movs	r2, #0
 800187a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	68b9      	ldr	r1, [r7, #8]
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	f000 fa5e 	bl	8001d44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800188c:	223f      	movs	r2, #63	; 0x3f
 800188e:	409a      	lsls	r2, r3
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f042 0216 	orr.w	r2, r2, #22
 80018a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	695a      	ldr	r2, [r3, #20]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018b2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d007      	beq.n	80018cc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f042 0208 	orr.w	r2, r2, #8
 80018ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 0201 	orr.w	r2, r2, #1
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	e005      	b.n	80018ea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80018e6:	2302      	movs	r3, #2
 80018e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80018ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001900:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001902:	f7ff fdd9 	bl	80014b8 <HAL_GetTick>
 8001906:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d008      	beq.n	8001926 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2280      	movs	r2, #128	; 0x80
 8001918:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e052      	b.n	80019cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f022 0216 	bic.w	r2, r2, #22
 8001934:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	695a      	ldr	r2, [r3, #20]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001944:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	2b00      	cmp	r3, #0
 800194c:	d103      	bne.n	8001956 <HAL_DMA_Abort+0x62>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001952:	2b00      	cmp	r3, #0
 8001954:	d007      	beq.n	8001966 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f022 0208 	bic.w	r2, r2, #8
 8001964:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f022 0201 	bic.w	r2, r2, #1
 8001974:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001976:	e013      	b.n	80019a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001978:	f7ff fd9e 	bl	80014b8 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b05      	cmp	r3, #5
 8001984:	d90c      	bls.n	80019a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2220      	movs	r2, #32
 800198a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2203      	movs	r2, #3
 8001998:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e015      	b.n	80019cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1e4      	bne.n	8001978 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019b2:	223f      	movs	r2, #63	; 0x3f
 80019b4:	409a      	lsls	r2, r3
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2201      	movs	r2, #1
 80019c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d004      	beq.n	80019f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2280      	movs	r2, #128	; 0x80
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e00c      	b.n	8001a0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2205      	movs	r2, #5
 80019f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 0201 	bic.w	r2, r2, #1
 8001a08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001a24:	4b92      	ldr	r3, [pc, #584]	; (8001c70 <HAL_DMA_IRQHandler+0x258>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a92      	ldr	r2, [pc, #584]	; (8001c74 <HAL_DMA_IRQHandler+0x25c>)
 8001a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2e:	0a9b      	lsrs	r3, r3, #10
 8001a30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a42:	2208      	movs	r2, #8
 8001a44:	409a      	lsls	r2, r3
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d01a      	beq.n	8001a84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d013      	beq.n	8001a84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f022 0204 	bic.w	r2, r2, #4
 8001a6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a70:	2208      	movs	r2, #8
 8001a72:	409a      	lsls	r2, r3
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a7c:	f043 0201 	orr.w	r2, r3, #1
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a88:	2201      	movs	r2, #1
 8001a8a:	409a      	lsls	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d012      	beq.n	8001aba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d00b      	beq.n	8001aba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	409a      	lsls	r2, r3
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab2:	f043 0202 	orr.w	r2, r3, #2
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001abe:	2204      	movs	r2, #4
 8001ac0:	409a      	lsls	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d012      	beq.n	8001af0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00b      	beq.n	8001af0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001adc:	2204      	movs	r2, #4
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ae8:	f043 0204 	orr.w	r2, r3, #4
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af4:	2210      	movs	r2, #16
 8001af6:	409a      	lsls	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d043      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d03c      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b12:	2210      	movs	r2, #16
 8001b14:	409a      	lsls	r2, r3
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d018      	beq.n	8001b5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d108      	bne.n	8001b48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d024      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	4798      	blx	r3
 8001b46:	e01f      	b.n	8001b88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d01b      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4798      	blx	r3
 8001b58:	e016      	b.n	8001b88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d107      	bne.n	8001b78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f022 0208 	bic.w	r2, r2, #8
 8001b76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 808e 	beq.w	8001cb6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0310 	and.w	r3, r3, #16
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f000 8086 	beq.w	8001cb6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bae:	2220      	movs	r2, #32
 8001bb0:	409a      	lsls	r2, r3
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b05      	cmp	r3, #5
 8001bc0:	d136      	bne.n	8001c30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 0216 	bic.w	r2, r2, #22
 8001bd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	695a      	ldr	r2, [r3, #20]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001be0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d103      	bne.n	8001bf2 <HAL_DMA_IRQHandler+0x1da>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d007      	beq.n	8001c02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f022 0208 	bic.w	r2, r2, #8
 8001c00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c06:	223f      	movs	r2, #63	; 0x3f
 8001c08:	409a      	lsls	r2, r3
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d07d      	beq.n	8001d22 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	4798      	blx	r3
        }
        return;
 8001c2e:	e078      	b.n	8001d22 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d01c      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d108      	bne.n	8001c5e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d030      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	4798      	blx	r3
 8001c5c:	e02b      	b.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d027      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	4798      	blx	r3
 8001c6e:	e022      	b.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001c70:	20000000 	.word	0x20000000
 8001c74:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10f      	bne.n	8001ca6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f022 0210 	bic.w	r2, r2, #16
 8001c94:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d032      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d022      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2205      	movs	r2, #5
 8001cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 0201 	bic.w	r2, r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d307      	bcc.n	8001cfe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1f2      	bne.n	8001ce2 <HAL_DMA_IRQHandler+0x2ca>
 8001cfc:	e000      	b.n	8001d00 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001cfe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	4798      	blx	r3
 8001d20:	e000      	b.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001d22:	bf00      	nop
    }
  }
}
 8001d24:	3718      	adds	r7, #24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop

08001d2c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
 8001d50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2b40      	cmp	r3, #64	; 0x40
 8001d70:	d108      	bne.n	8001d84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d82:	e007      	b.n	8001d94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68ba      	ldr	r2, [r7, #8]
 8001d8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	60da      	str	r2, [r3, #12]
}
 8001d94:	bf00      	nop
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	3b10      	subs	r3, #16
 8001db0:	4a13      	ldr	r2, [pc, #76]	; (8001e00 <DMA_CalcBaseAndBitshift+0x60>)
 8001db2:	fba2 2303 	umull	r2, r3, r2, r3
 8001db6:	091b      	lsrs	r3, r3, #4
 8001db8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001dba:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <DMA_CalcBaseAndBitshift+0x64>)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d908      	bls.n	8001de0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	; (8001e08 <DMA_CalcBaseAndBitshift+0x68>)
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	1d1a      	adds	r2, r3, #4
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	659a      	str	r2, [r3, #88]	; 0x58
 8001dde:	e006      	b.n	8001dee <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	4b08      	ldr	r3, [pc, #32]	; (8001e08 <DMA_CalcBaseAndBitshift+0x68>)
 8001de8:	4013      	ands	r3, r2
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	aaaaaaab 	.word	0xaaaaaaab
 8001e04:	08019a98 	.word	0x08019a98
 8001e08:	fffffc00 	.word	0xfffffc00

08001e0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	699b      	ldr	r3, [r3, #24]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d11f      	bne.n	8001e66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	2b03      	cmp	r3, #3
 8001e2a:	d855      	bhi.n	8001ed8 <DMA_CheckFifoParam+0xcc>
 8001e2c:	a201      	add	r2, pc, #4	; (adr r2, 8001e34 <DMA_CheckFifoParam+0x28>)
 8001e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e32:	bf00      	nop
 8001e34:	08001e45 	.word	0x08001e45
 8001e38:	08001e57 	.word	0x08001e57
 8001e3c:	08001e45 	.word	0x08001e45
 8001e40:	08001ed9 	.word	0x08001ed9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d045      	beq.n	8001edc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e54:	e042      	b.n	8001edc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e5e:	d13f      	bne.n	8001ee0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e64:	e03c      	b.n	8001ee0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e6e:	d121      	bne.n	8001eb4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d836      	bhi.n	8001ee4 <DMA_CheckFifoParam+0xd8>
 8001e76:	a201      	add	r2, pc, #4	; (adr r2, 8001e7c <DMA_CheckFifoParam+0x70>)
 8001e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e7c:	08001e8d 	.word	0x08001e8d
 8001e80:	08001e93 	.word	0x08001e93
 8001e84:	08001e8d 	.word	0x08001e8d
 8001e88:	08001ea5 	.word	0x08001ea5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	73fb      	strb	r3, [r7, #15]
      break;
 8001e90:	e02f      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d024      	beq.n	8001ee8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ea2:	e021      	b.n	8001ee8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001eac:	d11e      	bne.n	8001eec <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001eb2:	e01b      	b.n	8001eec <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d902      	bls.n	8001ec0 <DMA_CheckFifoParam+0xb4>
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	d003      	beq.n	8001ec6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ebe:	e018      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ec4:	e015      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00e      	beq.n	8001ef0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	73fb      	strb	r3, [r7, #15]
      break;
 8001ed6:	e00b      	b.n	8001ef0 <DMA_CheckFifoParam+0xe4>
      break;
 8001ed8:	bf00      	nop
 8001eda:	e00a      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      break;
 8001edc:	bf00      	nop
 8001ede:	e008      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      break;
 8001ee0:	bf00      	nop
 8001ee2:	e006      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      break;
 8001ee4:	bf00      	nop
 8001ee6:	e004      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      break;
 8001ee8:	bf00      	nop
 8001eea:	e002      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      break;   
 8001eec:	bf00      	nop
 8001eee:	e000      	b.n	8001ef2 <DMA_CheckFifoParam+0xe6>
      break;
 8001ef0:	bf00      	nop
    }
  } 
  
  return status; 
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8001f10:	4ba9      	ldr	r3, [pc, #676]	; (80021b8 <HAL_ETH_Init+0x2b8>)
 8001f12:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e183      	b.n	800222e <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d106      	bne.n	8001f40 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f004 fe7a 	bl	8006c34 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f40:	4b9e      	ldr	r3, [pc, #632]	; (80021bc <HAL_ETH_Init+0x2bc>)
 8001f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f44:	4a9d      	ldr	r2, [pc, #628]	; (80021bc <HAL_ETH_Init+0x2bc>)
 8001f46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f4a:	6453      	str	r3, [r2, #68]	; 0x44
 8001f4c:	4b9b      	ldr	r3, [pc, #620]	; (80021bc <HAL_ETH_Init+0x2bc>)
 8001f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001f58:	4b99      	ldr	r3, [pc, #612]	; (80021c0 <HAL_ETH_Init+0x2c0>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	4a98      	ldr	r2, [pc, #608]	; (80021c0 <HAL_ETH_Init+0x2c0>)
 8001f5e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001f62:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001f64:	4b96      	ldr	r3, [pc, #600]	; (80021c0 <HAL_ETH_Init+0x2c0>)
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	4994      	ldr	r1, [pc, #592]	; (80021c0 <HAL_ETH_Init+0x2c0>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f042 0201 	orr.w	r2, r2, #1
 8001f84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f88:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001f8a:	f7ff fa95 	bl	80014b8 <HAL_GetTick>
 8001f8e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001f90:	e011      	b.n	8001fb6 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8001f92:	f7ff fa91 	bl	80014b8 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001fa0:	d909      	bls.n	8001fb6 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e13b      	b.n	800222e <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1e4      	bne.n	8001f92 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f023 031c 	bic.w	r3, r3, #28
 8001fd6:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001fd8:	f002 f920 	bl	800421c <HAL_RCC_GetHCLKFreq>
 8001fdc:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	4a78      	ldr	r2, [pc, #480]	; (80021c4 <HAL_ETH_Init+0x2c4>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d908      	bls.n	8001ff8 <HAL_ETH_Init+0xf8>
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	4a77      	ldr	r2, [pc, #476]	; (80021c8 <HAL_ETH_Init+0x2c8>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d804      	bhi.n	8001ff8 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	f043 0308 	orr.w	r3, r3, #8
 8001ff4:	61fb      	str	r3, [r7, #28]
 8001ff6:	e027      	b.n	8002048 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	4a73      	ldr	r2, [pc, #460]	; (80021c8 <HAL_ETH_Init+0x2c8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d908      	bls.n	8002012 <HAL_ETH_Init+0x112>
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	4a72      	ldr	r2, [pc, #456]	; (80021cc <HAL_ETH_Init+0x2cc>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d804      	bhi.n	8002012 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f043 030c 	orr.w	r3, r3, #12
 800200e:	61fb      	str	r3, [r7, #28]
 8002010:	e01a      	b.n	8002048 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	4a6d      	ldr	r2, [pc, #436]	; (80021cc <HAL_ETH_Init+0x2cc>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d903      	bls.n	8002022 <HAL_ETH_Init+0x122>
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	4a6c      	ldr	r2, [pc, #432]	; (80021d0 <HAL_ETH_Init+0x2d0>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d911      	bls.n	8002046 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	4a6a      	ldr	r2, [pc, #424]	; (80021d0 <HAL_ETH_Init+0x2d0>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d908      	bls.n	800203c <HAL_ETH_Init+0x13c>
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	4a69      	ldr	r2, [pc, #420]	; (80021d4 <HAL_ETH_Init+0x2d4>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d804      	bhi.n	800203c <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f043 0304 	orr.w	r3, r3, #4
 8002038:	61fb      	str	r3, [r7, #28]
 800203a:	e005      	b.n	8002048 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f043 0310 	orr.w	r3, r3, #16
 8002042:	61fb      	str	r3, [r7, #28]
 8002044:	e000      	b.n	8002048 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002046:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	69fa      	ldr	r2, [r7, #28]
 800204e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002050:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002054:	2100      	movs	r1, #0
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 fc19 	bl	800288e <HAL_ETH_WritePHYRegister>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00b      	beq.n	800207a <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002066:	6939      	ldr	r1, [r7, #16]
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f000 fdcf 	bl	8002c0c <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e0d9      	b.n	800222e <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800207a:	20ff      	movs	r0, #255	; 0xff
 800207c:	f7ff fa28 	bl	80014d0 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 80a7 	beq.w	80021d8 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800208a:	f7ff fa15 	bl	80014b8 <HAL_GetTick>
 800208e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002090:	f107 030c 	add.w	r3, r7, #12
 8002094:	461a      	mov	r2, r3
 8002096:	2101      	movs	r1, #1
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f000 fb90 	bl	80027be <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800209e:	f7ff fa0b 	bl	80014b8 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d90f      	bls.n	80020d0 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80020b4:	6939      	ldr	r1, [r7, #16]
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 fda8 	bl	8002c0c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e0ae      	b.n	800222e <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d0da      	beq.n	8002090 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80020da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020de:	2100      	movs	r1, #0
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 fbd4 	bl	800288e <HAL_ETH_WritePHYRegister>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00b      	beq.n	8002104 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80020f0:	6939      	ldr	r1, [r7, #16]
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 fd8a 	bl	8002c0c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8002100:	2301      	movs	r3, #1
 8002102:	e094      	b.n	800222e <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8002104:	f7ff f9d8 	bl	80014b8 <HAL_GetTick>
 8002108:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800210a:	f107 030c 	add.w	r3, r7, #12
 800210e:	461a      	mov	r2, r3
 8002110:	2101      	movs	r1, #1
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 fb53 	bl	80027be <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002118:	f7ff f9ce 	bl	80014b8 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	f241 3288 	movw	r2, #5000	; 0x1388
 8002126:	4293      	cmp	r3, r2
 8002128:	d90f      	bls.n	800214a <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800212e:	6939      	ldr	r1, [r7, #16]
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 fd6b 	bl	8002c0c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e071      	b.n	800222e <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f003 0320 	and.w	r3, r3, #32
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0da      	beq.n	800210a <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002154:	f107 030c 	add.w	r3, r7, #12
 8002158:	461a      	mov	r2, r3
 800215a:	211f      	movs	r1, #31
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 fb2e 	bl	80027be <HAL_ETH_ReadPHYRegister>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00b      	beq.n	8002180 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800216c:	6939      	ldr	r1, [r7, #16]
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f000 fd4c 	bl	8002c0c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800217c:	2301      	movs	r3, #1
 800217e:	e056      	b.n	800222e <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 0310 	and.w	r3, r3, #16
 8002186:	2b00      	cmp	r3, #0
 8002188:	d004      	beq.n	8002194 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002190:	60da      	str	r2, [r3, #12]
 8002192:	e002      	b.n	800219a <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	e037      	b.n	800221c <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	e032      	b.n	800221c <HAL_ETH_Init+0x31c>
 80021b6:	bf00      	nop
 80021b8:	03938700 	.word	0x03938700
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40013800 	.word	0x40013800
 80021c4:	01312cff 	.word	0x01312cff
 80021c8:	02160ebf 	.word	0x02160ebf
 80021cc:	039386ff 	.word	0x039386ff
 80021d0:	05f5e0ff 	.word	0x05f5e0ff
 80021d4:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	08db      	lsrs	r3, r3, #3
 80021de:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	085b      	lsrs	r3, r3, #1
 80021e6:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80021e8:	4313      	orrs	r3, r2
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	461a      	mov	r2, r3
 80021ee:	2100      	movs	r1, #0
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f000 fb4c 	bl	800288e <HAL_ETH_WritePHYRegister>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00b      	beq.n	8002214 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002200:	6939      	ldr	r1, [r7, #16]
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 fd02 	bl	8002c0c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e00c      	b.n	800222e <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002214:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002218:	f7ff f95a 	bl	80014d0 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800221c:	6939      	ldr	r1, [r7, #16]
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 fcf4 	bl	8002c0c <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3720      	adds	r7, #32
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop

08002238 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8002238:	b480      	push	{r7}
 800223a:	b087      	sub	sp, #28
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
 8002244:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8002246:	2300      	movs	r3, #0
 8002248:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_ETH_DMATxDescListInit+0x20>
 8002254:	2302      	movs	r3, #2
 8002256:	e052      	b.n	80022fe <HAL_ETH_DMATxDescListInit+0xc6>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2202      	movs	r2, #2
 8002264:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
 8002272:	e030      	b.n	80022d6 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	015b      	lsls	r3, r3, #5
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	4413      	add	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002284:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800228c:	fb02 f303 	mul.w	r3, r2, r3
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	4413      	add	r3, r2
 8002294:	461a      	mov	r2, r3
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d105      	bne.n	80022ae <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	3b01      	subs	r3, #1
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d208      	bcs.n	80022ca <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	3301      	adds	r3, #1
 80022bc:	015b      	lsls	r3, r3, #5
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	4413      	add	r3, r2
 80022c2:	461a      	mov	r2, r3
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	60da      	str	r2, [r3, #12]
 80022c8:	e002      	b.n	80022d0 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	3301      	adds	r3, #1
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	697a      	ldr	r2, [r7, #20]
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d3ca      	bcc.n	8002274 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6819      	ldr	r1, [r3, #0]
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	f241 0310 	movw	r3, #4112	; 0x1010
 80022e8:	440b      	add	r3, r1
 80022ea:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	371c      	adds	r7, #28
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800230a:	b480      	push	{r7}
 800230c:	b087      	sub	sp, #28
 800230e:	af00      	add	r7, sp, #0
 8002310:	60f8      	str	r0, [r7, #12]
 8002312:	60b9      	str	r1, [r7, #8]
 8002314:	607a      	str	r2, [r7, #4]
 8002316:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002322:	2b01      	cmp	r3, #1
 8002324:	d101      	bne.n	800232a <HAL_ETH_DMARxDescListInit+0x20>
 8002326:	2302      	movs	r3, #2
 8002328:	e056      	b.n	80023d8 <HAL_ETH_DMARxDescListInit+0xce>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2202      	movs	r2, #2
 8002336:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	e034      	b.n	80023b0 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	015b      	lsls	r3, r3, #5
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	4413      	add	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002356:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800235e:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002366:	fb02 f303 	mul.w	r3, r2, r3
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	4413      	add	r3, r2
 800236e:	461a      	mov	r2, r3
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d105      	bne.n	8002388 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	3b01      	subs	r3, #1
 800238c:	697a      	ldr	r2, [r7, #20]
 800238e:	429a      	cmp	r2, r3
 8002390:	d208      	bcs.n	80023a4 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	3301      	adds	r3, #1
 8002396:	015b      	lsls	r3, r3, #5
 8002398:	68ba      	ldr	r2, [r7, #8]
 800239a:	4413      	add	r3, r2
 800239c:	461a      	mov	r2, r3
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	e002      	b.n	80023aa <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	3301      	adds	r3, #1
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d3c6      	bcc.n	8002346 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6819      	ldr	r1, [r3, #0]
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	f241 030c 	movw	r3, #4108	; 0x100c
 80023c2:	440b      	add	r3, r1
 80023c4:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	371c      	adds	r7, #28
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002400:	2b01      	cmp	r3, #1
 8002402:	d101      	bne.n	8002408 <HAL_ETH_TransmitFrame+0x24>
 8002404:	2302      	movs	r3, #2
 8002406:	e0cd      	b.n	80025a4 <HAL_ETH_TransmitFrame+0x1c0>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2202      	movs	r2, #2
 8002414:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d109      	bne.n	8002432 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800242e:	2301      	movs	r3, #1
 8002430:	e0b8      	b.n	80025a4 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	da09      	bge.n	8002450 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2212      	movs	r2, #18
 8002440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0a9      	b.n	80025a4 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002456:	4293      	cmp	r3, r2
 8002458:	d915      	bls.n	8002486 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	4a54      	ldr	r2, [pc, #336]	; (80025b0 <HAL_ETH_TransmitFrame+0x1cc>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	0a9b      	lsrs	r3, r3, #10
 8002464:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	4b51      	ldr	r3, [pc, #324]	; (80025b0 <HAL_ETH_TransmitFrame+0x1cc>)
 800246a:	fba3 1302 	umull	r1, r3, r3, r2
 800246e:	0a9b      	lsrs	r3, r3, #10
 8002470:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8002474:	fb01 f303 	mul.w	r3, r1, r3
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d005      	beq.n	800248a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	3301      	adds	r3, #1
 8002482:	617b      	str	r3, [r7, #20]
 8002484:	e001      	b.n	800248a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8002486:	2301      	movs	r3, #1
 8002488:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d11c      	bne.n	80024ca <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249a:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800249e:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80024aa:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80024ba:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	461a      	mov	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80024c8:	e04b      	b.n	8002562 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
 80024ce:	e044      	b.n	800255a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024da:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80024de:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d107      	bne.n	80024f6 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024f4:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80024fe:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	3b01      	subs	r3, #1
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	429a      	cmp	r2, r3
 8002508:	d116      	bne.n	8002538 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002514:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002518:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	4a25      	ldr	r2, [pc, #148]	; (80025b4 <HAL_ETH_TransmitFrame+0x1d0>)
 800251e:	fb02 f203 	mul.w	r2, r2, r3
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	4413      	add	r3, r2
 8002526:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800252a:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002536:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002542:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002546:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	461a      	mov	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	3301      	adds	r3, #1
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	429a      	cmp	r2, r3
 8002560:	d3b6      	bcc.n	80024d0 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	f241 0314 	movw	r3, #4116	; 0x1014
 800256a:	4413      	add	r3, r2
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00d      	beq.n	8002592 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	f241 0314 	movw	r3, #4116	; 0x1014
 800257e:	4413      	add	r3, r2
 8002580:	2204      	movs	r2, #4
 8002582:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	f241 0304 	movw	r3, #4100	; 0x1004
 800258c:	4413      	add	r3, r2
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	371c      	adds	r7, #28
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	ac02b00b 	.word	0xac02b00b
 80025b4:	fffffa0c 	.word	0xfffffa0c

080025b8 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 80025c0:	2300      	movs	r3, #0
 80025c2:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d101      	bne.n	80025d2 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80025ce:	2302      	movs	r3, #2
 80025d0:	e074      	b.n	80026bc <HAL_ETH_GetReceivedFrame_IT+0x104>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2201      	movs	r2, #1
 80025d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2202      	movs	r2, #2
 80025de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80025e2:	e05a      	b.n	800269a <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3301      	adds	r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025f8:	d10d      	bne.n	8002616 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2201      	movs	r2, #1
 8002606:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	461a      	mov	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	629a      	str	r2, [r3, #40]	; 0x28
 8002614:	e041      	b.n	800269a <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10b      	bne.n	800263c <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002628:	1c5a      	adds	r2, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	461a      	mov	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	629a      	str	r2, [r3, #40]	; 0x28
 800263a:	e02e      	b.n	800269a <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002652:	2b01      	cmp	r3, #1
 8002654:	d103      	bne.n	800265e <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	0c1b      	lsrs	r3, r3, #16
 8002666:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800266a:	1f1a      	subs	r2, r3, #4
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002674:	689a      	ldr	r2, [r3, #8]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	461a      	mov	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	e010      	b.n	80026bc <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	db02      	blt.n	80026aa <HAL_ETH_GetReceivedFrame_IT+0xf2>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2b03      	cmp	r3, #3
 80026a8:	d99c      	bls.n	80025e4 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	f241 0314 	movw	r3, #4116	; 0x1014
 80026d8:	4413      	add	r3, r2
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026e0:	2b40      	cmp	r3, #64	; 0x40
 80026e2:	d112      	bne.n	800270a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f004 fb65 	bl	8006db4 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	f241 0314 	movw	r3, #4116	; 0x1014
 80026f2:	4413      	add	r3, r2
 80026f4:	2240      	movs	r2, #64	; 0x40
 80026f6:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002708:	e01b      	b.n	8002742 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	f241 0314 	movw	r3, #4116	; 0x1014
 8002712:	4413      	add	r3, r2
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b01      	cmp	r3, #1
 800271c:	d111      	bne.n	8002742 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f839 	bl	8002796 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	f241 0314 	movw	r3, #4116	; 0x1014
 800272c:	4413      	add	r3, r2
 800272e:	2201      	movs	r2, #1
 8002730:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	f241 0314 	movw	r3, #4116	; 0x1014
 800274a:	4413      	add	r3, r2
 800274c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002750:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	f241 0314 	movw	r3, #4116	; 0x1014
 800275a:	4413      	add	r3, r2
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002762:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002766:	d112      	bne.n	800278e <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f81e 	bl	80027aa <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	f241 0314 	movw	r3, #4116	; 0x1014
 8002776:	4413      	add	r3, r2
 8002778:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800277c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2201      	movs	r2, #1
 8002782:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b083      	sub	sp, #12
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b086      	sub	sp, #24
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	60f8      	str	r0, [r7, #12]
 80027c6:	460b      	mov	r3, r1
 80027c8:	607a      	str	r2, [r7, #4]
 80027ca:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b82      	cmp	r3, #130	; 0x82
 80027de:	d101      	bne.n	80027e4 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80027e0:	2302      	movs	r3, #2
 80027e2:	e050      	b.n	8002886 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2282      	movs	r2, #130	; 0x82
 80027e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f003 031c 	and.w	r3, r3, #28
 80027fa:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8a1b      	ldrh	r3, [r3, #16]
 8002800:	02db      	lsls	r3, r3, #11
 8002802:	b29b      	uxth	r3, r3
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	4313      	orrs	r3, r2
 8002808:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800280a:	897b      	ldrh	r3, [r7, #10]
 800280c:	019b      	lsls	r3, r3, #6
 800280e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	4313      	orrs	r3, r2
 8002816:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f023 0302 	bic.w	r3, r3, #2
 800281e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002830:	f7fe fe42 	bl	80014b8 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002836:	e015      	b.n	8002864 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8002838:	f7fe fe3e 	bl	80014b8 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002846:	d309      	bcc.n	800285c <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e014      	b.n	8002886 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1e4      	bne.n	8002838 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	b29b      	uxth	r3, r3
 8002876:	461a      	mov	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b086      	sub	sp, #24
 8002892:	af00      	add	r7, sp, #0
 8002894:	60f8      	str	r0, [r7, #12]
 8002896:	460b      	mov	r3, r1
 8002898:	607a      	str	r2, [r7, #4]
 800289a:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b42      	cmp	r3, #66	; 0x42
 80028ae:	d101      	bne.n	80028b4 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80028b0:	2302      	movs	r3, #2
 80028b2:	e04e      	b.n	8002952 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2242      	movs	r2, #66	; 0x42
 80028b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f003 031c 	and.w	r3, r3, #28
 80028ca:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8a1b      	ldrh	r3, [r3, #16]
 80028d0:	02db      	lsls	r3, r3, #11
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80028da:	897b      	ldrh	r3, [r7, #10]
 80028dc:	019b      	lsls	r3, r3, #6
 80028de:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f043 0302 	orr.w	r3, r3, #2
 80028ee:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	f043 0301 	orr.w	r3, r3, #1
 80028f6:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	697a      	ldr	r2, [r7, #20]
 8002908:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800290a:	f7fe fdd5 	bl	80014b8 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002910:	e015      	b.n	800293e <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8002912:	f7fe fdd1 	bl	80014b8 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002920:	d309      	bcc.n	8002936 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e00d      	b.n	8002952 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f003 0301 	and.w	r3, r3, #1
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1e4      	bne.n	8002912 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002968:	2b01      	cmp	r3, #1
 800296a:	d101      	bne.n	8002970 <HAL_ETH_Start+0x16>
 800296c:	2302      	movs	r3, #2
 800296e:	e01f      	b.n	80029b0 <HAL_ETH_Start+0x56>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2202      	movs	r2, #2
 800297c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 fb45 	bl	8003010 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 fb7c 	bl	8003084 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 fc13 	bl	80031b8 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 fbb0 	bl	80030f8 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 fbdd 	bl	8003158 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_ETH_Stop+0x16>
 80029ca:	2302      	movs	r3, #2
 80029cc:	e01f      	b.n	8002a0e <HAL_ETH_Stop+0x56>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2202      	movs	r2, #2
 80029da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 fba2 	bl	8003128 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 fbcf 	bl	8003188 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 fb67 	bl	80030be <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 fbe1 	bl	80031b8 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 fb27 	bl	800304a <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
	...

08002a18 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d101      	bne.n	8002a34 <HAL_ETH_ConfigMAC+0x1c>
 8002a30:	2302      	movs	r3, #2
 8002a32:	e0e4      	b.n	8002bfe <HAL_ETH_ConfigMAC+0x1e6>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 80b1 	beq.w	8002bae <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	4b6c      	ldr	r3, [pc, #432]	; (8002c08 <HAL_ETH_ConfigMAC+0x1f0>)
 8002a58:	4013      	ands	r3, r2
 8002a5a:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8002a64:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8002a6a:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8002a70:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8002a76:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8002a7c:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8002a82:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8002a88:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8002a8e:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8002a94:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8002a9a:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8002aa0:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8002aa6:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002abe:	2001      	movs	r0, #1
 8002ac0:	f7fe fd06 	bl	80014d0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8002ad4:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8002ada:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8002ae0:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8002ae6:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8002aec:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8002af2:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8002afe:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8002b00:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b0a:	2001      	movs	r0, #1
 8002b0c:	f7fe fce0 	bl	80014d0 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002b20:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002b2a:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b42:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8002b48:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8002b4e:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8002b54:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8002b5a:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8002b60:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b78:	2001      	movs	r0, #1
 8002b7a:	f7fe fca9 	bl	80014d0 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	f7fe fc96 	bl	80014d0 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	61da      	str	r2, [r3, #28]
 8002bac:	e01e      	b.n	8002bec <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002bbc:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689a      	ldr	r2, [r3, #8]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002bde:	2001      	movs	r0, #1
 8002be0:	f7fe fc76 	bl	80014d0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	ff20810f 	.word	0xff20810f

08002c0c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b0b0      	sub	sp, #192	; 0xc0
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8002c16:	2300      	movs	r3, #0
 8002c18:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d007      	beq.n	8002c32 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c28:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c30:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8002c32:	2300      	movs	r3, #0
 8002c34:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8002c36:	2300      	movs	r3, #0
 8002c38:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8002c42:	2300      	movs	r3, #0
 8002c44:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8002c46:	2300      	movs	r3, #0
 8002c48:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d103      	bne.n	8002c5a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8002c52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c56:	663b      	str	r3, [r7, #96]	; 0x60
 8002c58:	e001      	b.n	8002c5e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8002c5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c62:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8002c64:	2300      	movs	r3, #0
 8002c66:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8002c70:	2300      	movs	r3, #0
 8002c72:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8002c74:	2300      	movs	r3, #0
 8002c76:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8002c78:	2340      	movs	r3, #64	; 0x40
 8002c7a:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8002c94:	2300      	movs	r3, #0
 8002c96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8002cac:	2380      	movs	r3, #128	; 0x80
 8002cae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8002ce0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002ce4:	4bab      	ldr	r3, [pc, #684]	; (8002f94 <ETH_MACDMAConfig+0x388>)
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002cec:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8002cee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002cf0:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8002cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8002cf4:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8002cf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8002cf8:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8002cfe:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8002d00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8002d02:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8002d04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8002d06:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8002d0c:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8002d0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8002d10:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8002d12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8002d14:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8002d16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8002d18:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8002d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8002d1c:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8002d1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8002d20:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002d22:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002d34:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d40:	2001      	movs	r0, #1
 8002d42:	f7fe fbc5 	bl	80014d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002d4e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002d50:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8002d52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002d54:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8002d56:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8002d58:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8002d5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8002d5e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8002d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8002d64:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8002d66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8002d6a:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8002d6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8002d70:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8002d74:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8002d7c:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002d7e:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d8a:	2001      	movs	r0, #1
 8002d8c:	f7fe fba0 	bl	80014d0 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002d98:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002da2:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8002dac:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8002db8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002dbc:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002dc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002dca:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8002dcc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002dd0:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8002dd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8002dd6:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8002dd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8002ddc:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8002dde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8002de2:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8002de4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8002de8:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002dea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002dfc:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e08:	2001      	movs	r0, #1
 8002e0a:	f7fe fb61 	bl	80014d0 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002e16:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002e18:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8002e1c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e32:	2001      	movs	r0, #1
 8002e34:	f7fe fb4c 	bl	80014d0 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002e40:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8002e46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e4a:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8002e50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e54:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002e56:	2300      	movs	r3, #0
 8002e58:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002e62:	2300      	movs	r3, #0
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8002e66:	2304      	movs	r3, #4
 8002e68:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8002e6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8002e70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e74:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002e76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e7a:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002e7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e80:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8002e82:	2380      	movs	r3, #128	; 0x80
 8002e84:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	f241 0318 	movw	r3, #4120	; 0x1018
 8002e96:	4413      	add	r3, r2
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8002e9e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002ea2:	4b3d      	ldr	r3, [pc, #244]	; (8002f98 <ETH_MACDMAConfig+0x38c>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8002eaa:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8002eac:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8002eae:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8002eb0:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8002eb2:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8002eb4:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8002eb6:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8002eb8:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8002eba:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8002ebc:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8002ebe:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8002ec2:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8002ec6:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8002ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8002eca:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8002ecc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	f241 0318 	movw	r3, #4120	; 0x1018
 8002ede:	4413      	add	r3, r2
 8002ee0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002ee4:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	f241 0318 	movw	r3, #4120	; 0x1018
 8002eee:	4413      	add	r3, r2
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	f7fe faea 	bl	80014d0 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	f241 0318 	movw	r3, #4120	; 0x1018
 8002f04:	4413      	add	r3, r2
 8002f06:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002f0a:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002f0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8002f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002f10:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8002f14:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8002f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002f18:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8002f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8002f1c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8002f1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f20:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8002f22:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8002f24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8002f26:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002f30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f34:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8002f44:	2001      	movs	r0, #1
 8002f46:	f7fe fac3 	bl	80014d0 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f52:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002f56:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d10d      	bne.n	8002f7c <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	f241 031c 	movw	r3, #4124	; 0x101c
 8002f68:	4413      	add	r3, r2
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	6811      	ldr	r1, [r2, #0]
 8002f70:	4a0a      	ldr	r2, [pc, #40]	; (8002f9c <ETH_MACDMAConfig+0x390>)
 8002f72:	431a      	orrs	r2, r3
 8002f74:	f241 031c 	movw	r3, #4124	; 0x101c
 8002f78:	440b      	add	r3, r1
 8002f7a:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	461a      	mov	r2, r3
 8002f82:	2100      	movs	r1, #0
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 f80b 	bl	8002fa0 <ETH_MACAddressConfig>
}
 8002f8a:	bf00      	nop
 8002f8c:	37c0      	adds	r7, #192	; 0xc0
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	ff20810f 	.word	0xff20810f
 8002f98:	f8de3f23 	.word	0xf8de3f23
 8002f9c:	00010040 	.word	0x00010040

08002fa0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b087      	sub	sp, #28
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3305      	adds	r3, #5
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	021b      	lsls	r3, r3, #8
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	3204      	adds	r2, #4
 8002fb8:	7812      	ldrb	r2, [r2, #0]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	4b11      	ldr	r3, [pc, #68]	; (8003008 <ETH_MACAddressConfig+0x68>)
 8002fc2:	4413      	add	r3, r2
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	3303      	adds	r3, #3
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	061a      	lsls	r2, r3, #24
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3302      	adds	r3, #2
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	041b      	lsls	r3, r3, #16
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	021b      	lsls	r3, r3, #8
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	7812      	ldrb	r2, [r2, #0]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	4b06      	ldr	r3, [pc, #24]	; (800300c <ETH_MACAddressConfig+0x6c>)
 8002ff2:	4413      	add	r3, r2
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	6013      	str	r3, [r2, #0]
}
 8002ffa:	bf00      	nop
 8002ffc:	371c      	adds	r7, #28
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	40028040 	.word	0x40028040
 800300c:	40028044 	.word	0x40028044

08003010 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0208 	orr.w	r2, r2, #8
 800302a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003034:	2001      	movs	r0, #1
 8003036:	f7fe fa4b 	bl	80014d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	601a      	str	r2, [r3, #0]
}
 8003042:	bf00      	nop
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800304a:	b580      	push	{r7, lr}
 800304c:	b084      	sub	sp, #16
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8003052:	2300      	movs	r3, #0
 8003054:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0208 	bic.w	r2, r2, #8
 8003064:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800306e:	2001      	movs	r0, #1
 8003070:	f7fe fa2e 	bl	80014d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	601a      	str	r2, [r3, #0]
}
 800307c:	bf00      	nop
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800308c:	2300      	movs	r3, #0
 800308e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0204 	orr.w	r2, r2, #4
 800309e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80030a8:	2001      	movs	r0, #1
 80030aa:	f7fe fa11 	bl	80014d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	601a      	str	r2, [r3, #0]
}
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80030be:	b580      	push	{r7, lr}
 80030c0:	b084      	sub	sp, #16
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80030c6:	2300      	movs	r3, #0
 80030c8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0204 	bic.w	r2, r2, #4
 80030d8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80030e2:	2001      	movs	r0, #1
 80030e4:	f7fe f9f4 	bl	80014d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	601a      	str	r2, [r3, #0]
}
 80030f0:	bf00      	nop
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	f241 0318 	movw	r3, #4120	; 0x1018
 8003108:	4413      	add	r3, r2
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	6811      	ldr	r1, [r2, #0]
 8003110:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003114:	f241 0318 	movw	r3, #4120	; 0x1018
 8003118:	440b      	add	r3, r1
 800311a:	601a      	str	r2, [r3, #0]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	f241 0318 	movw	r3, #4120	; 0x1018
 8003138:	4413      	add	r3, r2
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6811      	ldr	r1, [r2, #0]
 8003140:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003144:	f241 0318 	movw	r3, #4120	; 0x1018
 8003148:	440b      	add	r3, r1
 800314a:	601a      	str	r2, [r3, #0]
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	f241 0318 	movw	r3, #4120	; 0x1018
 8003168:	4413      	add	r3, r2
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6811      	ldr	r1, [r2, #0]
 8003170:	f043 0202 	orr.w	r2, r3, #2
 8003174:	f241 0318 	movw	r3, #4120	; 0x1018
 8003178:	440b      	add	r3, r1
 800317a:	601a      	str	r2, [r3, #0]
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	f241 0318 	movw	r3, #4120	; 0x1018
 8003198:	4413      	add	r3, r2
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6811      	ldr	r1, [r2, #0]
 80031a0:	f023 0202 	bic.w	r2, r3, #2
 80031a4:	f241 0318 	movw	r3, #4120	; 0x1018
 80031a8:	440b      	add	r3, r1
 80031aa:	601a      	str	r2, [r3, #0]
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	f241 0318 	movw	r3, #4120	; 0x1018
 80031cc:	4413      	add	r3, r2
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6811      	ldr	r1, [r2, #0]
 80031d4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80031d8:	f241 0318 	movw	r3, #4120	; 0x1018
 80031dc:	440b      	add	r3, r1
 80031de:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	f241 0318 	movw	r3, #4120	; 0x1018
 80031e8:	4413      	add	r3, r2
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80031ee:	2001      	movs	r0, #1
 80031f0:	f7fe f96e 	bl	80014d0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6819      	ldr	r1, [r3, #0]
 80031f8:	68fa      	ldr	r2, [r7, #12]
 80031fa:	f241 0318 	movw	r3, #4120	; 0x1018
 80031fe:	440b      	add	r3, r1
 8003200:	601a      	str	r2, [r3, #0]
}
 8003202:	bf00      	nop
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003210:	4b05      	ldr	r3, [pc, #20]	; (8003228 <HAL_FLASH_Lock+0x1c>)
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	4a04      	ldr	r2, [pc, #16]	; (8003228 <HAL_FLASH_Lock+0x1c>)
 8003216:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800321a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	40023c00 	.word	0x40023c00

0800322c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800322c:	b480      	push	{r7}
 800322e:	b089      	sub	sp, #36	; 0x24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003236:	2300      	movs	r3, #0
 8003238:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800323a:	2300      	movs	r3, #0
 800323c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800323e:	2300      	movs	r3, #0
 8003240:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003242:	2300      	movs	r3, #0
 8003244:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003246:	2300      	movs	r3, #0
 8003248:	61fb      	str	r3, [r7, #28]
 800324a:	e175      	b.n	8003538 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800324c:	2201      	movs	r2, #1
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	4013      	ands	r3, r2
 800325e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	429a      	cmp	r2, r3
 8003266:	f040 8164 	bne.w	8003532 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d00b      	beq.n	800328a <HAL_GPIO_Init+0x5e>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d007      	beq.n	800328a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800327e:	2b11      	cmp	r3, #17
 8003280:	d003      	beq.n	800328a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b12      	cmp	r3, #18
 8003288:	d130      	bne.n	80032ec <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	2203      	movs	r2, #3
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4013      	ands	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032c0:	2201      	movs	r2, #1
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4013      	ands	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	091b      	lsrs	r3, r3, #4
 80032d6:	f003 0201 	and.w	r2, r3, #1
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b02      	cmp	r3, #2
 8003322:	d003      	beq.n	800332c <HAL_GPIO_Init+0x100>
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b12      	cmp	r3, #18
 800332a:	d123      	bne.n	8003374 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	08da      	lsrs	r2, r3, #3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3208      	adds	r2, #8
 8003334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	f003 0307 	and.w	r3, r3, #7
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	220f      	movs	r2, #15
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	691a      	ldr	r2, [r3, #16]
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	f003 0307 	and.w	r3, r3, #7
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4313      	orrs	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	08da      	lsrs	r2, r3, #3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	3208      	adds	r2, #8
 800336e:	69b9      	ldr	r1, [r7, #24]
 8003370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	2203      	movs	r2, #3
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 0203 	and.w	r2, r3, #3
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4313      	orrs	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 80be 	beq.w	8003532 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b6:	4b65      	ldr	r3, [pc, #404]	; (800354c <HAL_GPIO_Init+0x320>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	4a64      	ldr	r2, [pc, #400]	; (800354c <HAL_GPIO_Init+0x320>)
 80033bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033c0:	6453      	str	r3, [r2, #68]	; 0x44
 80033c2:	4b62      	ldr	r3, [pc, #392]	; (800354c <HAL_GPIO_Init+0x320>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80033ce:	4a60      	ldr	r2, [pc, #384]	; (8003550 <HAL_GPIO_Init+0x324>)
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	3302      	adds	r3, #2
 80033d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	220f      	movs	r2, #15
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4013      	ands	r3, r2
 80033f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a57      	ldr	r2, [pc, #348]	; (8003554 <HAL_GPIO_Init+0x328>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d037      	beq.n	800346a <HAL_GPIO_Init+0x23e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a56      	ldr	r2, [pc, #344]	; (8003558 <HAL_GPIO_Init+0x32c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d031      	beq.n	8003466 <HAL_GPIO_Init+0x23a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a55      	ldr	r2, [pc, #340]	; (800355c <HAL_GPIO_Init+0x330>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d02b      	beq.n	8003462 <HAL_GPIO_Init+0x236>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a54      	ldr	r2, [pc, #336]	; (8003560 <HAL_GPIO_Init+0x334>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d025      	beq.n	800345e <HAL_GPIO_Init+0x232>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a53      	ldr	r2, [pc, #332]	; (8003564 <HAL_GPIO_Init+0x338>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01f      	beq.n	800345a <HAL_GPIO_Init+0x22e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a52      	ldr	r2, [pc, #328]	; (8003568 <HAL_GPIO_Init+0x33c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d019      	beq.n	8003456 <HAL_GPIO_Init+0x22a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a51      	ldr	r2, [pc, #324]	; (800356c <HAL_GPIO_Init+0x340>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d013      	beq.n	8003452 <HAL_GPIO_Init+0x226>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a50      	ldr	r2, [pc, #320]	; (8003570 <HAL_GPIO_Init+0x344>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00d      	beq.n	800344e <HAL_GPIO_Init+0x222>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a4f      	ldr	r2, [pc, #316]	; (8003574 <HAL_GPIO_Init+0x348>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d007      	beq.n	800344a <HAL_GPIO_Init+0x21e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a4e      	ldr	r2, [pc, #312]	; (8003578 <HAL_GPIO_Init+0x34c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d101      	bne.n	8003446 <HAL_GPIO_Init+0x21a>
 8003442:	2309      	movs	r3, #9
 8003444:	e012      	b.n	800346c <HAL_GPIO_Init+0x240>
 8003446:	230a      	movs	r3, #10
 8003448:	e010      	b.n	800346c <HAL_GPIO_Init+0x240>
 800344a:	2308      	movs	r3, #8
 800344c:	e00e      	b.n	800346c <HAL_GPIO_Init+0x240>
 800344e:	2307      	movs	r3, #7
 8003450:	e00c      	b.n	800346c <HAL_GPIO_Init+0x240>
 8003452:	2306      	movs	r3, #6
 8003454:	e00a      	b.n	800346c <HAL_GPIO_Init+0x240>
 8003456:	2305      	movs	r3, #5
 8003458:	e008      	b.n	800346c <HAL_GPIO_Init+0x240>
 800345a:	2304      	movs	r3, #4
 800345c:	e006      	b.n	800346c <HAL_GPIO_Init+0x240>
 800345e:	2303      	movs	r3, #3
 8003460:	e004      	b.n	800346c <HAL_GPIO_Init+0x240>
 8003462:	2302      	movs	r3, #2
 8003464:	e002      	b.n	800346c <HAL_GPIO_Init+0x240>
 8003466:	2301      	movs	r3, #1
 8003468:	e000      	b.n	800346c <HAL_GPIO_Init+0x240>
 800346a:	2300      	movs	r3, #0
 800346c:	69fa      	ldr	r2, [r7, #28]
 800346e:	f002 0203 	and.w	r2, r2, #3
 8003472:	0092      	lsls	r2, r2, #2
 8003474:	4093      	lsls	r3, r2
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4313      	orrs	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800347c:	4934      	ldr	r1, [pc, #208]	; (8003550 <HAL_GPIO_Init+0x324>)
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	089b      	lsrs	r3, r3, #2
 8003482:	3302      	adds	r3, #2
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800348a:	4b3c      	ldr	r3, [pc, #240]	; (800357c <HAL_GPIO_Init+0x350>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	43db      	mvns	r3, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4013      	ands	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034ae:	4a33      	ldr	r2, [pc, #204]	; (800357c <HAL_GPIO_Init+0x350>)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034b4:	4b31      	ldr	r3, [pc, #196]	; (800357c <HAL_GPIO_Init+0x350>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	43db      	mvns	r3, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034d8:	4a28      	ldr	r2, [pc, #160]	; (800357c <HAL_GPIO_Init+0x350>)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034de:	4b27      	ldr	r3, [pc, #156]	; (800357c <HAL_GPIO_Init+0x350>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	43db      	mvns	r3, r3
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	4013      	ands	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d003      	beq.n	8003502 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003502:	4a1e      	ldr	r2, [pc, #120]	; (800357c <HAL_GPIO_Init+0x350>)
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003508:	4b1c      	ldr	r3, [pc, #112]	; (800357c <HAL_GPIO_Init+0x350>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	43db      	mvns	r3, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4013      	ands	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d003      	beq.n	800352c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800352c:	4a13      	ldr	r2, [pc, #76]	; (800357c <HAL_GPIO_Init+0x350>)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3301      	adds	r3, #1
 8003536:	61fb      	str	r3, [r7, #28]
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	2b0f      	cmp	r3, #15
 800353c:	f67f ae86 	bls.w	800324c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003540:	bf00      	nop
 8003542:	3724      	adds	r7, #36	; 0x24
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	40023800 	.word	0x40023800
 8003550:	40013800 	.word	0x40013800
 8003554:	40020000 	.word	0x40020000
 8003558:	40020400 	.word	0x40020400
 800355c:	40020800 	.word	0x40020800
 8003560:	40020c00 	.word	0x40020c00
 8003564:	40021000 	.word	0x40021000
 8003568:	40021400 	.word	0x40021400
 800356c:	40021800 	.word	0x40021800
 8003570:	40021c00 	.word	0x40021c00
 8003574:	40022000 	.word	0x40022000
 8003578:	40022400 	.word	0x40022400
 800357c:	40013c00 	.word	0x40013c00

08003580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	807b      	strh	r3, [r7, #2]
 800358c:	4613      	mov	r3, r2
 800358e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003590:	787b      	ldrb	r3, [r7, #1]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003596:	887a      	ldrh	r2, [r7, #2]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800359c:	e003      	b.n	80035a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800359e:	887b      	ldrh	r3, [r7, #2]
 80035a0:	041a      	lsls	r2, r3, #16
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	619a      	str	r2, [r3, #24]
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	460b      	mov	r3, r1
 80035bc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	887b      	ldrh	r3, [r7, #2]
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d004      	beq.n	80035d4 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80035ca:	887b      	ldrh	r3, [r7, #2]
 80035cc:	041a      	lsls	r2, r3, #16
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80035d2:	e002      	b.n	80035da <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035d4:	887a      	ldrh	r2, [r7, #2]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	619a      	str	r2, [r3, #24]
}
 80035da:	bf00      	nop
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035e8:	b08f      	sub	sp, #60	; 0x3c
 80035ea:	af0a      	add	r7, sp, #40	; 0x28
 80035ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d101      	bne.n	80035f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e116      	b.n	8003826 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d106      	bne.n	8003618 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f7fd fbec 	bl	8000df0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2203      	movs	r2, #3
 800361c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003628:	2b00      	cmp	r3, #0
 800362a:	d102      	bne.n	8003632 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f002 ff46 	bl	80064c8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	603b      	str	r3, [r7, #0]
 8003642:	687e      	ldr	r6, [r7, #4]
 8003644:	466d      	mov	r5, sp
 8003646:	f106 0410 	add.w	r4, r6, #16
 800364a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800364c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800364e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003650:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003652:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003656:	e885 0003 	stmia.w	r5, {r0, r1}
 800365a:	1d33      	adds	r3, r6, #4
 800365c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800365e:	6838      	ldr	r0, [r7, #0]
 8003660:	f002 feda 	bl	8006418 <USB_CoreInit>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d005      	beq.n	8003676 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2202      	movs	r2, #2
 800366e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e0d7      	b.n	8003826 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2100      	movs	r1, #0
 800367c:	4618      	mov	r0, r3
 800367e:	f002 ff34 	bl	80064ea <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003682:	2300      	movs	r3, #0
 8003684:	73fb      	strb	r3, [r7, #15]
 8003686:	e04a      	b.n	800371e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003688:	7bfa      	ldrb	r2, [r7, #15]
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	4613      	mov	r3, r2
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	1a9b      	subs	r3, r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	333d      	adds	r3, #61	; 0x3d
 8003698:	2201      	movs	r2, #1
 800369a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800369c:	7bfa      	ldrb	r2, [r7, #15]
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	4613      	mov	r3, r2
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	1a9b      	subs	r3, r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	440b      	add	r3, r1
 80036aa:	333c      	adds	r3, #60	; 0x3c
 80036ac:	7bfa      	ldrb	r2, [r7, #15]
 80036ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036b0:	7bfa      	ldrb	r2, [r7, #15]
 80036b2:	7bfb      	ldrb	r3, [r7, #15]
 80036b4:	b298      	uxth	r0, r3
 80036b6:	6879      	ldr	r1, [r7, #4]
 80036b8:	4613      	mov	r3, r2
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	440b      	add	r3, r1
 80036c2:	3342      	adds	r3, #66	; 0x42
 80036c4:	4602      	mov	r2, r0
 80036c6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036c8:	7bfa      	ldrb	r2, [r7, #15]
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	4613      	mov	r3, r2
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	1a9b      	subs	r3, r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	440b      	add	r3, r1
 80036d6:	333f      	adds	r3, #63	; 0x3f
 80036d8:	2200      	movs	r2, #0
 80036da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036dc:	7bfa      	ldrb	r2, [r7, #15]
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	4613      	mov	r3, r2
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	1a9b      	subs	r3, r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	3344      	adds	r3, #68	; 0x44
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036f0:	7bfa      	ldrb	r2, [r7, #15]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	3348      	adds	r3, #72	; 0x48
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003704:	7bfa      	ldrb	r2, [r7, #15]
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	4613      	mov	r3, r2
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	1a9b      	subs	r3, r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	3350      	adds	r3, #80	; 0x50
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	3301      	adds	r3, #1
 800371c:	73fb      	strb	r3, [r7, #15]
 800371e:	7bfa      	ldrb	r2, [r7, #15]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	429a      	cmp	r2, r3
 8003726:	d3af      	bcc.n	8003688 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003728:	2300      	movs	r3, #0
 800372a:	73fb      	strb	r3, [r7, #15]
 800372c:	e044      	b.n	80037b8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800372e:	7bfa      	ldrb	r2, [r7, #15]
 8003730:	6879      	ldr	r1, [r7, #4]
 8003732:	4613      	mov	r3, r2
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	1a9b      	subs	r3, r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	440b      	add	r3, r1
 800373c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003740:	2200      	movs	r2, #0
 8003742:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003744:	7bfa      	ldrb	r2, [r7, #15]
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	4613      	mov	r3, r2
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	1a9b      	subs	r3, r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800375a:	7bfa      	ldrb	r2, [r7, #15]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003770:	7bfa      	ldrb	r2, [r7, #15]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003786:	7bfa      	ldrb	r2, [r7, #15]
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	00db      	lsls	r3, r3, #3
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800379c:	7bfa      	ldrb	r2, [r7, #15]
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	4613      	mov	r3, r2
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
 80037b4:	3301      	adds	r3, #1
 80037b6:	73fb      	strb	r3, [r7, #15]
 80037b8:	7bfa      	ldrb	r2, [r7, #15]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d3b5      	bcc.n	800372e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	603b      	str	r3, [r7, #0]
 80037c8:	687e      	ldr	r6, [r7, #4]
 80037ca:	466d      	mov	r5, sp
 80037cc:	f106 0410 	add.w	r4, r6, #16
 80037d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80037e0:	1d33      	adds	r3, r6, #4
 80037e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037e4:	6838      	ldr	r0, [r7, #0]
 80037e6:	f002 feab 	bl	8006540 <USB_DevInit>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d005      	beq.n	80037fc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e014      	b.n	8003826 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	2b01      	cmp	r3, #1
 8003812:	d102      	bne.n	800381a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f000 f80b 	bl	8003830 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4618      	mov	r0, r3
 8003820:	f003 f85d 	bl	80068de <USB_DevDisconnect>

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003830 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800385e:	4b05      	ldr	r3, [pc, #20]	; (8003874 <HAL_PCDEx_ActivateLPM+0x44>)
 8003860:	4313      	orrs	r3, r2
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	10000003 	.word	0x10000003

08003878 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800387c:	4b05      	ldr	r3, [pc, #20]	; (8003894 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a04      	ldr	r2, [pc, #16]	; (8003894 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003882:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003886:	6013      	str	r3, [r2, #0]
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40007000 	.word	0x40007000

08003898 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	4b23      	ldr	r3, [pc, #140]	; (8003930 <HAL_PWREx_EnableOverDrive+0x98>)
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	4a22      	ldr	r2, [pc, #136]	; (8003930 <HAL_PWREx_EnableOverDrive+0x98>)
 80038a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ac:	6413      	str	r3, [r2, #64]	; 0x40
 80038ae:	4b20      	ldr	r3, [pc, #128]	; (8003930 <HAL_PWREx_EnableOverDrive+0x98>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b6:	603b      	str	r3, [r7, #0]
 80038b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80038ba:	4b1e      	ldr	r3, [pc, #120]	; (8003934 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a1d      	ldr	r2, [pc, #116]	; (8003934 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038c6:	f7fd fdf7 	bl	80014b8 <HAL_GetTick>
 80038ca:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80038cc:	e009      	b.n	80038e2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80038ce:	f7fd fdf3 	bl	80014b8 <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038dc:	d901      	bls.n	80038e2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e022      	b.n	8003928 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80038e2:	4b14      	ldr	r3, [pc, #80]	; (8003934 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ee:	d1ee      	bne.n	80038ce <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80038f0:	4b10      	ldr	r3, [pc, #64]	; (8003934 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a0f      	ldr	r2, [pc, #60]	; (8003934 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038fc:	f7fd fddc 	bl	80014b8 <HAL_GetTick>
 8003900:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003902:	e009      	b.n	8003918 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003904:	f7fd fdd8 	bl	80014b8 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003912:	d901      	bls.n	8003918 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e007      	b.n	8003928 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003918:	4b06      	ldr	r3, [pc, #24]	; (8003934 <HAL_PWREx_EnableOverDrive+0x9c>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003920:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003924:	d1ee      	bne.n	8003904 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40023800 	.word	0x40023800
 8003934:	40007000 	.word	0x40007000

08003938 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003940:	2300      	movs	r3, #0
 8003942:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e29b      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 8087 	beq.w	8003a6a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800395c:	4b96      	ldr	r3, [pc, #600]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 030c 	and.w	r3, r3, #12
 8003964:	2b04      	cmp	r3, #4
 8003966:	d00c      	beq.n	8003982 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003968:	4b93      	ldr	r3, [pc, #588]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 030c 	and.w	r3, r3, #12
 8003970:	2b08      	cmp	r3, #8
 8003972:	d112      	bne.n	800399a <HAL_RCC_OscConfig+0x62>
 8003974:	4b90      	ldr	r3, [pc, #576]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800397c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003980:	d10b      	bne.n	800399a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003982:	4b8d      	ldr	r3, [pc, #564]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d06c      	beq.n	8003a68 <HAL_RCC_OscConfig+0x130>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d168      	bne.n	8003a68 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e275      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x7a>
 80039a4:	4b84      	ldr	r3, [pc, #528]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a83      	ldr	r2, [pc, #524]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ae:	6013      	str	r3, [r2, #0]
 80039b0:	e02e      	b.n	8003a10 <HAL_RCC_OscConfig+0xd8>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x9c>
 80039ba:	4b7f      	ldr	r3, [pc, #508]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a7e      	ldr	r2, [pc, #504]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039c4:	6013      	str	r3, [r2, #0]
 80039c6:	4b7c      	ldr	r3, [pc, #496]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a7b      	ldr	r2, [pc, #492]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	e01d      	b.n	8003a10 <HAL_RCC_OscConfig+0xd8>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCC_OscConfig+0xc0>
 80039de:	4b76      	ldr	r3, [pc, #472]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a75      	ldr	r2, [pc, #468]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	4b73      	ldr	r3, [pc, #460]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a72      	ldr	r2, [pc, #456]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	e00b      	b.n	8003a10 <HAL_RCC_OscConfig+0xd8>
 80039f8:	4b6f      	ldr	r3, [pc, #444]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a6e      	ldr	r2, [pc, #440]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 80039fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a02:	6013      	str	r3, [r2, #0]
 8003a04:	4b6c      	ldr	r3, [pc, #432]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a6b      	ldr	r2, [pc, #428]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d013      	beq.n	8003a40 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a18:	f7fd fd4e 	bl	80014b8 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a20:	f7fd fd4a 	bl	80014b8 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b64      	cmp	r3, #100	; 0x64
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e229      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a32:	4b61      	ldr	r3, [pc, #388]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d0f0      	beq.n	8003a20 <HAL_RCC_OscConfig+0xe8>
 8003a3e:	e014      	b.n	8003a6a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a40:	f7fd fd3a 	bl	80014b8 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a46:	e008      	b.n	8003a5a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a48:	f7fd fd36 	bl	80014b8 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b64      	cmp	r3, #100	; 0x64
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e215      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a5a:	4b57      	ldr	r3, [pc, #348]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1f0      	bne.n	8003a48 <HAL_RCC_OscConfig+0x110>
 8003a66:	e000      	b.n	8003a6a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d069      	beq.n	8003b4a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a76:	4b50      	ldr	r3, [pc, #320]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 030c 	and.w	r3, r3, #12
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00b      	beq.n	8003a9a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a82:	4b4d      	ldr	r3, [pc, #308]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 030c 	and.w	r3, r3, #12
 8003a8a:	2b08      	cmp	r3, #8
 8003a8c:	d11c      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x190>
 8003a8e:	4b4a      	ldr	r3, [pc, #296]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d116      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a9a:	4b47      	ldr	r3, [pc, #284]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x17a>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d001      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e1e9      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ab2:	4b41      	ldr	r3, [pc, #260]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	493d      	ldr	r1, [pc, #244]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac6:	e040      	b.n	8003b4a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d023      	beq.n	8003b18 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ad0:	4b39      	ldr	r3, [pc, #228]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a38      	ldr	r2, [pc, #224]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003ad6:	f043 0301 	orr.w	r3, r3, #1
 8003ada:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003adc:	f7fd fcec 	bl	80014b8 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae4:	f7fd fce8 	bl	80014b8 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e1c7      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af6:	4b30      	ldr	r3, [pc, #192]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b02:	4b2d      	ldr	r3, [pc, #180]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	4929      	ldr	r1, [pc, #164]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	600b      	str	r3, [r1, #0]
 8003b16:	e018      	b.n	8003b4a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b18:	4b27      	ldr	r3, [pc, #156]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a26      	ldr	r2, [pc, #152]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b1e:	f023 0301 	bic.w	r3, r3, #1
 8003b22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b24:	f7fd fcc8 	bl	80014b8 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b2c:	f7fd fcc4 	bl	80014b8 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e1a3      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b3e:	4b1e      	ldr	r3, [pc, #120]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0308 	and.w	r3, r3, #8
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d038      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d019      	beq.n	8003b92 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b5e:	4b16      	ldr	r3, [pc, #88]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b62:	4a15      	ldr	r2, [pc, #84]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b64:	f043 0301 	orr.w	r3, r3, #1
 8003b68:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6a:	f7fd fca5 	bl	80014b8 <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b70:	e008      	b.n	8003b84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b72:	f7fd fca1 	bl	80014b8 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e180      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b84:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0f0      	beq.n	8003b72 <HAL_RCC_OscConfig+0x23a>
 8003b90:	e01a      	b.n	8003bc8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b92:	4b09      	ldr	r3, [pc, #36]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b96:	4a08      	ldr	r2, [pc, #32]	; (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003b98:	f023 0301 	bic.w	r3, r3, #1
 8003b9c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b9e:	f7fd fc8b 	bl	80014b8 <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba4:	e00a      	b.n	8003bbc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ba6:	f7fd fc87 	bl	80014b8 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d903      	bls.n	8003bbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e166      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
 8003bb8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bbc:	4b92      	ldr	r3, [pc, #584]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003bbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1ee      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0304 	and.w	r3, r3, #4
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f000 80a4 	beq.w	8003d1e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bd6:	4b8c      	ldr	r3, [pc, #560]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10d      	bne.n	8003bfe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003be2:	4b89      	ldr	r3, [pc, #548]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	4a88      	ldr	r2, [pc, #544]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bec:	6413      	str	r3, [r2, #64]	; 0x40
 8003bee:	4b86      	ldr	r3, [pc, #536]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf6:	60bb      	str	r3, [r7, #8]
 8003bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bfe:	4b83      	ldr	r3, [pc, #524]	; (8003e0c <HAL_RCC_OscConfig+0x4d4>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d118      	bne.n	8003c3c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003c0a:	4b80      	ldr	r3, [pc, #512]	; (8003e0c <HAL_RCC_OscConfig+0x4d4>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a7f      	ldr	r2, [pc, #508]	; (8003e0c <HAL_RCC_OscConfig+0x4d4>)
 8003c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c16:	f7fd fc4f 	bl	80014b8 <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c1e:	f7fd fc4b 	bl	80014b8 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b64      	cmp	r3, #100	; 0x64
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e12a      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c30:	4b76      	ldr	r3, [pc, #472]	; (8003e0c <HAL_RCC_OscConfig+0x4d4>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d0f0      	beq.n	8003c1e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d106      	bne.n	8003c52 <HAL_RCC_OscConfig+0x31a>
 8003c44:	4b70      	ldr	r3, [pc, #448]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c48:	4a6f      	ldr	r2, [pc, #444]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c4a:	f043 0301 	orr.w	r3, r3, #1
 8003c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c50:	e02d      	b.n	8003cae <HAL_RCC_OscConfig+0x376>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10c      	bne.n	8003c74 <HAL_RCC_OscConfig+0x33c>
 8003c5a:	4b6b      	ldr	r3, [pc, #428]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5e:	4a6a      	ldr	r2, [pc, #424]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c60:	f023 0301 	bic.w	r3, r3, #1
 8003c64:	6713      	str	r3, [r2, #112]	; 0x70
 8003c66:	4b68      	ldr	r3, [pc, #416]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6a:	4a67      	ldr	r2, [pc, #412]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c6c:	f023 0304 	bic.w	r3, r3, #4
 8003c70:	6713      	str	r3, [r2, #112]	; 0x70
 8003c72:	e01c      	b.n	8003cae <HAL_RCC_OscConfig+0x376>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	2b05      	cmp	r3, #5
 8003c7a:	d10c      	bne.n	8003c96 <HAL_RCC_OscConfig+0x35e>
 8003c7c:	4b62      	ldr	r3, [pc, #392]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c80:	4a61      	ldr	r2, [pc, #388]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c82:	f043 0304 	orr.w	r3, r3, #4
 8003c86:	6713      	str	r3, [r2, #112]	; 0x70
 8003c88:	4b5f      	ldr	r3, [pc, #380]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c8c:	4a5e      	ldr	r2, [pc, #376]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c8e:	f043 0301 	orr.w	r3, r3, #1
 8003c92:	6713      	str	r3, [r2, #112]	; 0x70
 8003c94:	e00b      	b.n	8003cae <HAL_RCC_OscConfig+0x376>
 8003c96:	4b5c      	ldr	r3, [pc, #368]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9a:	4a5b      	ldr	r2, [pc, #364]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003c9c:	f023 0301 	bic.w	r3, r3, #1
 8003ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ca2:	4b59      	ldr	r3, [pc, #356]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca6:	4a58      	ldr	r2, [pc, #352]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003ca8:	f023 0304 	bic.w	r3, r3, #4
 8003cac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d015      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb6:	f7fd fbff 	bl	80014b8 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cbc:	e00a      	b.n	8003cd4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cbe:	f7fd fbfb 	bl	80014b8 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e0d8      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd4:	4b4c      	ldr	r3, [pc, #304]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0ee      	beq.n	8003cbe <HAL_RCC_OscConfig+0x386>
 8003ce0:	e014      	b.n	8003d0c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce2:	f7fd fbe9 	bl	80014b8 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ce8:	e00a      	b.n	8003d00 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cea:	f7fd fbe5 	bl	80014b8 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e0c2      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d00:	4b41      	ldr	r3, [pc, #260]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1ee      	bne.n	8003cea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d0c:	7dfb      	ldrb	r3, [r7, #23]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d105      	bne.n	8003d1e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d12:	4b3d      	ldr	r3, [pc, #244]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	4a3c      	ldr	r2, [pc, #240]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f000 80ae 	beq.w	8003e84 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d28:	4b37      	ldr	r3, [pc, #220]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 030c 	and.w	r3, r3, #12
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	d06d      	beq.n	8003e10 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d14b      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d3c:	4b32      	ldr	r3, [pc, #200]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a31      	ldr	r2, [pc, #196]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d48:	f7fd fbb6 	bl	80014b8 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d50:	f7fd fbb2 	bl	80014b8 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e091      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d62:	4b29      	ldr	r3, [pc, #164]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1f0      	bne.n	8003d50 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69da      	ldr	r2, [r3, #28]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a1b      	ldr	r3, [r3, #32]
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7c:	019b      	lsls	r3, r3, #6
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d84:	085b      	lsrs	r3, r3, #1
 8003d86:	3b01      	subs	r3, #1
 8003d88:	041b      	lsls	r3, r3, #16
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	061b      	lsls	r3, r3, #24
 8003d92:	431a      	orrs	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d98:	071b      	lsls	r3, r3, #28
 8003d9a:	491b      	ldr	r1, [pc, #108]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003da0:	4b19      	ldr	r3, [pc, #100]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a18      	ldr	r2, [pc, #96]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003da6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003daa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dac:	f7fd fb84 	bl	80014b8 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db4:	f7fd fb80 	bl	80014b8 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e05f      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc6:	4b10      	ldr	r3, [pc, #64]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0f0      	beq.n	8003db4 <HAL_RCC_OscConfig+0x47c>
 8003dd2:	e057      	b.n	8003e84 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd4:	4b0c      	ldr	r3, [pc, #48]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a0b      	ldr	r2, [pc, #44]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003dda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de0:	f7fd fb6a 	bl	80014b8 <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de6:	e008      	b.n	8003dfa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de8:	f7fd fb66 	bl	80014b8 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e045      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfa:	4b03      	ldr	r3, [pc, #12]	; (8003e08 <HAL_RCC_OscConfig+0x4d0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1f0      	bne.n	8003de8 <HAL_RCC_OscConfig+0x4b0>
 8003e06:	e03d      	b.n	8003e84 <HAL_RCC_OscConfig+0x54c>
 8003e08:	40023800 	.word	0x40023800
 8003e0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003e10:	4b1f      	ldr	r3, [pc, #124]	; (8003e90 <HAL_RCC_OscConfig+0x558>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d030      	beq.n	8003e80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d129      	bne.n	8003e80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d122      	bne.n	8003e80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e40:	4013      	ands	r3, r2
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e46:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d119      	bne.n	8003e80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e56:	085b      	lsrs	r3, r3, #1
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d10f      	bne.n	8003e80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d107      	bne.n	8003e80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d001      	beq.n	8003e84 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e000      	b.n	8003e86 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3718      	adds	r7, #24
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40023800 	.word	0x40023800

08003e94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0d0      	b.n	800404e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eac:	4b6a      	ldr	r3, [pc, #424]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 030f 	and.w	r3, r3, #15
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d910      	bls.n	8003edc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eba:	4b67      	ldr	r3, [pc, #412]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f023 020f 	bic.w	r2, r3, #15
 8003ec2:	4965      	ldr	r1, [pc, #404]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eca:	4b63      	ldr	r3, [pc, #396]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d001      	beq.n	8003edc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e0b8      	b.n	800404e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d020      	beq.n	8003f2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0304 	and.w	r3, r3, #4
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ef4:	4b59      	ldr	r3, [pc, #356]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	4a58      	ldr	r2, [pc, #352]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003efa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003efe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f0c:	4b53      	ldr	r3, [pc, #332]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	4a52      	ldr	r2, [pc, #328]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f18:	4b50      	ldr	r3, [pc, #320]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	494d      	ldr	r1, [pc, #308]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d040      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f3e:	4b47      	ldr	r3, [pc, #284]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d115      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e07f      	b.n	800404e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d107      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f56:	4b41      	ldr	r3, [pc, #260]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d109      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e073      	b.n	800404e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f66:	4b3d      	ldr	r3, [pc, #244]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e06b      	b.n	800404e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f76:	4b39      	ldr	r3, [pc, #228]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f023 0203 	bic.w	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	4936      	ldr	r1, [pc, #216]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f88:	f7fd fa96 	bl	80014b8 <HAL_GetTick>
 8003f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	e00a      	b.n	8003fa6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f90:	f7fd fa92 	bl	80014b8 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e053      	b.n	800404e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa6:	4b2d      	ldr	r3, [pc, #180]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 020c 	and.w	r2, r3, #12
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d1eb      	bne.n	8003f90 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b27      	ldr	r3, [pc, #156]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 030f 	and.w	r3, r3, #15
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d210      	bcs.n	8003fe8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b24      	ldr	r3, [pc, #144]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f023 020f 	bic.w	r2, r3, #15
 8003fce:	4922      	ldr	r1, [pc, #136]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd6:	4b20      	ldr	r3, [pc, #128]	; (8004058 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 030f 	and.w	r3, r3, #15
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e032      	b.n	800404e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d008      	beq.n	8004006 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ff4:	4b19      	ldr	r3, [pc, #100]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	4916      	ldr	r1, [pc, #88]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8004002:	4313      	orrs	r3, r2
 8004004:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d009      	beq.n	8004026 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004012:	4b12      	ldr	r3, [pc, #72]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	490e      	ldr	r1, [pc, #56]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 8004022:	4313      	orrs	r3, r2
 8004024:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004026:	f000 f821 	bl	800406c <HAL_RCC_GetSysClockFreq>
 800402a:	4601      	mov	r1, r0
 800402c:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCC_ClockConfig+0x1c8>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	091b      	lsrs	r3, r3, #4
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	4a0a      	ldr	r2, [pc, #40]	; (8004060 <HAL_RCC_ClockConfig+0x1cc>)
 8004038:	5cd3      	ldrb	r3, [r2, r3]
 800403a:	fa21 f303 	lsr.w	r3, r1, r3
 800403e:	4a09      	ldr	r2, [pc, #36]	; (8004064 <HAL_RCC_ClockConfig+0x1d0>)
 8004040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004042:	4b09      	ldr	r3, [pc, #36]	; (8004068 <HAL_RCC_ClockConfig+0x1d4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f7fc ff2e 	bl	8000ea8 <HAL_InitTick>

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40023c00 	.word	0x40023c00
 800405c:	40023800 	.word	0x40023800
 8004060:	08019a80 	.word	0x08019a80
 8004064:	20000000 	.word	0x20000000
 8004068:	20000004 	.word	0x20000004

0800406c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800406c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004072:	2300      	movs	r3, #0
 8004074:	607b      	str	r3, [r7, #4]
 8004076:	2300      	movs	r3, #0
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	2300      	movs	r3, #0
 800407c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800407e:	2300      	movs	r3, #0
 8004080:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004082:	4b63      	ldr	r3, [pc, #396]	; (8004210 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 030c 	and.w	r3, r3, #12
 800408a:	2b04      	cmp	r3, #4
 800408c:	d007      	beq.n	800409e <HAL_RCC_GetSysClockFreq+0x32>
 800408e:	2b08      	cmp	r3, #8
 8004090:	d008      	beq.n	80040a4 <HAL_RCC_GetSysClockFreq+0x38>
 8004092:	2b00      	cmp	r3, #0
 8004094:	f040 80b4 	bne.w	8004200 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004098:	4b5e      	ldr	r3, [pc, #376]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800409a:	60bb      	str	r3, [r7, #8]
      break;
 800409c:	e0b3      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800409e:	4b5e      	ldr	r3, [pc, #376]	; (8004218 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80040a0:	60bb      	str	r3, [r7, #8]
      break;
 80040a2:	e0b0      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040a4:	4b5a      	ldr	r3, [pc, #360]	; (8004210 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040ac:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80040ae:	4b58      	ldr	r3, [pc, #352]	; (8004210 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d04a      	beq.n	8004150 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040ba:	4b55      	ldr	r3, [pc, #340]	; (8004210 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	099b      	lsrs	r3, r3, #6
 80040c0:	f04f 0400 	mov.w	r4, #0
 80040c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80040c8:	f04f 0200 	mov.w	r2, #0
 80040cc:	ea03 0501 	and.w	r5, r3, r1
 80040d0:	ea04 0602 	and.w	r6, r4, r2
 80040d4:	4629      	mov	r1, r5
 80040d6:	4632      	mov	r2, r6
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	f04f 0400 	mov.w	r4, #0
 80040e0:	0154      	lsls	r4, r2, #5
 80040e2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80040e6:	014b      	lsls	r3, r1, #5
 80040e8:	4619      	mov	r1, r3
 80040ea:	4622      	mov	r2, r4
 80040ec:	1b49      	subs	r1, r1, r5
 80040ee:	eb62 0206 	sbc.w	r2, r2, r6
 80040f2:	f04f 0300 	mov.w	r3, #0
 80040f6:	f04f 0400 	mov.w	r4, #0
 80040fa:	0194      	lsls	r4, r2, #6
 80040fc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004100:	018b      	lsls	r3, r1, #6
 8004102:	1a5b      	subs	r3, r3, r1
 8004104:	eb64 0402 	sbc.w	r4, r4, r2
 8004108:	f04f 0100 	mov.w	r1, #0
 800410c:	f04f 0200 	mov.w	r2, #0
 8004110:	00e2      	lsls	r2, r4, #3
 8004112:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004116:	00d9      	lsls	r1, r3, #3
 8004118:	460b      	mov	r3, r1
 800411a:	4614      	mov	r4, r2
 800411c:	195b      	adds	r3, r3, r5
 800411e:	eb44 0406 	adc.w	r4, r4, r6
 8004122:	f04f 0100 	mov.w	r1, #0
 8004126:	f04f 0200 	mov.w	r2, #0
 800412a:	0262      	lsls	r2, r4, #9
 800412c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004130:	0259      	lsls	r1, r3, #9
 8004132:	460b      	mov	r3, r1
 8004134:	4614      	mov	r4, r2
 8004136:	4618      	mov	r0, r3
 8004138:	4621      	mov	r1, r4
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f04f 0400 	mov.w	r4, #0
 8004140:	461a      	mov	r2, r3
 8004142:	4623      	mov	r3, r4
 8004144:	f7fc f8e4 	bl	8000310 <__aeabi_uldivmod>
 8004148:	4603      	mov	r3, r0
 800414a:	460c      	mov	r4, r1
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	e049      	b.n	80041e4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004150:	4b2f      	ldr	r3, [pc, #188]	; (8004210 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	099b      	lsrs	r3, r3, #6
 8004156:	f04f 0400 	mov.w	r4, #0
 800415a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	ea03 0501 	and.w	r5, r3, r1
 8004166:	ea04 0602 	and.w	r6, r4, r2
 800416a:	4629      	mov	r1, r5
 800416c:	4632      	mov	r2, r6
 800416e:	f04f 0300 	mov.w	r3, #0
 8004172:	f04f 0400 	mov.w	r4, #0
 8004176:	0154      	lsls	r4, r2, #5
 8004178:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800417c:	014b      	lsls	r3, r1, #5
 800417e:	4619      	mov	r1, r3
 8004180:	4622      	mov	r2, r4
 8004182:	1b49      	subs	r1, r1, r5
 8004184:	eb62 0206 	sbc.w	r2, r2, r6
 8004188:	f04f 0300 	mov.w	r3, #0
 800418c:	f04f 0400 	mov.w	r4, #0
 8004190:	0194      	lsls	r4, r2, #6
 8004192:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004196:	018b      	lsls	r3, r1, #6
 8004198:	1a5b      	subs	r3, r3, r1
 800419a:	eb64 0402 	sbc.w	r4, r4, r2
 800419e:	f04f 0100 	mov.w	r1, #0
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	00e2      	lsls	r2, r4, #3
 80041a8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80041ac:	00d9      	lsls	r1, r3, #3
 80041ae:	460b      	mov	r3, r1
 80041b0:	4614      	mov	r4, r2
 80041b2:	195b      	adds	r3, r3, r5
 80041b4:	eb44 0406 	adc.w	r4, r4, r6
 80041b8:	f04f 0100 	mov.w	r1, #0
 80041bc:	f04f 0200 	mov.w	r2, #0
 80041c0:	02a2      	lsls	r2, r4, #10
 80041c2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80041c6:	0299      	lsls	r1, r3, #10
 80041c8:	460b      	mov	r3, r1
 80041ca:	4614      	mov	r4, r2
 80041cc:	4618      	mov	r0, r3
 80041ce:	4621      	mov	r1, r4
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f04f 0400 	mov.w	r4, #0
 80041d6:	461a      	mov	r2, r3
 80041d8:	4623      	mov	r3, r4
 80041da:	f7fc f899 	bl	8000310 <__aeabi_uldivmod>
 80041de:	4603      	mov	r3, r0
 80041e0:	460c      	mov	r4, r1
 80041e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80041e4:	4b0a      	ldr	r3, [pc, #40]	; (8004210 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	0c1b      	lsrs	r3, r3, #16
 80041ea:	f003 0303 	and.w	r3, r3, #3
 80041ee:	3301      	adds	r3, #1
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041fc:	60bb      	str	r3, [r7, #8]
      break;
 80041fe:	e002      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004200:	4b04      	ldr	r3, [pc, #16]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004202:	60bb      	str	r3, [r7, #8]
      break;
 8004204:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004206:	68bb      	ldr	r3, [r7, #8]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004210:	40023800 	.word	0x40023800
 8004214:	00f42400 	.word	0x00f42400
 8004218:	007a1200 	.word	0x007a1200

0800421c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004220:	4b03      	ldr	r3, [pc, #12]	; (8004230 <HAL_RCC_GetHCLKFreq+0x14>)
 8004222:	681b      	ldr	r3, [r3, #0]
}
 8004224:	4618      	mov	r0, r3
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	20000000 	.word	0x20000000

08004234 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004238:	f7ff fff0 	bl	800421c <HAL_RCC_GetHCLKFreq>
 800423c:	4601      	mov	r1, r0
 800423e:	4b05      	ldr	r3, [pc, #20]	; (8004254 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	0a9b      	lsrs	r3, r3, #10
 8004244:	f003 0307 	and.w	r3, r3, #7
 8004248:	4a03      	ldr	r2, [pc, #12]	; (8004258 <HAL_RCC_GetPCLK1Freq+0x24>)
 800424a:	5cd3      	ldrb	r3, [r2, r3]
 800424c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004250:	4618      	mov	r0, r3
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40023800 	.word	0x40023800
 8004258:	08019a90 	.word	0x08019a90

0800425c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004260:	f7ff ffdc 	bl	800421c <HAL_RCC_GetHCLKFreq>
 8004264:	4601      	mov	r1, r0
 8004266:	4b05      	ldr	r3, [pc, #20]	; (800427c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	0b5b      	lsrs	r3, r3, #13
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	4a03      	ldr	r2, [pc, #12]	; (8004280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004272:	5cd3      	ldrb	r3, [r2, r3]
 8004274:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004278:	4618      	mov	r0, r3
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40023800 	.word	0x40023800
 8004280:	08019a90 	.word	0x08019a90

08004284 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	220f      	movs	r2, #15
 8004292:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004294:	4b12      	ldr	r3, [pc, #72]	; (80042e0 <HAL_RCC_GetClockConfig+0x5c>)
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f003 0203 	and.w	r2, r3, #3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042a0:	4b0f      	ldr	r3, [pc, #60]	; (80042e0 <HAL_RCC_GetClockConfig+0x5c>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042ac:	4b0c      	ldr	r3, [pc, #48]	; (80042e0 <HAL_RCC_GetClockConfig+0x5c>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80042b8:	4b09      	ldr	r3, [pc, #36]	; (80042e0 <HAL_RCC_GetClockConfig+0x5c>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	08db      	lsrs	r3, r3, #3
 80042be:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042c6:	4b07      	ldr	r3, [pc, #28]	; (80042e4 <HAL_RCC_GetClockConfig+0x60>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 020f 	and.w	r2, r3, #15
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	601a      	str	r2, [r3, #0]
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40023800 	.word	0x40023800
 80042e4:	40023c00 	.word	0x40023c00

080042e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b088      	sub	sp, #32
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80042f0:	2300      	movs	r3, #0
 80042f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80042f4:	2300      	movs	r3, #0
 80042f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80042f8:	2300      	movs	r3, #0
 80042fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004300:	2300      	movs	r3, #0
 8004302:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d012      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004310:	4b69      	ldr	r3, [pc, #420]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	4a68      	ldr	r2, [pc, #416]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004316:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800431a:	6093      	str	r3, [r2, #8]
 800431c:	4b66      	ldr	r3, [pc, #408]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004324:	4964      	ldr	r1, [pc, #400]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004326:	4313      	orrs	r3, r2
 8004328:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004332:	2301      	movs	r3, #1
 8004334:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d017      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004342:	4b5d      	ldr	r3, [pc, #372]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004344:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004348:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004350:	4959      	ldr	r1, [pc, #356]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004360:	d101      	bne.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004362:	2301      	movs	r3, #1
 8004364:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800436e:	2301      	movs	r3, #1
 8004370:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d017      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800437e:	4b4e      	ldr	r3, [pc, #312]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004380:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004384:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438c:	494a      	ldr	r1, [pc, #296]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800438e:	4313      	orrs	r3, r2
 8004390:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800439c:	d101      	bne.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800439e:	2301      	movs	r3, #1
 80043a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80043aa:	2301      	movs	r3, #1
 80043ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80043ba:	2301      	movs	r3, #1
 80043bc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0320 	and.w	r3, r3, #32
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 808b 	beq.w	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043cc:	4b3a      	ldr	r3, [pc, #232]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d0:	4a39      	ldr	r2, [pc, #228]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043d6:	6413      	str	r3, [r2, #64]	; 0x40
 80043d8:	4b37      	ldr	r3, [pc, #220]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80043e4:	4b35      	ldr	r3, [pc, #212]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a34      	ldr	r2, [pc, #208]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043f0:	f7fd f862 	bl	80014b8 <HAL_GetTick>
 80043f4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f8:	f7fd f85e 	bl	80014b8 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b64      	cmp	r3, #100	; 0x64
 8004404:	d901      	bls.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e38d      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800440a:	4b2c      	ldr	r3, [pc, #176]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004416:	4b28      	ldr	r3, [pc, #160]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800441e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d035      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	429a      	cmp	r2, r3
 8004432:	d02e      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004434:	4b20      	ldr	r3, [pc, #128]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004438:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800443c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800443e:	4b1e      	ldr	r3, [pc, #120]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004442:	4a1d      	ldr	r2, [pc, #116]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004448:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800444a:	4b1b      	ldr	r3, [pc, #108]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800444c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800444e:	4a1a      	ldr	r2, [pc, #104]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004454:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004456:	4a18      	ldr	r2, [pc, #96]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800445c:	4b16      	ldr	r3, [pc, #88]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800445e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b01      	cmp	r3, #1
 8004466:	d114      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004468:	f7fd f826 	bl	80014b8 <HAL_GetTick>
 800446c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800446e:	e00a      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004470:	f7fd f822 	bl	80014b8 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	f241 3288 	movw	r2, #5000	; 0x1388
 800447e:	4293      	cmp	r3, r2
 8004480:	d901      	bls.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e34f      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004486:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0ee      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004496:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800449a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800449e:	d111      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80044a0:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044ac:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80044ae:	400b      	ands	r3, r1
 80044b0:	4901      	ldr	r1, [pc, #4]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	608b      	str	r3, [r1, #8]
 80044b6:	e00b      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80044b8:	40023800 	.word	0x40023800
 80044bc:	40007000 	.word	0x40007000
 80044c0:	0ffffcff 	.word	0x0ffffcff
 80044c4:	4bb3      	ldr	r3, [pc, #716]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	4ab2      	ldr	r2, [pc, #712]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044ca:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80044ce:	6093      	str	r3, [r2, #8]
 80044d0:	4bb0      	ldr	r3, [pc, #704]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044dc:	49ad      	ldr	r1, [pc, #692]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0310 	and.w	r3, r3, #16
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d010      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044ee:	4ba9      	ldr	r3, [pc, #676]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044f4:	4aa7      	ldr	r2, [pc, #668]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044fa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80044fe:	4ba5      	ldr	r3, [pc, #660]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004500:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004508:	49a2      	ldr	r1, [pc, #648]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800450a:	4313      	orrs	r3, r2
 800450c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00a      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800451c:	4b9d      	ldr	r3, [pc, #628]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800451e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004522:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800452a:	499a      	ldr	r1, [pc, #616]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800452c:	4313      	orrs	r3, r2
 800452e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800453e:	4b95      	ldr	r3, [pc, #596]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004544:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800454c:	4991      	ldr	r1, [pc, #580]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800454e:	4313      	orrs	r3, r2
 8004550:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00a      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004560:	4b8c      	ldr	r3, [pc, #560]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004566:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800456e:	4989      	ldr	r1, [pc, #548]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004570:	4313      	orrs	r3, r2
 8004572:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00a      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004582:	4b84      	ldr	r3, [pc, #528]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004588:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004590:	4980      	ldr	r1, [pc, #512]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004592:	4313      	orrs	r3, r2
 8004594:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00a      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045a4:	4b7b      	ldr	r3, [pc, #492]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045aa:	f023 0203 	bic.w	r2, r3, #3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	4978      	ldr	r1, [pc, #480]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00a      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80045c6:	4b73      	ldr	r3, [pc, #460]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045cc:	f023 020c 	bic.w	r2, r3, #12
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045d4:	496f      	ldr	r1, [pc, #444]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00a      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045e8:	4b6a      	ldr	r3, [pc, #424]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f6:	4967      	ldr	r1, [pc, #412]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00a      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800460a:	4b62      	ldr	r3, [pc, #392]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800460c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004610:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004618:	495e      	ldr	r1, [pc, #376]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800461a:	4313      	orrs	r3, r2
 800461c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00a      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800462c:	4b59      	ldr	r3, [pc, #356]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800462e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004632:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463a:	4956      	ldr	r1, [pc, #344]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00a      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800464e:	4b51      	ldr	r3, [pc, #324]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004654:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800465c:	494d      	ldr	r1, [pc, #308]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800465e:	4313      	orrs	r3, r2
 8004660:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00a      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004670:	4b48      	ldr	r3, [pc, #288]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004676:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800467e:	4945      	ldr	r1, [pc, #276]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004680:	4313      	orrs	r3, r2
 8004682:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00a      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004692:	4b40      	ldr	r3, [pc, #256]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004698:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046a0:	493c      	ldr	r1, [pc, #240]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00a      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80046b4:	4b37      	ldr	r3, [pc, #220]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046c2:	4934      	ldr	r1, [pc, #208]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d011      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80046d6:	4b2f      	ldr	r3, [pc, #188]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046dc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046e4:	492b      	ldr	r1, [pc, #172]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046f4:	d101      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80046f6:	2301      	movs	r3, #1
 80046f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004706:	2301      	movs	r3, #1
 8004708:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004716:	4b1f      	ldr	r3, [pc, #124]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800471c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004724:	491b      	ldr	r1, [pc, #108]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004726:	4313      	orrs	r3, r2
 8004728:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00b      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004738:	4b16      	ldr	r3, [pc, #88]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800473e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004748:	4912      	ldr	r1, [pc, #72]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800474a:	4313      	orrs	r3, r2
 800474c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00b      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800475c:	4b0d      	ldr	r3, [pc, #52]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800475e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004762:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800476c:	4909      	ldr	r1, [pc, #36]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800476e:	4313      	orrs	r3, r2
 8004770:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00f      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004780:	4b04      	ldr	r3, [pc, #16]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004782:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004786:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004790:	e002      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004792:	bf00      	nop
 8004794:	40023800 	.word	0x40023800
 8004798:	4985      	ldr	r1, [pc, #532]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800479a:	4313      	orrs	r3, r2
 800479c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00b      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80047ac:	4b80      	ldr	r3, [pc, #512]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047b2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047bc:	497c      	ldr	r1, [pc, #496]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d005      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047d2:	f040 80d6 	bne.w	8004982 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80047d6:	4b76      	ldr	r3, [pc, #472]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a75      	ldr	r2, [pc, #468]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80047e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047e2:	f7fc fe69 	bl	80014b8 <HAL_GetTick>
 80047e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047e8:	e008      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047ea:	f7fc fe65 	bl	80014b8 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b64      	cmp	r3, #100	; 0x64
 80047f6:	d901      	bls.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e194      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047fc:	4b6c      	ldr	r3, [pc, #432]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1f0      	bne.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	d021      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004818:	2b00      	cmp	r3, #0
 800481a:	d11d      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800481c:	4b64      	ldr	r3, [pc, #400]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800481e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004822:	0c1b      	lsrs	r3, r3, #16
 8004824:	f003 0303 	and.w	r3, r3, #3
 8004828:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800482a:	4b61      	ldr	r3, [pc, #388]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800482c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004830:	0e1b      	lsrs	r3, r3, #24
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	019a      	lsls	r2, r3, #6
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	041b      	lsls	r3, r3, #16
 8004842:	431a      	orrs	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	061b      	lsls	r3, r3, #24
 8004848:	431a      	orrs	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	071b      	lsls	r3, r3, #28
 8004850:	4957      	ldr	r1, [pc, #348]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004852:	4313      	orrs	r3, r2
 8004854:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d004      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004868:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800486c:	d00a      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004876:	2b00      	cmp	r3, #0
 8004878:	d02e      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004882:	d129      	bne.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004884:	4b4a      	ldr	r3, [pc, #296]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004886:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800488a:	0c1b      	lsrs	r3, r3, #16
 800488c:	f003 0303 	and.w	r3, r3, #3
 8004890:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004892:	4b47      	ldr	r3, [pc, #284]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004894:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004898:	0f1b      	lsrs	r3, r3, #28
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	019a      	lsls	r2, r3, #6
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	041b      	lsls	r3, r3, #16
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	061b      	lsls	r3, r3, #24
 80048b2:	431a      	orrs	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	071b      	lsls	r3, r3, #28
 80048b8:	493d      	ldr	r1, [pc, #244]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80048c0:	4b3b      	ldr	r3, [pc, #236]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048c6:	f023 021f 	bic.w	r2, r3, #31
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	3b01      	subs	r3, #1
 80048d0:	4937      	ldr	r1, [pc, #220]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d01d      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048e4:	4b32      	ldr	r3, [pc, #200]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048ea:	0e1b      	lsrs	r3, r3, #24
 80048ec:	f003 030f 	and.w	r3, r3, #15
 80048f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048f2:	4b2f      	ldr	r3, [pc, #188]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048f8:	0f1b      	lsrs	r3, r3, #28
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	019a      	lsls	r2, r3, #6
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	041b      	lsls	r3, r3, #16
 800490c:	431a      	orrs	r2, r3
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	061b      	lsls	r3, r3, #24
 8004912:	431a      	orrs	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	071b      	lsls	r3, r3, #28
 8004918:	4925      	ldr	r1, [pc, #148]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800491a:	4313      	orrs	r3, r2
 800491c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d011      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	019a      	lsls	r2, r3, #6
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	041b      	lsls	r3, r3, #16
 8004938:	431a      	orrs	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	061b      	lsls	r3, r3, #24
 8004940:	431a      	orrs	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	071b      	lsls	r3, r3, #28
 8004948:	4919      	ldr	r1, [pc, #100]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800494a:	4313      	orrs	r3, r2
 800494c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004950:	4b17      	ldr	r3, [pc, #92]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a16      	ldr	r2, [pc, #88]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004956:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800495a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800495c:	f7fc fdac 	bl	80014b8 <HAL_GetTick>
 8004960:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004962:	e008      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004964:	f7fc fda8 	bl	80014b8 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b64      	cmp	r3, #100	; 0x64
 8004970:	d901      	bls.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e0d7      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004976:	4b0e      	ldr	r3, [pc, #56]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0f0      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	2b01      	cmp	r3, #1
 8004986:	f040 80cd 	bne.w	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800498a:	4b09      	ldr	r3, [pc, #36]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a08      	ldr	r2, [pc, #32]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004990:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004994:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004996:	f7fc fd8f 	bl	80014b8 <HAL_GetTick>
 800499a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800499c:	e00a      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800499e:	f7fc fd8b 	bl	80014b8 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b64      	cmp	r3, #100	; 0x64
 80049aa:	d903      	bls.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e0ba      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80049b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80049b4:	4b5e      	ldr	r3, [pc, #376]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049c0:	d0ed      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d009      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d02e      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d12a      	bne.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049ea:	4b51      	ldr	r3, [pc, #324]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80049ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f0:	0c1b      	lsrs	r3, r3, #16
 80049f2:	f003 0303 	and.w	r3, r3, #3
 80049f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80049f8:	4b4d      	ldr	r3, [pc, #308]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80049fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049fe:	0f1b      	lsrs	r3, r3, #28
 8004a00:	f003 0307 	and.w	r3, r3, #7
 8004a04:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	019a      	lsls	r2, r3, #6
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	041b      	lsls	r3, r3, #16
 8004a10:	431a      	orrs	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	061b      	lsls	r3, r3, #24
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	071b      	lsls	r3, r3, #28
 8004a1e:	4944      	ldr	r1, [pc, #272]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004a26:	4b42      	ldr	r3, [pc, #264]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a2c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a34:	3b01      	subs	r3, #1
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	493d      	ldr	r1, [pc, #244]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d022      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a54:	d11d      	bne.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a56:	4b36      	ldr	r3, [pc, #216]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5c:	0e1b      	lsrs	r3, r3, #24
 8004a5e:	f003 030f 	and.w	r3, r3, #15
 8004a62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a64:	4b32      	ldr	r3, [pc, #200]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a6a:	0f1b      	lsrs	r3, r3, #28
 8004a6c:	f003 0307 	and.w	r3, r3, #7
 8004a70:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	019a      	lsls	r2, r3, #6
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	041b      	lsls	r3, r3, #16
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	061b      	lsls	r3, r3, #24
 8004a84:	431a      	orrs	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	071b      	lsls	r3, r3, #28
 8004a8a:	4929      	ldr	r1, [pc, #164]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0308 	and.w	r3, r3, #8
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d028      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a9e:	4b24      	ldr	r3, [pc, #144]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aa4:	0e1b      	lsrs	r3, r3, #24
 8004aa6:	f003 030f 	and.w	r3, r3, #15
 8004aaa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004aac:	4b20      	ldr	r3, [pc, #128]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab2:	0c1b      	lsrs	r3, r3, #16
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	019a      	lsls	r2, r3, #6
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	041b      	lsls	r3, r3, #16
 8004ac4:	431a      	orrs	r2, r3
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	061b      	lsls	r3, r3, #24
 8004aca:	431a      	orrs	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	69db      	ldr	r3, [r3, #28]
 8004ad0:	071b      	lsls	r3, r3, #28
 8004ad2:	4917      	ldr	r1, [pc, #92]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ada:	4b15      	ldr	r3, [pc, #84]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ae0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae8:	4911      	ldr	r1, [pc, #68]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004af0:	4b0f      	ldr	r3, [pc, #60]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a0e      	ldr	r2, [pc, #56]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004af6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004afa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004afc:	f7fc fcdc 	bl	80014b8 <HAL_GetTick>
 8004b00:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b04:	f7fc fcd8 	bl	80014b8 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b64      	cmp	r3, #100	; 0x64
 8004b10:	d901      	bls.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e007      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b16:	4b06      	ldr	r3, [pc, #24]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b22:	d1ef      	bne.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3720      	adds	r7, #32
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	40023800 	.word	0x40023800

08004b34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e01d      	b.n	8004b82 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fc f860 	bl	8000c20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3304      	adds	r3, #4
 8004b70:	4619      	mov	r1, r3
 8004b72:	4610      	mov	r0, r2
 8004b74:	f000 fa36 	bl	8004fe4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
	...

08004b8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0201 	orr.w	r2, r2, #1
 8004ba2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	689a      	ldr	r2, [r3, #8]
 8004baa:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <HAL_TIM_Base_Start_IT+0x50>)
 8004bac:	4013      	ands	r3, r2
 8004bae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2b06      	cmp	r3, #6
 8004bb4:	d00b      	beq.n	8004bce <HAL_TIM_Base_Start_IT+0x42>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bbc:	d007      	beq.n	8004bce <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f042 0201 	orr.w	r2, r2, #1
 8004bcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	00010007 	.word	0x00010007

08004be0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d122      	bne.n	8004c3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d11b      	bne.n	8004c3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f06f 0202 	mvn.w	r2, #2
 8004c0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2201      	movs	r2, #1
 8004c12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	f003 0303 	and.w	r3, r3, #3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f9c0 	bl	8004fa8 <HAL_TIM_IC_CaptureCallback>
 8004c28:	e005      	b.n	8004c36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f9b2 	bl	8004f94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f9c3 	bl	8004fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	2b04      	cmp	r3, #4
 8004c48:	d122      	bne.n	8004c90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f003 0304 	and.w	r3, r3, #4
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d11b      	bne.n	8004c90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f06f 0204 	mvn.w	r2, #4
 8004c60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2202      	movs	r2, #2
 8004c66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	699b      	ldr	r3, [r3, #24]
 8004c6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d003      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f996 	bl	8004fa8 <HAL_TIM_IC_CaptureCallback>
 8004c7c:	e005      	b.n	8004c8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f988 	bl	8004f94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f999 	bl	8004fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b08      	cmp	r3, #8
 8004c9c:	d122      	bne.n	8004ce4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	f003 0308 	and.w	r3, r3, #8
 8004ca8:	2b08      	cmp	r3, #8
 8004caa:	d11b      	bne.n	8004ce4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f06f 0208 	mvn.w	r2, #8
 8004cb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2204      	movs	r2, #4
 8004cba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	f003 0303 	and.w	r3, r3, #3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d003      	beq.n	8004cd2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 f96c 	bl	8004fa8 <HAL_TIM_IC_CaptureCallback>
 8004cd0:	e005      	b.n	8004cde <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f95e 	bl	8004f94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f96f 	bl	8004fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	f003 0310 	and.w	r3, r3, #16
 8004cee:	2b10      	cmp	r3, #16
 8004cf0:	d122      	bne.n	8004d38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f003 0310 	and.w	r3, r3, #16
 8004cfc:	2b10      	cmp	r3, #16
 8004cfe:	d11b      	bne.n	8004d38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f06f 0210 	mvn.w	r2, #16
 8004d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2208      	movs	r2, #8
 8004d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	69db      	ldr	r3, [r3, #28]
 8004d16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f942 	bl	8004fa8 <HAL_TIM_IC_CaptureCallback>
 8004d24:	e005      	b.n	8004d32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f934 	bl	8004f94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f945 	bl	8004fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d10e      	bne.n	8004d64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	f003 0301 	and.w	r3, r3, #1
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d107      	bne.n	8004d64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f06f 0201 	mvn.w	r2, #1
 8004d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f7fb ff04 	bl	8000b6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d6e:	2b80      	cmp	r3, #128	; 0x80
 8004d70:	d10e      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d7c:	2b80      	cmp	r3, #128	; 0x80
 8004d7e:	d107      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 fafc 	bl	8005388 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d9e:	d10e      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004daa:	2b80      	cmp	r3, #128	; 0x80
 8004dac:	d107      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 faef 	bl	800539c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc8:	2b40      	cmp	r3, #64	; 0x40
 8004dca:	d10e      	bne.n	8004dea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dd6:	2b40      	cmp	r3, #64	; 0x40
 8004dd8:	d107      	bne.n	8004dea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 f8f3 	bl	8004fd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	f003 0320 	and.w	r3, r3, #32
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	d10e      	bne.n	8004e16 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f003 0320 	and.w	r3, r3, #32
 8004e02:	2b20      	cmp	r3, #32
 8004e04:	d107      	bne.n	8004e16 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f06f 0220 	mvn.w	r2, #32
 8004e0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 faaf 	bl	8005374 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_TIM_ConfigClockSource+0x18>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e0a6      	b.n	8004f86 <HAL_TIM_ConfigClockSource+0x166>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4b4f      	ldr	r3, [pc, #316]	; (8004f90 <HAL_TIM_ConfigClockSource+0x170>)
 8004e54:	4013      	ands	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e5e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b40      	cmp	r3, #64	; 0x40
 8004e6e:	d067      	beq.n	8004f40 <HAL_TIM_ConfigClockSource+0x120>
 8004e70:	2b40      	cmp	r3, #64	; 0x40
 8004e72:	d80b      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x6c>
 8004e74:	2b10      	cmp	r3, #16
 8004e76:	d073      	beq.n	8004f60 <HAL_TIM_ConfigClockSource+0x140>
 8004e78:	2b10      	cmp	r3, #16
 8004e7a:	d802      	bhi.n	8004e82 <HAL_TIM_ConfigClockSource+0x62>
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d06f      	beq.n	8004f60 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004e80:	e078      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e82:	2b20      	cmp	r3, #32
 8004e84:	d06c      	beq.n	8004f60 <HAL_TIM_ConfigClockSource+0x140>
 8004e86:	2b30      	cmp	r3, #48	; 0x30
 8004e88:	d06a      	beq.n	8004f60 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004e8a:	e073      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e8c:	2b70      	cmp	r3, #112	; 0x70
 8004e8e:	d00d      	beq.n	8004eac <HAL_TIM_ConfigClockSource+0x8c>
 8004e90:	2b70      	cmp	r3, #112	; 0x70
 8004e92:	d804      	bhi.n	8004e9e <HAL_TIM_ConfigClockSource+0x7e>
 8004e94:	2b50      	cmp	r3, #80	; 0x50
 8004e96:	d033      	beq.n	8004f00 <HAL_TIM_ConfigClockSource+0xe0>
 8004e98:	2b60      	cmp	r3, #96	; 0x60
 8004e9a:	d041      	beq.n	8004f20 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004e9c:	e06a      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ea2:	d066      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x152>
 8004ea4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ea8:	d017      	beq.n	8004eda <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004eaa:	e063      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6818      	ldr	r0, [r3, #0]
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	6899      	ldr	r1, [r3, #8]
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f000 f9ac 	bl	8005218 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ece:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68fa      	ldr	r2, [r7, #12]
 8004ed6:	609a      	str	r2, [r3, #8]
      break;
 8004ed8:	e04c      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6818      	ldr	r0, [r3, #0]
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	6899      	ldr	r1, [r3, #8]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f000 f995 	bl	8005218 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004efc:	609a      	str	r2, [r3, #8]
      break;
 8004efe:	e039      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6818      	ldr	r0, [r3, #0]
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	6859      	ldr	r1, [r3, #4]
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	f000 f909 	bl	8005124 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2150      	movs	r1, #80	; 0x50
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f000 f962 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004f1e:	e029      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6818      	ldr	r0, [r3, #0]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	6859      	ldr	r1, [r3, #4]
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	f000 f928 	bl	8005182 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2160      	movs	r1, #96	; 0x60
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 f952 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004f3e:	e019      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6818      	ldr	r0, [r3, #0]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	6859      	ldr	r1, [r3, #4]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	f000 f8e9 	bl	8005124 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2140      	movs	r1, #64	; 0x40
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f000 f942 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004f5e:	e009      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4619      	mov	r1, r3
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	f000 f939 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004f70:	e000      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004f72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	fffeff88 	.word	0xfffeff88

08004f94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a40      	ldr	r2, [pc, #256]	; (80050f8 <TIM_Base_SetConfig+0x114>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d013      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005002:	d00f      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a3d      	ldr	r2, [pc, #244]	; (80050fc <TIM_Base_SetConfig+0x118>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d00b      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a3c      	ldr	r2, [pc, #240]	; (8005100 <TIM_Base_SetConfig+0x11c>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d007      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a3b      	ldr	r2, [pc, #236]	; (8005104 <TIM_Base_SetConfig+0x120>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d003      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a3a      	ldr	r2, [pc, #232]	; (8005108 <TIM_Base_SetConfig+0x124>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d108      	bne.n	8005036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800502a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	4313      	orrs	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a2f      	ldr	r2, [pc, #188]	; (80050f8 <TIM_Base_SetConfig+0x114>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d02b      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005044:	d027      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a2c      	ldr	r2, [pc, #176]	; (80050fc <TIM_Base_SetConfig+0x118>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d023      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a2b      	ldr	r2, [pc, #172]	; (8005100 <TIM_Base_SetConfig+0x11c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d01f      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a2a      	ldr	r2, [pc, #168]	; (8005104 <TIM_Base_SetConfig+0x120>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d01b      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a29      	ldr	r2, [pc, #164]	; (8005108 <TIM_Base_SetConfig+0x124>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d017      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a28      	ldr	r2, [pc, #160]	; (800510c <TIM_Base_SetConfig+0x128>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d013      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a27      	ldr	r2, [pc, #156]	; (8005110 <TIM_Base_SetConfig+0x12c>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d00f      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a26      	ldr	r2, [pc, #152]	; (8005114 <TIM_Base_SetConfig+0x130>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d00b      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a25      	ldr	r2, [pc, #148]	; (8005118 <TIM_Base_SetConfig+0x134>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d007      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a24      	ldr	r2, [pc, #144]	; (800511c <TIM_Base_SetConfig+0x138>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d003      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a23      	ldr	r2, [pc, #140]	; (8005120 <TIM_Base_SetConfig+0x13c>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d108      	bne.n	80050a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800509c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	689a      	ldr	r2, [r3, #8]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a0a      	ldr	r2, [pc, #40]	; (80050f8 <TIM_Base_SetConfig+0x114>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d003      	beq.n	80050dc <TIM_Base_SetConfig+0xf8>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a0c      	ldr	r2, [pc, #48]	; (8005108 <TIM_Base_SetConfig+0x124>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d103      	bne.n	80050e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	615a      	str	r2, [r3, #20]
}
 80050ea:	bf00      	nop
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40010000 	.word	0x40010000
 80050fc:	40000400 	.word	0x40000400
 8005100:	40000800 	.word	0x40000800
 8005104:	40000c00 	.word	0x40000c00
 8005108:	40010400 	.word	0x40010400
 800510c:	40014000 	.word	0x40014000
 8005110:	40014400 	.word	0x40014400
 8005114:	40014800 	.word	0x40014800
 8005118:	40001800 	.word	0x40001800
 800511c:	40001c00 	.word	0x40001c00
 8005120:	40002000 	.word	0x40002000

08005124 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	f023 0201 	bic.w	r2, r3, #1
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800514e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4313      	orrs	r3, r2
 8005158:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f023 030a 	bic.w	r3, r3, #10
 8005160:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	621a      	str	r2, [r3, #32]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005182:	b480      	push	{r7}
 8005184:	b087      	sub	sp, #28
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	f023 0210 	bic.w	r2, r3, #16
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	031b      	lsls	r3, r3, #12
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	011b      	lsls	r3, r3, #4
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	621a      	str	r2, [r3, #32]
}
 80051d6:	bf00      	nop
 80051d8:	371c      	adds	r7, #28
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b085      	sub	sp, #20
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
 80051ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051fa:	683a      	ldr	r2, [r7, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	4313      	orrs	r3, r2
 8005200:	f043 0307 	orr.w	r3, r3, #7
 8005204:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	609a      	str	r2, [r3, #8]
}
 800520c:	bf00      	nop
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
 8005224:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005232:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	021a      	lsls	r2, r3, #8
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	431a      	orrs	r2, r3
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	4313      	orrs	r3, r2
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	4313      	orrs	r3, r2
 8005244:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	609a      	str	r2, [r3, #8]
}
 800524c:	bf00      	nop
 800524e:	371c      	adds	r7, #28
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005268:	2b01      	cmp	r3, #1
 800526a:	d101      	bne.n	8005270 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800526c:	2302      	movs	r3, #2
 800526e:	e06d      	b.n	800534c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2202      	movs	r2, #2
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a30      	ldr	r2, [pc, #192]	; (8005358 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d004      	beq.n	80052a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a2f      	ldr	r2, [pc, #188]	; (800535c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d108      	bne.n	80052b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80052aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a20      	ldr	r2, [pc, #128]	; (8005358 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d022      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052e2:	d01d      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a1d      	ldr	r2, [pc, #116]	; (8005360 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d018      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a1c      	ldr	r2, [pc, #112]	; (8005364 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d013      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a1a      	ldr	r2, [pc, #104]	; (8005368 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d00e      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a15      	ldr	r2, [pc, #84]	; (800535c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d009      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a16      	ldr	r2, [pc, #88]	; (800536c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d004      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a15      	ldr	r2, [pc, #84]	; (8005370 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d10c      	bne.n	800533a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005326:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	4313      	orrs	r3, r2
 8005330:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3714      	adds	r7, #20
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	40010000 	.word	0x40010000
 800535c:	40010400 	.word	0x40010400
 8005360:	40000400 	.word	0x40000400
 8005364:	40000800 	.word	0x40000800
 8005368:	40000c00 	.word	0x40000c00
 800536c:	40014000 	.word	0x40014000
 8005370:	40001800 	.word	0x40001800

08005374 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e040      	b.n	8005444 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d106      	bne.n	80053d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fb fc4a 	bl	8000c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2224      	movs	r2, #36	; 0x24
 80053dc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 0201 	bic.w	r2, r2, #1
 80053ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 fb26 	bl	8005a40 <UART_SetConfig>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e022      	b.n	8005444 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005402:	2b00      	cmp	r3, #0
 8005404:	d002      	beq.n	800540c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 fdc4 	bl	8005f94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800541a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689a      	ldr	r2, [r3, #8]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800542a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 0201 	orr.w	r2, r2, #1
 800543a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 fe4b 	bl	80060d8 <UART_CheckIdleState>
 8005442:	4603      	mov	r3, r0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3708      	adds	r7, #8
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b08a      	sub	sp, #40	; 0x28
 8005450:	af02      	add	r7, sp, #8
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	603b      	str	r3, [r7, #0]
 8005458:	4613      	mov	r3, r2
 800545a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005460:	2b20      	cmp	r3, #32
 8005462:	d17f      	bne.n	8005564 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <HAL_UART_Transmit+0x24>
 800546a:	88fb      	ldrh	r3, [r7, #6]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e078      	b.n	8005566 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800547a:	2b01      	cmp	r3, #1
 800547c:	d101      	bne.n	8005482 <HAL_UART_Transmit+0x36>
 800547e:	2302      	movs	r3, #2
 8005480:	e071      	b.n	8005566 <HAL_UART_Transmit+0x11a>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2221      	movs	r2, #33	; 0x21
 8005494:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005496:	f7fc f80f 	bl	80014b8 <HAL_GetTick>
 800549a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	88fa      	ldrh	r2, [r7, #6]
 80054a0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	88fa      	ldrh	r2, [r7, #6]
 80054a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054b4:	d108      	bne.n	80054c8 <HAL_UART_Transmit+0x7c>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d104      	bne.n	80054c8 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80054be:	2300      	movs	r3, #0
 80054c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	61bb      	str	r3, [r7, #24]
 80054c6:	e003      	b.n	80054d0 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054cc:	2300      	movs	r3, #0
 80054ce:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80054d8:	e02c      	b.n	8005534 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2200      	movs	r2, #0
 80054e2:	2180      	movs	r1, #128	; 0x80
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 fe3c 	bl	8006162 <UART_WaitOnFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e038      	b.n	8005566 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10b      	bne.n	8005512 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	881b      	ldrh	r3, [r3, #0]
 80054fe:	461a      	mov	r2, r3
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005508:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	3302      	adds	r3, #2
 800550e:	61bb      	str	r3, [r7, #24]
 8005510:	e007      	b.n	8005522 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	781a      	ldrb	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	3301      	adds	r3, #1
 8005520:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800553a:	b29b      	uxth	r3, r3
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1cc      	bne.n	80054da <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	2200      	movs	r2, #0
 8005548:	2140      	movs	r1, #64	; 0x40
 800554a:	68f8      	ldr	r0, [r7, #12]
 800554c:	f000 fe09 	bl	8006162 <UART_WaitOnFlagUntilTimeout>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e005      	b.n	8005566 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2220      	movs	r2, #32
 800555e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8005560:	2300      	movs	r3, #0
 8005562:	e000      	b.n	8005566 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8005564:	2302      	movs	r3, #2
  }
}
 8005566:	4618      	mov	r0, r3
 8005568:	3720      	adds	r7, #32
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	4613      	mov	r3, r2
 800557c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005582:	2b20      	cmp	r3, #32
 8005584:	d16c      	bne.n	8005660 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <HAL_UART_Receive_DMA+0x22>
 800558c:	88fb      	ldrh	r3, [r7, #6]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e065      	b.n	8005662 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800559c:	2b01      	cmp	r3, #1
 800559e:	d101      	bne.n	80055a4 <HAL_UART_Receive_DMA+0x34>
 80055a0:	2302      	movs	r3, #2
 80055a2:	e05e      	b.n	8005662 <HAL_UART_Receive_DMA+0xf2>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	88fa      	ldrh	r2, [r7, #6]
 80055b6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2222      	movs	r2, #34	; 0x22
 80055c4:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d02a      	beq.n	8005624 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055d2:	4a26      	ldr	r2, [pc, #152]	; (800566c <HAL_UART_Receive_DMA+0xfc>)
 80055d4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055da:	4a25      	ldr	r2, [pc, #148]	; (8005670 <HAL_UART_Receive_DMA+0x100>)
 80055dc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055e2:	4a24      	ldr	r2, [pc, #144]	; (8005674 <HAL_UART_Receive_DMA+0x104>)
 80055e4:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055ea:	2200      	movs	r2, #0
 80055ec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3324      	adds	r3, #36	; 0x24
 80055f8:	4619      	mov	r1, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055fe:	461a      	mov	r2, r3
 8005600:	88fb      	ldrh	r3, [r7, #6]
 8005602:	f7fc f917 	bl	8001834 <HAL_DMA_Start_IT>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00b      	beq.n	8005624 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2210      	movs	r2, #16
 8005610:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2220      	movs	r2, #32
 800561e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e01e      	b.n	8005662 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800563a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689a      	ldr	r2, [r3, #8]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0201 	orr.w	r2, r2, #1
 800564a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689a      	ldr	r2, [r3, #8]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800565a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800565c:	2300      	movs	r3, #0
 800565e:	e000      	b.n	8005662 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8005660:	2302      	movs	r3, #2
  }
}
 8005662:	4618      	mov	r0, r3
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	080062c3 	.word	0x080062c3
 8005670:	08006327 	.word	0x08006327
 8005674:	08006343 	.word	0x08006343

08005678 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005684:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800568a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005696:	2b80      	cmp	r3, #128	; 0x80
 8005698:	d126      	bne.n	80056e8 <HAL_UART_DMAStop+0x70>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2b21      	cmp	r3, #33	; 0x21
 800569e:	d123      	bne.n	80056e8 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689a      	ldr	r2, [r3, #8]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056ae:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d014      	beq.n	80056e2 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056bc:	4618      	mov	r0, r3
 80056be:	f7fc f919 	bl	80018f4 <HAL_DMA_Abort>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00c      	beq.n	80056e2 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fc fb2d 	bl	8001d2c <HAL_DMA_GetError>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b20      	cmp	r3, #32
 80056d6:	d104      	bne.n	80056e2 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2210      	movs	r2, #16
 80056dc:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e031      	b.n	8005746 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 fdb8 	bl	8006258 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f2:	2b40      	cmp	r3, #64	; 0x40
 80056f4:	d126      	bne.n	8005744 <HAL_UART_DMAStop+0xcc>
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2b22      	cmp	r3, #34	; 0x22
 80056fa:	d123      	bne.n	8005744 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689a      	ldr	r2, [r3, #8]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800570a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005710:	2b00      	cmp	r3, #0
 8005712:	d014      	beq.n	800573e <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005718:	4618      	mov	r0, r3
 800571a:	f7fc f8eb 	bl	80018f4 <HAL_DMA_Abort>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d00c      	beq.n	800573e <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005728:	4618      	mov	r0, r3
 800572a:	f7fc faff 	bl	8001d2c <HAL_DMA_GetError>
 800572e:	4603      	mov	r3, r0
 8005730:	2b20      	cmp	r3, #32
 8005732:	d104      	bne.n	800573e <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2210      	movs	r2, #16
 8005738:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e003      	b.n	8005746 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 fd9f 	bl	8006282 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
	...

08005750 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b088      	sub	sp, #32
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	69db      	ldr	r3, [r3, #28]
 800575e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005770:	69fa      	ldr	r2, [r7, #28]
 8005772:	f640 030f 	movw	r3, #2063	; 0x80f
 8005776:	4013      	ands	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d113      	bne.n	80057a8 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00e      	beq.n	80057a8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	f003 0320 	and.w	r3, r3, #32
 8005790:	2b00      	cmp	r3, #0
 8005792:	d009      	beq.n	80057a8 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 8114 	beq.w	80059c6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	4798      	blx	r3
      }
      return;
 80057a6:	e10e      	b.n	80059c6 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 80d6 	beq.w	800595c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d105      	bne.n	80057c6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 80cb 	beq.w	800595c <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00e      	beq.n	80057ee <HAL_UART_IRQHandler+0x9e>
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d009      	beq.n	80057ee <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2201      	movs	r2, #1
 80057e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057e6:	f043 0201 	orr.w	r2, r3, #1
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	f003 0302 	and.w	r3, r3, #2
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00e      	beq.n	8005816 <HAL_UART_IRQHandler+0xc6>
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d009      	beq.n	8005816 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2202      	movs	r2, #2
 8005808:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800580e:	f043 0204 	orr.w	r2, r3, #4
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	f003 0304 	and.w	r3, r3, #4
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00e      	beq.n	800583e <HAL_UART_IRQHandler+0xee>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d009      	beq.n	800583e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2204      	movs	r2, #4
 8005830:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005836:	f043 0202 	orr.w	r2, r3, #2
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	f003 0308 	and.w	r3, r3, #8
 8005844:	2b00      	cmp	r3, #0
 8005846:	d013      	beq.n	8005870 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	f003 0320 	and.w	r3, r3, #32
 800584e:	2b00      	cmp	r3, #0
 8005850:	d104      	bne.n	800585c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005858:	2b00      	cmp	r3, #0
 800585a:	d009      	beq.n	8005870 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2208      	movs	r2, #8
 8005862:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005868:	f043 0208 	orr.w	r2, r3, #8
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00f      	beq.n	800589a <HAL_UART_IRQHandler+0x14a>
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00a      	beq.n	800589a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800588c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005892:	f043 0220 	orr.w	r2, r3, #32
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 8093 	beq.w	80059ca <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	f003 0320 	and.w	r3, r3, #32
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00c      	beq.n	80058c8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	f003 0320 	and.w	r3, r3, #32
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d007      	beq.n	80058c8 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d003      	beq.n	80058c8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058cc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d8:	2b40      	cmp	r3, #64	; 0x40
 80058da:	d004      	beq.n	80058e6 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d031      	beq.n	800594a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 fccb 	bl	8006282 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f6:	2b40      	cmp	r3, #64	; 0x40
 80058f8:	d123      	bne.n	8005942 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005908:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800590e:	2b00      	cmp	r3, #0
 8005910:	d013      	beq.n	800593a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005916:	4a30      	ldr	r2, [pc, #192]	; (80059d8 <HAL_UART_IRQHandler+0x288>)
 8005918:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800591e:	4618      	mov	r0, r3
 8005920:	f7fc f858 	bl	80019d4 <HAL_DMA_Abort_IT>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d016      	beq.n	8005958 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800592e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005934:	4610      	mov	r0, r2
 8005936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005938:	e00e      	b.n	8005958 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f86c 	bl	8005a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005940:	e00a      	b.n	8005958 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f868 	bl	8005a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005948:	e006      	b.n	8005958 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f864 	bl	8005a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8005956:	e038      	b.n	80059ca <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005958:	bf00      	nop
    return;
 800595a:	e036      	b.n	80059ca <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00d      	beq.n	8005982 <HAL_UART_IRQHandler+0x232>
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d008      	beq.n	8005982 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005978:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f856 	bl	8005a2c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005980:	e026      	b.n	80059d0 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00d      	beq.n	80059a8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005992:	2b00      	cmp	r3, #0
 8005994:	d008      	beq.n	80059a8 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800599a:	2b00      	cmp	r3, #0
 800599c:	d017      	beq.n	80059ce <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	4798      	blx	r3
    }
    return;
 80059a6:	e012      	b.n	80059ce <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00e      	beq.n	80059d0 <HAL_UART_IRQHandler+0x280>
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d009      	beq.n	80059d0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 fd12 	bl	80063e6 <UART_EndTransmit_IT>
    return;
 80059c2:	bf00      	nop
 80059c4:	e004      	b.n	80059d0 <HAL_UART_IRQHandler+0x280>
      return;
 80059c6:	bf00      	nop
 80059c8:	e002      	b.n	80059d0 <HAL_UART_IRQHandler+0x280>
    return;
 80059ca:	bf00      	nop
 80059cc:	e000      	b.n	80059d0 <HAL_UART_IRQHandler+0x280>
    return;
 80059ce:	bf00      	nop
  }

}
 80059d0:	3720      	adds	r7, #32
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	080063bb 	.word	0x080063bb

080059dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b088      	sub	sp, #32
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	431a      	orrs	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4bb1      	ldr	r3, [pc, #708]	; (8005d34 <UART_SetConfig+0x2f4>)
 8005a70:	4013      	ands	r3, r2
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	6812      	ldr	r2, [r2, #0]
 8005a76:	6939      	ldr	r1, [r7, #16]
 8005a78:	430b      	orrs	r3, r1
 8005a7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a9f      	ldr	r2, [pc, #636]	; (8005d38 <UART_SetConfig+0x2f8>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d121      	bne.n	8005b04 <UART_SetConfig+0xc4>
 8005ac0:	4b9e      	ldr	r3, [pc, #632]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ac6:	f003 0303 	and.w	r3, r3, #3
 8005aca:	2b03      	cmp	r3, #3
 8005acc:	d816      	bhi.n	8005afc <UART_SetConfig+0xbc>
 8005ace:	a201      	add	r2, pc, #4	; (adr r2, 8005ad4 <UART_SetConfig+0x94>)
 8005ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad4:	08005ae5 	.word	0x08005ae5
 8005ad8:	08005af1 	.word	0x08005af1
 8005adc:	08005aeb 	.word	0x08005aeb
 8005ae0:	08005af7 	.word	0x08005af7
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	77fb      	strb	r3, [r7, #31]
 8005ae8:	e151      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005aea:	2302      	movs	r3, #2
 8005aec:	77fb      	strb	r3, [r7, #31]
 8005aee:	e14e      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005af0:	2304      	movs	r3, #4
 8005af2:	77fb      	strb	r3, [r7, #31]
 8005af4:	e14b      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005af6:	2308      	movs	r3, #8
 8005af8:	77fb      	strb	r3, [r7, #31]
 8005afa:	e148      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005afc:	2310      	movs	r3, #16
 8005afe:	77fb      	strb	r3, [r7, #31]
 8005b00:	bf00      	nop
 8005b02:	e144      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a8d      	ldr	r2, [pc, #564]	; (8005d40 <UART_SetConfig+0x300>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d134      	bne.n	8005b78 <UART_SetConfig+0x138>
 8005b0e:	4b8b      	ldr	r3, [pc, #556]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b14:	f003 030c 	and.w	r3, r3, #12
 8005b18:	2b0c      	cmp	r3, #12
 8005b1a:	d829      	bhi.n	8005b70 <UART_SetConfig+0x130>
 8005b1c:	a201      	add	r2, pc, #4	; (adr r2, 8005b24 <UART_SetConfig+0xe4>)
 8005b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b22:	bf00      	nop
 8005b24:	08005b59 	.word	0x08005b59
 8005b28:	08005b71 	.word	0x08005b71
 8005b2c:	08005b71 	.word	0x08005b71
 8005b30:	08005b71 	.word	0x08005b71
 8005b34:	08005b65 	.word	0x08005b65
 8005b38:	08005b71 	.word	0x08005b71
 8005b3c:	08005b71 	.word	0x08005b71
 8005b40:	08005b71 	.word	0x08005b71
 8005b44:	08005b5f 	.word	0x08005b5f
 8005b48:	08005b71 	.word	0x08005b71
 8005b4c:	08005b71 	.word	0x08005b71
 8005b50:	08005b71 	.word	0x08005b71
 8005b54:	08005b6b 	.word	0x08005b6b
 8005b58:	2300      	movs	r3, #0
 8005b5a:	77fb      	strb	r3, [r7, #31]
 8005b5c:	e117      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	77fb      	strb	r3, [r7, #31]
 8005b62:	e114      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005b64:	2304      	movs	r3, #4
 8005b66:	77fb      	strb	r3, [r7, #31]
 8005b68:	e111      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005b6a:	2308      	movs	r3, #8
 8005b6c:	77fb      	strb	r3, [r7, #31]
 8005b6e:	e10e      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005b70:	2310      	movs	r3, #16
 8005b72:	77fb      	strb	r3, [r7, #31]
 8005b74:	bf00      	nop
 8005b76:	e10a      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a71      	ldr	r2, [pc, #452]	; (8005d44 <UART_SetConfig+0x304>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d120      	bne.n	8005bc4 <UART_SetConfig+0x184>
 8005b82:	4b6e      	ldr	r3, [pc, #440]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b88:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005b8c:	2b10      	cmp	r3, #16
 8005b8e:	d00f      	beq.n	8005bb0 <UART_SetConfig+0x170>
 8005b90:	2b10      	cmp	r3, #16
 8005b92:	d802      	bhi.n	8005b9a <UART_SetConfig+0x15a>
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d005      	beq.n	8005ba4 <UART_SetConfig+0x164>
 8005b98:	e010      	b.n	8005bbc <UART_SetConfig+0x17c>
 8005b9a:	2b20      	cmp	r3, #32
 8005b9c:	d005      	beq.n	8005baa <UART_SetConfig+0x16a>
 8005b9e:	2b30      	cmp	r3, #48	; 0x30
 8005ba0:	d009      	beq.n	8005bb6 <UART_SetConfig+0x176>
 8005ba2:	e00b      	b.n	8005bbc <UART_SetConfig+0x17c>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	77fb      	strb	r3, [r7, #31]
 8005ba8:	e0f1      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005baa:	2302      	movs	r3, #2
 8005bac:	77fb      	strb	r3, [r7, #31]
 8005bae:	e0ee      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005bb0:	2304      	movs	r3, #4
 8005bb2:	77fb      	strb	r3, [r7, #31]
 8005bb4:	e0eb      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005bb6:	2308      	movs	r3, #8
 8005bb8:	77fb      	strb	r3, [r7, #31]
 8005bba:	e0e8      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005bbc:	2310      	movs	r3, #16
 8005bbe:	77fb      	strb	r3, [r7, #31]
 8005bc0:	bf00      	nop
 8005bc2:	e0e4      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a5f      	ldr	r2, [pc, #380]	; (8005d48 <UART_SetConfig+0x308>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d120      	bne.n	8005c10 <UART_SetConfig+0x1d0>
 8005bce:	4b5b      	ldr	r3, [pc, #364]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005bd8:	2b40      	cmp	r3, #64	; 0x40
 8005bda:	d00f      	beq.n	8005bfc <UART_SetConfig+0x1bc>
 8005bdc:	2b40      	cmp	r3, #64	; 0x40
 8005bde:	d802      	bhi.n	8005be6 <UART_SetConfig+0x1a6>
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d005      	beq.n	8005bf0 <UART_SetConfig+0x1b0>
 8005be4:	e010      	b.n	8005c08 <UART_SetConfig+0x1c8>
 8005be6:	2b80      	cmp	r3, #128	; 0x80
 8005be8:	d005      	beq.n	8005bf6 <UART_SetConfig+0x1b6>
 8005bea:	2bc0      	cmp	r3, #192	; 0xc0
 8005bec:	d009      	beq.n	8005c02 <UART_SetConfig+0x1c2>
 8005bee:	e00b      	b.n	8005c08 <UART_SetConfig+0x1c8>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	77fb      	strb	r3, [r7, #31]
 8005bf4:	e0cb      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005bf6:	2302      	movs	r3, #2
 8005bf8:	77fb      	strb	r3, [r7, #31]
 8005bfa:	e0c8      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005bfc:	2304      	movs	r3, #4
 8005bfe:	77fb      	strb	r3, [r7, #31]
 8005c00:	e0c5      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c02:	2308      	movs	r3, #8
 8005c04:	77fb      	strb	r3, [r7, #31]
 8005c06:	e0c2      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c08:	2310      	movs	r3, #16
 8005c0a:	77fb      	strb	r3, [r7, #31]
 8005c0c:	bf00      	nop
 8005c0e:	e0be      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a4d      	ldr	r2, [pc, #308]	; (8005d4c <UART_SetConfig+0x30c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d124      	bne.n	8005c64 <UART_SetConfig+0x224>
 8005c1a:	4b48      	ldr	r3, [pc, #288]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c28:	d012      	beq.n	8005c50 <UART_SetConfig+0x210>
 8005c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c2e:	d802      	bhi.n	8005c36 <UART_SetConfig+0x1f6>
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d007      	beq.n	8005c44 <UART_SetConfig+0x204>
 8005c34:	e012      	b.n	8005c5c <UART_SetConfig+0x21c>
 8005c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c3a:	d006      	beq.n	8005c4a <UART_SetConfig+0x20a>
 8005c3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c40:	d009      	beq.n	8005c56 <UART_SetConfig+0x216>
 8005c42:	e00b      	b.n	8005c5c <UART_SetConfig+0x21c>
 8005c44:	2300      	movs	r3, #0
 8005c46:	77fb      	strb	r3, [r7, #31]
 8005c48:	e0a1      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c4a:	2302      	movs	r3, #2
 8005c4c:	77fb      	strb	r3, [r7, #31]
 8005c4e:	e09e      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c50:	2304      	movs	r3, #4
 8005c52:	77fb      	strb	r3, [r7, #31]
 8005c54:	e09b      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c56:	2308      	movs	r3, #8
 8005c58:	77fb      	strb	r3, [r7, #31]
 8005c5a:	e098      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c5c:	2310      	movs	r3, #16
 8005c5e:	77fb      	strb	r3, [r7, #31]
 8005c60:	bf00      	nop
 8005c62:	e094      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a39      	ldr	r2, [pc, #228]	; (8005d50 <UART_SetConfig+0x310>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d124      	bne.n	8005cb8 <UART_SetConfig+0x278>
 8005c6e:	4b33      	ldr	r3, [pc, #204]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c74:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005c78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c7c:	d012      	beq.n	8005ca4 <UART_SetConfig+0x264>
 8005c7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c82:	d802      	bhi.n	8005c8a <UART_SetConfig+0x24a>
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d007      	beq.n	8005c98 <UART_SetConfig+0x258>
 8005c88:	e012      	b.n	8005cb0 <UART_SetConfig+0x270>
 8005c8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c8e:	d006      	beq.n	8005c9e <UART_SetConfig+0x25e>
 8005c90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c94:	d009      	beq.n	8005caa <UART_SetConfig+0x26a>
 8005c96:	e00b      	b.n	8005cb0 <UART_SetConfig+0x270>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	77fb      	strb	r3, [r7, #31]
 8005c9c:	e077      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	77fb      	strb	r3, [r7, #31]
 8005ca2:	e074      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005ca4:	2304      	movs	r3, #4
 8005ca6:	77fb      	strb	r3, [r7, #31]
 8005ca8:	e071      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005caa:	2308      	movs	r3, #8
 8005cac:	77fb      	strb	r3, [r7, #31]
 8005cae:	e06e      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005cb0:	2310      	movs	r3, #16
 8005cb2:	77fb      	strb	r3, [r7, #31]
 8005cb4:	bf00      	nop
 8005cb6:	e06a      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a25      	ldr	r2, [pc, #148]	; (8005d54 <UART_SetConfig+0x314>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d124      	bne.n	8005d0c <UART_SetConfig+0x2cc>
 8005cc2:	4b1e      	ldr	r3, [pc, #120]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cc8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cd0:	d012      	beq.n	8005cf8 <UART_SetConfig+0x2b8>
 8005cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cd6:	d802      	bhi.n	8005cde <UART_SetConfig+0x29e>
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d007      	beq.n	8005cec <UART_SetConfig+0x2ac>
 8005cdc:	e012      	b.n	8005d04 <UART_SetConfig+0x2c4>
 8005cde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ce2:	d006      	beq.n	8005cf2 <UART_SetConfig+0x2b2>
 8005ce4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005ce8:	d009      	beq.n	8005cfe <UART_SetConfig+0x2be>
 8005cea:	e00b      	b.n	8005d04 <UART_SetConfig+0x2c4>
 8005cec:	2300      	movs	r3, #0
 8005cee:	77fb      	strb	r3, [r7, #31]
 8005cf0:	e04d      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	77fb      	strb	r3, [r7, #31]
 8005cf6:	e04a      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005cf8:	2304      	movs	r3, #4
 8005cfa:	77fb      	strb	r3, [r7, #31]
 8005cfc:	e047      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005cfe:	2308      	movs	r3, #8
 8005d00:	77fb      	strb	r3, [r7, #31]
 8005d02:	e044      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005d04:	2310      	movs	r3, #16
 8005d06:	77fb      	strb	r3, [r7, #31]
 8005d08:	bf00      	nop
 8005d0a:	e040      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a11      	ldr	r2, [pc, #68]	; (8005d58 <UART_SetConfig+0x318>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d139      	bne.n	8005d8a <UART_SetConfig+0x34a>
 8005d16:	4b09      	ldr	r3, [pc, #36]	; (8005d3c <UART_SetConfig+0x2fc>)
 8005d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005d20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d24:	d027      	beq.n	8005d76 <UART_SetConfig+0x336>
 8005d26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d2a:	d817      	bhi.n	8005d5c <UART_SetConfig+0x31c>
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d01c      	beq.n	8005d6a <UART_SetConfig+0x32a>
 8005d30:	e027      	b.n	8005d82 <UART_SetConfig+0x342>
 8005d32:	bf00      	nop
 8005d34:	efff69f3 	.word	0xefff69f3
 8005d38:	40011000 	.word	0x40011000
 8005d3c:	40023800 	.word	0x40023800
 8005d40:	40004400 	.word	0x40004400
 8005d44:	40004800 	.word	0x40004800
 8005d48:	40004c00 	.word	0x40004c00
 8005d4c:	40005000 	.word	0x40005000
 8005d50:	40011400 	.word	0x40011400
 8005d54:	40007800 	.word	0x40007800
 8005d58:	40007c00 	.word	0x40007c00
 8005d5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d60:	d006      	beq.n	8005d70 <UART_SetConfig+0x330>
 8005d62:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005d66:	d009      	beq.n	8005d7c <UART_SetConfig+0x33c>
 8005d68:	e00b      	b.n	8005d82 <UART_SetConfig+0x342>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	77fb      	strb	r3, [r7, #31]
 8005d6e:	e00e      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005d70:	2302      	movs	r3, #2
 8005d72:	77fb      	strb	r3, [r7, #31]
 8005d74:	e00b      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005d76:	2304      	movs	r3, #4
 8005d78:	77fb      	strb	r3, [r7, #31]
 8005d7a:	e008      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005d7c:	2308      	movs	r3, #8
 8005d7e:	77fb      	strb	r3, [r7, #31]
 8005d80:	e005      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005d82:	2310      	movs	r3, #16
 8005d84:	77fb      	strb	r3, [r7, #31]
 8005d86:	bf00      	nop
 8005d88:	e001      	b.n	8005d8e <UART_SetConfig+0x34e>
 8005d8a:	2310      	movs	r3, #16
 8005d8c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	69db      	ldr	r3, [r3, #28]
 8005d92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d96:	d17f      	bne.n	8005e98 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8005d98:	7ffb      	ldrb	r3, [r7, #31]
 8005d9a:	2b08      	cmp	r3, #8
 8005d9c:	d85c      	bhi.n	8005e58 <UART_SetConfig+0x418>
 8005d9e:	a201      	add	r2, pc, #4	; (adr r2, 8005da4 <UART_SetConfig+0x364>)
 8005da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005da4:	08005dc9 	.word	0x08005dc9
 8005da8:	08005de9 	.word	0x08005de9
 8005dac:	08005e09 	.word	0x08005e09
 8005db0:	08005e59 	.word	0x08005e59
 8005db4:	08005e21 	.word	0x08005e21
 8005db8:	08005e59 	.word	0x08005e59
 8005dbc:	08005e59 	.word	0x08005e59
 8005dc0:	08005e59 	.word	0x08005e59
 8005dc4:	08005e41 	.word	0x08005e41
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dc8:	f7fe fa34 	bl	8004234 <HAL_RCC_GetPCLK1Freq>
 8005dcc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	005a      	lsls	r2, r3, #1
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	085b      	lsrs	r3, r3, #1
 8005dd8:	441a      	add	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	61bb      	str	r3, [r7, #24]
        break;
 8005de6:	e03a      	b.n	8005e5e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005de8:	f7fe fa38 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 8005dec:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	005a      	lsls	r2, r3, #1
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	085b      	lsrs	r3, r3, #1
 8005df8:	441a      	add	r2, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	61bb      	str	r3, [r7, #24]
        break;
 8005e06:	e02a      	b.n	8005e5e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	085a      	lsrs	r2, r3, #1
 8005e0e:	4b5f      	ldr	r3, [pc, #380]	; (8005f8c <UART_SetConfig+0x54c>)
 8005e10:	4413      	add	r3, r2
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	6852      	ldr	r2, [r2, #4]
 8005e16:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	61bb      	str	r3, [r7, #24]
        break;
 8005e1e:	e01e      	b.n	8005e5e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e20:	f7fe f924 	bl	800406c <HAL_RCC_GetSysClockFreq>
 8005e24:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	005a      	lsls	r2, r3, #1
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	085b      	lsrs	r3, r3, #1
 8005e30:	441a      	add	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	61bb      	str	r3, [r7, #24]
        break;
 8005e3e:	e00e      	b.n	8005e5e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	085b      	lsrs	r3, r3, #1
 8005e46:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	61bb      	str	r3, [r7, #24]
        break;
 8005e56:	e002      	b.n	8005e5e <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	75fb      	strb	r3, [r7, #23]
        break;
 8005e5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	2b0f      	cmp	r3, #15
 8005e62:	d916      	bls.n	8005e92 <UART_SetConfig+0x452>
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e6a:	d212      	bcs.n	8005e92 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	f023 030f 	bic.w	r3, r3, #15
 8005e74:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	085b      	lsrs	r3, r3, #1
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	f003 0307 	and.w	r3, r3, #7
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	897b      	ldrh	r3, [r7, #10]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	897a      	ldrh	r2, [r7, #10]
 8005e8e:	60da      	str	r2, [r3, #12]
 8005e90:	e070      	b.n	8005f74 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	75fb      	strb	r3, [r7, #23]
 8005e96:	e06d      	b.n	8005f74 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8005e98:	7ffb      	ldrb	r3, [r7, #31]
 8005e9a:	2b08      	cmp	r3, #8
 8005e9c:	d859      	bhi.n	8005f52 <UART_SetConfig+0x512>
 8005e9e:	a201      	add	r2, pc, #4	; (adr r2, 8005ea4 <UART_SetConfig+0x464>)
 8005ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea4:	08005ec9 	.word	0x08005ec9
 8005ea8:	08005ee7 	.word	0x08005ee7
 8005eac:	08005f05 	.word	0x08005f05
 8005eb0:	08005f53 	.word	0x08005f53
 8005eb4:	08005f1d 	.word	0x08005f1d
 8005eb8:	08005f53 	.word	0x08005f53
 8005ebc:	08005f53 	.word	0x08005f53
 8005ec0:	08005f53 	.word	0x08005f53
 8005ec4:	08005f3b 	.word	0x08005f3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ec8:	f7fe f9b4 	bl	8004234 <HAL_RCC_GetPCLK1Freq>
 8005ecc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	085a      	lsrs	r2, r3, #1
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	441a      	add	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	61bb      	str	r3, [r7, #24]
        break;
 8005ee4:	e038      	b.n	8005f58 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee6:	f7fe f9b9 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 8005eea:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	085a      	lsrs	r2, r3, #1
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	441a      	add	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	61bb      	str	r3, [r7, #24]
        break;
 8005f02:	e029      	b.n	8005f58 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	085a      	lsrs	r2, r3, #1
 8005f0a:	4b21      	ldr	r3, [pc, #132]	; (8005f90 <UART_SetConfig+0x550>)
 8005f0c:	4413      	add	r3, r2
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	6852      	ldr	r2, [r2, #4]
 8005f12:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	61bb      	str	r3, [r7, #24]
        break;
 8005f1a:	e01d      	b.n	8005f58 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f1c:	f7fe f8a6 	bl	800406c <HAL_RCC_GetSysClockFreq>
 8005f20:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	085a      	lsrs	r2, r3, #1
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	441a      	add	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	61bb      	str	r3, [r7, #24]
        break;
 8005f38:	e00e      	b.n	8005f58 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	085b      	lsrs	r3, r3, #1
 8005f40:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	61bb      	str	r3, [r7, #24]
        break;
 8005f50:	e002      	b.n	8005f58 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	75fb      	strb	r3, [r7, #23]
        break;
 8005f56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	2b0f      	cmp	r3, #15
 8005f5c:	d908      	bls.n	8005f70 <UART_SetConfig+0x530>
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f64:	d204      	bcs.n	8005f70 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	60da      	str	r2, [r3, #12]
 8005f6e:	e001      	b.n	8005f74 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3720      	adds	r7, #32
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	01e84800 	.word	0x01e84800
 8005f90:	00f42400 	.word	0x00f42400

08005f94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa0:	f003 0301 	and.w	r3, r3, #1
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00a      	beq.n	8005fbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	430a      	orrs	r2, r1
 8005fbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	f003 0302 	and.w	r3, r3, #2
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00a      	beq.n	8005fe0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe4:	f003 0304 	and.w	r3, r3, #4
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00a      	beq.n	8006002 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006006:	f003 0308 	and.w	r3, r3, #8
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00a      	beq.n	8006024 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	430a      	orrs	r2, r1
 8006022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006028:	f003 0310 	and.w	r3, r3, #16
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00a      	beq.n	8006046 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	430a      	orrs	r2, r1
 8006044:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604a:	f003 0320 	and.w	r3, r3, #32
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00a      	beq.n	8006068 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800606c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006070:	2b00      	cmp	r3, #0
 8006072:	d01a      	beq.n	80060aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	430a      	orrs	r2, r1
 8006088:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006092:	d10a      	bne.n	80060aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	605a      	str	r2, [r3, #4]
  }
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b086      	sub	sp, #24
 80060dc:	af02      	add	r7, sp, #8
 80060de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80060e6:	f7fb f9e7 	bl	80014b8 <HAL_GetTick>
 80060ea:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0308 	and.w	r3, r3, #8
 80060f6:	2b08      	cmp	r3, #8
 80060f8:	d10e      	bne.n	8006118 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060fa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 f82a 	bl	8006162 <UART_WaitOnFlagUntilTimeout>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e020      	b.n	800615a <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0304 	and.w	r3, r3, #4
 8006122:	2b04      	cmp	r3, #4
 8006124:	d10e      	bne.n	8006144 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006126:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f814 	bl	8006162 <UART_WaitOnFlagUntilTimeout>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e00a      	b.n	800615a <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2220      	movs	r2, #32
 8006148:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2220      	movs	r2, #32
 800614e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3710      	adds	r7, #16
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}

08006162 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006162:	b580      	push	{r7, lr}
 8006164:	b084      	sub	sp, #16
 8006166:	af00      	add	r7, sp, #0
 8006168:	60f8      	str	r0, [r7, #12]
 800616a:	60b9      	str	r1, [r7, #8]
 800616c:	603b      	str	r3, [r7, #0]
 800616e:	4613      	mov	r3, r2
 8006170:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006172:	e05d      	b.n	8006230 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800617a:	d059      	beq.n	8006230 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800617c:	f7fb f99c 	bl	80014b8 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	429a      	cmp	r2, r3
 800618a:	d302      	bcc.n	8006192 <UART_WaitOnFlagUntilTimeout+0x30>
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d11b      	bne.n	80061ca <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80061a0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f022 0201 	bic.w	r2, r2, #1
 80061b0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2220      	movs	r2, #32
 80061b6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2220      	movs	r2, #32
 80061bc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80061c6:	2303      	movs	r3, #3
 80061c8:	e042      	b.n	8006250 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0304 	and.w	r3, r3, #4
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d02b      	beq.n	8006230 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061e6:	d123      	bne.n	8006230 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061f0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006200:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	689a      	ldr	r2, [r3, #8]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0201 	bic.w	r2, r2, #1
 8006210:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2220      	movs	r2, #32
 8006216:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2220      	movs	r2, #32
 800621c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2220      	movs	r2, #32
 8006222:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800622c:	2303      	movs	r3, #3
 800622e:	e00f      	b.n	8006250 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	69da      	ldr	r2, [r3, #28]
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	4013      	ands	r3, r2
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	429a      	cmp	r2, r3
 800623e:	bf0c      	ite	eq
 8006240:	2301      	moveq	r3, #1
 8006242:	2300      	movne	r3, #0
 8006244:	b2db      	uxtb	r3, r3
 8006246:	461a      	mov	r2, r3
 8006248:	79fb      	ldrb	r3, [r7, #7]
 800624a:	429a      	cmp	r2, r3
 800624c:	d092      	beq.n	8006174 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800624e:	2300      	movs	r3, #0
}
 8006250:	4618      	mov	r0, r3
 8006252:	3710      	adds	r7, #16
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800626e:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2220      	movs	r2, #32
 8006274:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006276:	bf00      	nop
 8006278:	370c      	adds	r7, #12
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr

08006282 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006282:	b480      	push	{r7}
 8006284:	b083      	sub	sp, #12
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006298:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689a      	ldr	r2, [r3, #8]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0201 	bic.w	r2, r2, #1
 80062a8:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2220      	movs	r2, #32
 80062ae:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	661a      	str	r2, [r3, #96]	; 0x60
}
 80062b6:	bf00      	nop
 80062b8:	370c      	adds	r7, #12
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b084      	sub	sp, #16
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ce:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062d8:	d01e      	beq.n	8006318 <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062f0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f022 0201 	bic.w	r2, r2, #1
 8006300:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006310:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2220      	movs	r2, #32
 8006316:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f7ff fb69 	bl	80059f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800631e:	bf00      	nop
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006326:	b580      	push	{r7, lr}
 8006328:	b084      	sub	sp, #16
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006332:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f7ff fb65 	bl	8005a04 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800633a:	bf00      	nop
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b086      	sub	sp, #24
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006354:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800635a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006366:	2b80      	cmp	r3, #128	; 0x80
 8006368:	d109      	bne.n	800637e <UART_DMAError+0x3c>
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	2b21      	cmp	r3, #33	; 0x21
 800636e:	d106      	bne.n	800637e <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	2200      	movs	r2, #0
 8006374:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8006378:	6978      	ldr	r0, [r7, #20]
 800637a:	f7ff ff6d 	bl	8006258 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006388:	2b40      	cmp	r3, #64	; 0x40
 800638a:	d109      	bne.n	80063a0 <UART_DMAError+0x5e>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b22      	cmp	r3, #34	; 0x22
 8006390:	d106      	bne.n	80063a0 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2200      	movs	r2, #0
 8006396:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800639a:	6978      	ldr	r0, [r7, #20]
 800639c:	f7ff ff71 	bl	8006282 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063a4:	f043 0210 	orr.w	r2, r3, #16
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ac:	6978      	ldr	r0, [r7, #20]
 80063ae:	f7ff fb33 	bl	8005a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063b2:	bf00      	nop
 80063b4:	3718      	adds	r7, #24
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b084      	sub	sp, #16
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f7ff fb1d 	bl	8005a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063de:	bf00      	nop
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b082      	sub	sp, #8
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063fc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2220      	movs	r2, #32
 8006402:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f7ff fae6 	bl	80059dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006410:	bf00      	nop
 8006412:	3708      	adds	r7, #8
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006418:	b084      	sub	sp, #16
 800641a:	b580      	push	{r7, lr}
 800641c:	b084      	sub	sp, #16
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
 8006422:	f107 001c 	add.w	r0, r7, #28
 8006426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800642a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642c:	2b01      	cmp	r3, #1
 800642e:	d120      	bne.n	8006472 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006434:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68da      	ldr	r2, [r3, #12]
 8006440:	4b20      	ldr	r3, [pc, #128]	; (80064c4 <USB_CoreInit+0xac>)
 8006442:	4013      	ands	r3, r2
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006454:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006456:	2b01      	cmp	r3, #1
 8006458:	d105      	bne.n	8006466 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fa52 	bl	8006910 <USB_CoreReset>
 800646c:	4603      	mov	r3, r0
 800646e:	73fb      	strb	r3, [r7, #15]
 8006470:	e010      	b.n	8006494 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 fa46 	bl	8006910 <USB_CoreReset>
 8006484:	4603      	mov	r3, r0
 8006486:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800648c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006496:	2b01      	cmp	r3, #1
 8006498:	d10b      	bne.n	80064b2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f043 0206 	orr.w	r2, r3, #6
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f043 0220 	orr.w	r2, r3, #32
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064be:	b004      	add	sp, #16
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	ffbdffbf 	.word	0xffbdffbf

080064c8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f023 0201 	bic.w	r2, r3, #1
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	370c      	adds	r7, #12
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b082      	sub	sp, #8
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
 80064f2:	460b      	mov	r3, r1
 80064f4:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006502:	78fb      	ldrb	r3, [r7, #3]
 8006504:	2b01      	cmp	r3, #1
 8006506:	d106      	bne.n	8006516 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	60da      	str	r2, [r3, #12]
 8006514:	e00b      	b.n	800652e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006516:	78fb      	ldrb	r3, [r7, #3]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d106      	bne.n	800652a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	60da      	str	r2, [r3, #12]
 8006528:	e001      	b.n	800652e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e003      	b.n	8006536 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800652e:	2032      	movs	r0, #50	; 0x32
 8006530:	f7fa ffce 	bl	80014d0 <HAL_Delay>

  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3708      	adds	r7, #8
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
	...

08006540 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006540:	b084      	sub	sp, #16
 8006542:	b580      	push	{r7, lr}
 8006544:	b086      	sub	sp, #24
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
 800654a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800654e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006552:	2300      	movs	r3, #0
 8006554:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800655a:	2300      	movs	r3, #0
 800655c:	613b      	str	r3, [r7, #16]
 800655e:	e009      	b.n	8006574 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	3340      	adds	r3, #64	; 0x40
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	4413      	add	r3, r2
 800656a:	2200      	movs	r2, #0
 800656c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	3301      	adds	r3, #1
 8006572:	613b      	str	r3, [r7, #16]
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	2b0e      	cmp	r3, #14
 8006578:	d9f2      	bls.n	8006560 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800657a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d11c      	bne.n	80065ba <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800658e:	f043 0302 	orr.w	r3, r3, #2
 8006592:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006598:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	601a      	str	r2, [r3, #0]
 80065b8:	e005      	b.n	80065c6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80065cc:	461a      	mov	r2, r3
 80065ce:	2300      	movs	r3, #0
 80065d0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065d8:	4619      	mov	r1, r3
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065e0:	461a      	mov	r2, r3
 80065e2:	680b      	ldr	r3, [r1, #0]
 80065e4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80065e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d10c      	bne.n	8006606 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80065ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d104      	bne.n	80065fc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80065f2:	2100      	movs	r1, #0
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f959 	bl	80068ac <USB_SetDevSpeed>
 80065fa:	e018      	b.n	800662e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80065fc:	2101      	movs	r1, #1
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 f954 	bl	80068ac <USB_SetDevSpeed>
 8006604:	e013      	b.n	800662e <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006608:	2b03      	cmp	r3, #3
 800660a:	d10c      	bne.n	8006626 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800660c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800660e:	2b00      	cmp	r3, #0
 8006610:	d104      	bne.n	800661c <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006612:	2100      	movs	r1, #0
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f949 	bl	80068ac <USB_SetDevSpeed>
 800661a:	e008      	b.n	800662e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800661c:	2101      	movs	r1, #1
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f944 	bl	80068ac <USB_SetDevSpeed>
 8006624:	e003      	b.n	800662e <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006626:	2103      	movs	r1, #3
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f93f 	bl	80068ac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800662e:	2110      	movs	r1, #16
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f000 f8f3 	bl	800681c <USB_FlushTxFifo>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d001      	beq.n	8006640 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f000 f911 	bl	8006868 <USB_FlushRxFifo>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006656:	461a      	mov	r2, r3
 8006658:	2300      	movs	r3, #0
 800665a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006662:	461a      	mov	r2, r3
 8006664:	2300      	movs	r3, #0
 8006666:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800666e:	461a      	mov	r2, r3
 8006670:	2300      	movs	r3, #0
 8006672:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006674:	2300      	movs	r3, #0
 8006676:	613b      	str	r3, [r7, #16]
 8006678:	e043      	b.n	8006702 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	015a      	lsls	r2, r3, #5
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	4413      	add	r3, r2
 8006682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800668c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006690:	d118      	bne.n	80066c4 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10a      	bne.n	80066ae <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	015a      	lsls	r2, r3, #5
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4413      	add	r3, r2
 80066a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066a4:	461a      	mov	r2, r3
 80066a6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	e013      	b.n	80066d6 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	015a      	lsls	r2, r3, #5
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4413      	add	r3, r2
 80066b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066ba:	461a      	mov	r2, r3
 80066bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	e008      	b.n	80066d6 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4413      	add	r3, r2
 80066cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066d0:	461a      	mov	r2, r3
 80066d2:	2300      	movs	r3, #0
 80066d4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	015a      	lsls	r2, r3, #5
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	4413      	add	r3, r2
 80066de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e2:	461a      	mov	r2, r3
 80066e4:	2300      	movs	r3, #0
 80066e6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066f4:	461a      	mov	r2, r3
 80066f6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80066fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	3301      	adds	r3, #1
 8006700:	613b      	str	r3, [r7, #16]
 8006702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	429a      	cmp	r2, r3
 8006708:	d3b7      	bcc.n	800667a <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800670a:	2300      	movs	r3, #0
 800670c:	613b      	str	r3, [r7, #16]
 800670e:	e043      	b.n	8006798 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	015a      	lsls	r2, r3, #5
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	4413      	add	r3, r2
 8006718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006722:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006726:	d118      	bne.n	800675a <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d10a      	bne.n	8006744 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	015a      	lsls	r2, r3, #5
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	4413      	add	r3, r2
 8006736:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800673a:	461a      	mov	r2, r3
 800673c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006740:	6013      	str	r3, [r2, #0]
 8006742:	e013      	b.n	800676c <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	4413      	add	r3, r2
 800674c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006750:	461a      	mov	r2, r3
 8006752:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006756:	6013      	str	r3, [r2, #0]
 8006758:	e008      	b.n	800676c <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	015a      	lsls	r2, r3, #5
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	4413      	add	r3, r2
 8006762:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006766:	461a      	mov	r2, r3
 8006768:	2300      	movs	r3, #0
 800676a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	015a      	lsls	r2, r3, #5
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4413      	add	r3, r2
 8006774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006778:	461a      	mov	r2, r3
 800677a:	2300      	movs	r3, #0
 800677c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	4413      	add	r3, r2
 8006786:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800678a:	461a      	mov	r2, r3
 800678c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006790:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	3301      	adds	r3, #1
 8006796:	613b      	str	r3, [r7, #16]
 8006798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	429a      	cmp	r2, r3
 800679e:	d3b7      	bcc.n	8006710 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067b2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80067c0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80067c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d105      	bne.n	80067d4 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	f043 0210 	orr.w	r2, r3, #16
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	699a      	ldr	r2, [r3, #24]
 80067d8:	4b0e      	ldr	r3, [pc, #56]	; (8006814 <USB_DevInit+0x2d4>)
 80067da:	4313      	orrs	r3, r2
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80067e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d005      	beq.n	80067f2 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	f043 0208 	orr.w	r2, r3, #8
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80067f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d105      	bne.n	8006804 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	699a      	ldr	r2, [r3, #24]
 80067fc:	4b06      	ldr	r3, [pc, #24]	; (8006818 <USB_DevInit+0x2d8>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006804:	7dfb      	ldrb	r3, [r7, #23]
}
 8006806:	4618      	mov	r0, r3
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006810:	b004      	add	sp, #16
 8006812:	4770      	bx	lr
 8006814:	803c3800 	.word	0x803c3800
 8006818:	40000004 	.word	0x40000004

0800681c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	019b      	lsls	r3, r3, #6
 800682e:	f043 0220 	orr.w	r2, r3, #32
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	3301      	adds	r3, #1
 800683a:	60fb      	str	r3, [r7, #12]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	4a09      	ldr	r2, [pc, #36]	; (8006864 <USB_FlushTxFifo+0x48>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d901      	bls.n	8006848 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e006      	b.n	8006856 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	f003 0320 	and.w	r3, r3, #32
 8006850:	2b20      	cmp	r3, #32
 8006852:	d0f0      	beq.n	8006836 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3714      	adds	r7, #20
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	00030d40 	.word	0x00030d40

08006868 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006870:	2300      	movs	r3, #0
 8006872:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2210      	movs	r2, #16
 8006878:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	3301      	adds	r3, #1
 800687e:	60fb      	str	r3, [r7, #12]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4a09      	ldr	r2, [pc, #36]	; (80068a8 <USB_FlushRxFifo+0x40>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d901      	bls.n	800688c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e006      	b.n	800689a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	f003 0310 	and.w	r3, r3, #16
 8006894:	2b10      	cmp	r3, #16
 8006896:	d0f0      	beq.n	800687a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	00030d40 	.word	0x00030d40

080068ac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	460b      	mov	r3, r1
 80068b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	78fb      	ldrb	r3, [r7, #3]
 80068c6:	68f9      	ldr	r1, [r7, #12]
 80068c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80068cc:	4313      	orrs	r3, r2
 80068ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80068de:	b580      	push	{r7, lr}
 80068e0:	b084      	sub	sp, #16
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068f8:	f043 0302 	orr.w	r3, r3, #2
 80068fc:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80068fe:	2003      	movs	r0, #3
 8006900:	f7fa fde6 	bl	80014d0 <HAL_Delay>

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3710      	adds	r7, #16
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
	...

08006910 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006918:	2300      	movs	r3, #0
 800691a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	3301      	adds	r3, #1
 8006920:	60fb      	str	r3, [r7, #12]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	4a13      	ldr	r2, [pc, #76]	; (8006974 <USB_CoreReset+0x64>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d901      	bls.n	800692e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e01b      	b.n	8006966 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	2b00      	cmp	r3, #0
 8006934:	daf2      	bge.n	800691c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006936:	2300      	movs	r3, #0
 8006938:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	f043 0201 	orr.w	r2, r3, #1
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	3301      	adds	r3, #1
 800694a:	60fb      	str	r3, [r7, #12]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	4a09      	ldr	r2, [pc, #36]	; (8006974 <USB_CoreReset+0x64>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d901      	bls.n	8006958 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e006      	b.n	8006966 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	f003 0301 	and.w	r3, r3, #1
 8006960:	2b01      	cmp	r3, #1
 8006962:	d0f0      	beq.n	8006946 <USB_CoreReset+0x36>

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3714      	adds	r7, #20
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	00030d40 	.word	0x00030d40

08006978 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8006978:	b5b0      	push	{r4, r5, r7, lr}
 800697a:	b08e      	sub	sp, #56	; 0x38
 800697c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800697e:	4ba0      	ldr	r3, [pc, #640]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006980:	22c0      	movs	r2, #192	; 0xc0
 8006982:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8006984:	4b9e      	ldr	r3, [pc, #632]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006986:	22a8      	movs	r2, #168	; 0xa8
 8006988:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800698a:	4b9d      	ldr	r3, [pc, #628]	; (8006c00 <MX_LWIP_Init+0x288>)
 800698c:	2201      	movs	r2, #1
 800698e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 70;
 8006990:	4b9b      	ldr	r3, [pc, #620]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006992:	2246      	movs	r2, #70	; 0x46
 8006994:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8006996:	4b9b      	ldr	r3, [pc, #620]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006998:	22ff      	movs	r2, #255	; 0xff
 800699a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800699c:	4b99      	ldr	r3, [pc, #612]	; (8006c04 <MX_LWIP_Init+0x28c>)
 800699e:	22ff      	movs	r2, #255	; 0xff
 80069a0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80069a2:	4b98      	ldr	r3, [pc, #608]	; (8006c04 <MX_LWIP_Init+0x28c>)
 80069a4:	22ff      	movs	r2, #255	; 0xff
 80069a6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80069a8:	4b96      	ldr	r3, [pc, #600]	; (8006c04 <MX_LWIP_Init+0x28c>)
 80069aa:	2200      	movs	r2, #0
 80069ac:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 80069ae:	4b96      	ldr	r3, [pc, #600]	; (8006c08 <MX_LWIP_Init+0x290>)
 80069b0:	2200      	movs	r2, #0
 80069b2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 80069b4:	4b94      	ldr	r3, [pc, #592]	; (8006c08 <MX_LWIP_Init+0x290>)
 80069b6:	2200      	movs	r2, #0
 80069b8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 80069ba:	4b93      	ldr	r3, [pc, #588]	; (8006c08 <MX_LWIP_Init+0x290>)
 80069bc:	2200      	movs	r2, #0
 80069be:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 80069c0:	4b91      	ldr	r3, [pc, #580]	; (8006c08 <MX_LWIP_Init+0x290>)
 80069c2:	2200      	movs	r2, #0
 80069c4:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80069c6:	2100      	movs	r1, #0
 80069c8:	2000      	movs	r0, #0
 80069ca:	f003 fdcb 	bl	800a564 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80069ce:	4b8c      	ldr	r3, [pc, #560]	; (8006c00 <MX_LWIP_Init+0x288>)
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	061a      	lsls	r2, r3, #24
 80069d4:	4b8a      	ldr	r3, [pc, #552]	; (8006c00 <MX_LWIP_Init+0x288>)
 80069d6:	785b      	ldrb	r3, [r3, #1]
 80069d8:	041b      	lsls	r3, r3, #16
 80069da:	431a      	orrs	r2, r3
 80069dc:	4b88      	ldr	r3, [pc, #544]	; (8006c00 <MX_LWIP_Init+0x288>)
 80069de:	789b      	ldrb	r3, [r3, #2]
 80069e0:	021b      	lsls	r3, r3, #8
 80069e2:	4313      	orrs	r3, r2
 80069e4:	4a86      	ldr	r2, [pc, #536]	; (8006c00 <MX_LWIP_Init+0x288>)
 80069e6:	78d2      	ldrb	r2, [r2, #3]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	061a      	lsls	r2, r3, #24
 80069ec:	4b84      	ldr	r3, [pc, #528]	; (8006c00 <MX_LWIP_Init+0x288>)
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	0619      	lsls	r1, r3, #24
 80069f2:	4b83      	ldr	r3, [pc, #524]	; (8006c00 <MX_LWIP_Init+0x288>)
 80069f4:	785b      	ldrb	r3, [r3, #1]
 80069f6:	041b      	lsls	r3, r3, #16
 80069f8:	4319      	orrs	r1, r3
 80069fa:	4b81      	ldr	r3, [pc, #516]	; (8006c00 <MX_LWIP_Init+0x288>)
 80069fc:	789b      	ldrb	r3, [r3, #2]
 80069fe:	021b      	lsls	r3, r3, #8
 8006a00:	430b      	orrs	r3, r1
 8006a02:	497f      	ldr	r1, [pc, #508]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a04:	78c9      	ldrb	r1, [r1, #3]
 8006a06:	430b      	orrs	r3, r1
 8006a08:	021b      	lsls	r3, r3, #8
 8006a0a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	4b7b      	ldr	r3, [pc, #492]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	0619      	lsls	r1, r3, #24
 8006a16:	4b7a      	ldr	r3, [pc, #488]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a18:	785b      	ldrb	r3, [r3, #1]
 8006a1a:	041b      	lsls	r3, r3, #16
 8006a1c:	4319      	orrs	r1, r3
 8006a1e:	4b78      	ldr	r3, [pc, #480]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a20:	789b      	ldrb	r3, [r3, #2]
 8006a22:	021b      	lsls	r3, r3, #8
 8006a24:	430b      	orrs	r3, r1
 8006a26:	4976      	ldr	r1, [pc, #472]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a28:	78c9      	ldrb	r1, [r1, #3]
 8006a2a:	430b      	orrs	r3, r1
 8006a2c:	0a1b      	lsrs	r3, r3, #8
 8006a2e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006a32:	431a      	orrs	r2, r3
 8006a34:	4b72      	ldr	r3, [pc, #456]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	0619      	lsls	r1, r3, #24
 8006a3a:	4b71      	ldr	r3, [pc, #452]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a3c:	785b      	ldrb	r3, [r3, #1]
 8006a3e:	041b      	lsls	r3, r3, #16
 8006a40:	4319      	orrs	r1, r3
 8006a42:	4b6f      	ldr	r3, [pc, #444]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a44:	789b      	ldrb	r3, [r3, #2]
 8006a46:	021b      	lsls	r3, r3, #8
 8006a48:	430b      	orrs	r3, r1
 8006a4a:	496d      	ldr	r1, [pc, #436]	; (8006c00 <MX_LWIP_Init+0x288>)
 8006a4c:	78c9      	ldrb	r1, [r1, #3]
 8006a4e:	430b      	orrs	r3, r1
 8006a50:	0e1b      	lsrs	r3, r3, #24
 8006a52:	4313      	orrs	r3, r2
 8006a54:	4a6d      	ldr	r2, [pc, #436]	; (8006c0c <MX_LWIP_Init+0x294>)
 8006a56:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006a58:	4b6a      	ldr	r3, [pc, #424]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	061a      	lsls	r2, r3, #24
 8006a5e:	4b69      	ldr	r3, [pc, #420]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a60:	785b      	ldrb	r3, [r3, #1]
 8006a62:	041b      	lsls	r3, r3, #16
 8006a64:	431a      	orrs	r2, r3
 8006a66:	4b67      	ldr	r3, [pc, #412]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a68:	789b      	ldrb	r3, [r3, #2]
 8006a6a:	021b      	lsls	r3, r3, #8
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	4a65      	ldr	r2, [pc, #404]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a70:	78d2      	ldrb	r2, [r2, #3]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	061a      	lsls	r2, r3, #24
 8006a76:	4b63      	ldr	r3, [pc, #396]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	0619      	lsls	r1, r3, #24
 8006a7c:	4b61      	ldr	r3, [pc, #388]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a7e:	785b      	ldrb	r3, [r3, #1]
 8006a80:	041b      	lsls	r3, r3, #16
 8006a82:	4319      	orrs	r1, r3
 8006a84:	4b5f      	ldr	r3, [pc, #380]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a86:	789b      	ldrb	r3, [r3, #2]
 8006a88:	021b      	lsls	r3, r3, #8
 8006a8a:	430b      	orrs	r3, r1
 8006a8c:	495d      	ldr	r1, [pc, #372]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a8e:	78c9      	ldrb	r1, [r1, #3]
 8006a90:	430b      	orrs	r3, r1
 8006a92:	021b      	lsls	r3, r3, #8
 8006a94:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	4b5a      	ldr	r3, [pc, #360]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	0619      	lsls	r1, r3, #24
 8006aa0:	4b58      	ldr	r3, [pc, #352]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006aa2:	785b      	ldrb	r3, [r3, #1]
 8006aa4:	041b      	lsls	r3, r3, #16
 8006aa6:	4319      	orrs	r1, r3
 8006aa8:	4b56      	ldr	r3, [pc, #344]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006aaa:	789b      	ldrb	r3, [r3, #2]
 8006aac:	021b      	lsls	r3, r3, #8
 8006aae:	430b      	orrs	r3, r1
 8006ab0:	4954      	ldr	r1, [pc, #336]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006ab2:	78c9      	ldrb	r1, [r1, #3]
 8006ab4:	430b      	orrs	r3, r1
 8006ab6:	0a1b      	lsrs	r3, r3, #8
 8006ab8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006abc:	431a      	orrs	r2, r3
 8006abe:	4b51      	ldr	r3, [pc, #324]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	0619      	lsls	r1, r3, #24
 8006ac4:	4b4f      	ldr	r3, [pc, #316]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006ac6:	785b      	ldrb	r3, [r3, #1]
 8006ac8:	041b      	lsls	r3, r3, #16
 8006aca:	4319      	orrs	r1, r3
 8006acc:	4b4d      	ldr	r3, [pc, #308]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006ace:	789b      	ldrb	r3, [r3, #2]
 8006ad0:	021b      	lsls	r3, r3, #8
 8006ad2:	430b      	orrs	r3, r1
 8006ad4:	494b      	ldr	r1, [pc, #300]	; (8006c04 <MX_LWIP_Init+0x28c>)
 8006ad6:	78c9      	ldrb	r1, [r1, #3]
 8006ad8:	430b      	orrs	r3, r1
 8006ada:	0e1b      	lsrs	r3, r3, #24
 8006adc:	4313      	orrs	r3, r2
 8006ade:	4a4c      	ldr	r2, [pc, #304]	; (8006c10 <MX_LWIP_Init+0x298>)
 8006ae0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006ae2:	4b49      	ldr	r3, [pc, #292]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	061a      	lsls	r2, r3, #24
 8006ae8:	4b47      	ldr	r3, [pc, #284]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006aea:	785b      	ldrb	r3, [r3, #1]
 8006aec:	041b      	lsls	r3, r3, #16
 8006aee:	431a      	orrs	r2, r3
 8006af0:	4b45      	ldr	r3, [pc, #276]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006af2:	789b      	ldrb	r3, [r3, #2]
 8006af4:	021b      	lsls	r3, r3, #8
 8006af6:	4313      	orrs	r3, r2
 8006af8:	4a43      	ldr	r2, [pc, #268]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006afa:	78d2      	ldrb	r2, [r2, #3]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	061a      	lsls	r2, r3, #24
 8006b00:	4b41      	ldr	r3, [pc, #260]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	0619      	lsls	r1, r3, #24
 8006b06:	4b40      	ldr	r3, [pc, #256]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b08:	785b      	ldrb	r3, [r3, #1]
 8006b0a:	041b      	lsls	r3, r3, #16
 8006b0c:	4319      	orrs	r1, r3
 8006b0e:	4b3e      	ldr	r3, [pc, #248]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b10:	789b      	ldrb	r3, [r3, #2]
 8006b12:	021b      	lsls	r3, r3, #8
 8006b14:	430b      	orrs	r3, r1
 8006b16:	493c      	ldr	r1, [pc, #240]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b18:	78c9      	ldrb	r1, [r1, #3]
 8006b1a:	430b      	orrs	r3, r1
 8006b1c:	021b      	lsls	r3, r3, #8
 8006b1e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006b22:	431a      	orrs	r2, r3
 8006b24:	4b38      	ldr	r3, [pc, #224]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	0619      	lsls	r1, r3, #24
 8006b2a:	4b37      	ldr	r3, [pc, #220]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b2c:	785b      	ldrb	r3, [r3, #1]
 8006b2e:	041b      	lsls	r3, r3, #16
 8006b30:	4319      	orrs	r1, r3
 8006b32:	4b35      	ldr	r3, [pc, #212]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b34:	789b      	ldrb	r3, [r3, #2]
 8006b36:	021b      	lsls	r3, r3, #8
 8006b38:	430b      	orrs	r3, r1
 8006b3a:	4933      	ldr	r1, [pc, #204]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b3c:	78c9      	ldrb	r1, [r1, #3]
 8006b3e:	430b      	orrs	r3, r1
 8006b40:	0a1b      	lsrs	r3, r3, #8
 8006b42:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006b46:	431a      	orrs	r2, r3
 8006b48:	4b2f      	ldr	r3, [pc, #188]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	0619      	lsls	r1, r3, #24
 8006b4e:	4b2e      	ldr	r3, [pc, #184]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b50:	785b      	ldrb	r3, [r3, #1]
 8006b52:	041b      	lsls	r3, r3, #16
 8006b54:	4319      	orrs	r1, r3
 8006b56:	4b2c      	ldr	r3, [pc, #176]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b58:	789b      	ldrb	r3, [r3, #2]
 8006b5a:	021b      	lsls	r3, r3, #8
 8006b5c:	430b      	orrs	r3, r1
 8006b5e:	492a      	ldr	r1, [pc, #168]	; (8006c08 <MX_LWIP_Init+0x290>)
 8006b60:	78c9      	ldrb	r1, [r1, #3]
 8006b62:	430b      	orrs	r3, r1
 8006b64:	0e1b      	lsrs	r3, r3, #24
 8006b66:	4313      	orrs	r3, r2
 8006b68:	4a2a      	ldr	r2, [pc, #168]	; (8006c14 <MX_LWIP_Init+0x29c>)
 8006b6a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006b6c:	4b2a      	ldr	r3, [pc, #168]	; (8006c18 <MX_LWIP_Init+0x2a0>)
 8006b6e:	9302      	str	r3, [sp, #8]
 8006b70:	4b2a      	ldr	r3, [pc, #168]	; (8006c1c <MX_LWIP_Init+0x2a4>)
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	2300      	movs	r3, #0
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	4b26      	ldr	r3, [pc, #152]	; (8006c14 <MX_LWIP_Init+0x29c>)
 8006b7a:	4a25      	ldr	r2, [pc, #148]	; (8006c10 <MX_LWIP_Init+0x298>)
 8006b7c:	4923      	ldr	r1, [pc, #140]	; (8006c0c <MX_LWIP_Init+0x294>)
 8006b7e:	4828      	ldr	r0, [pc, #160]	; (8006c20 <MX_LWIP_Init+0x2a8>)
 8006b80:	f005 f8c4 	bl	800bd0c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8006b84:	4826      	ldr	r0, [pc, #152]	; (8006c20 <MX_LWIP_Init+0x2a8>)
 8006b86:	f005 fa73 	bl	800c070 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8006b8a:	4b25      	ldr	r3, [pc, #148]	; (8006c20 <MX_LWIP_Init+0x2a8>)
 8006b8c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006b90:	089b      	lsrs	r3, r3, #2
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d003      	beq.n	8006ba4 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8006b9c:	4820      	ldr	r0, [pc, #128]	; (8006c20 <MX_LWIP_Init+0x2a8>)
 8006b9e:	f005 fa77 	bl	800c090 <netif_set_up>
 8006ba2:	e002      	b.n	8006baa <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8006ba4:	481e      	ldr	r0, [pc, #120]	; (8006c20 <MX_LWIP_Init+0x2a8>)
 8006ba6:	f005 fadf 	bl	800c168 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8006baa:	491e      	ldr	r1, [pc, #120]	; (8006c24 <MX_LWIP_Init+0x2ac>)
 8006bac:	481c      	ldr	r0, [pc, #112]	; (8006c20 <MX_LWIP_Init+0x2a8>)
 8006bae:	f005 fb71 	bl	800c294 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	623b      	str	r3, [r7, #32]
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8006bba:	f107 0320 	add.w	r3, r7, #32
 8006bbe:	2101      	movs	r1, #1
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 fd8f 	bl	80076e4 <osSemaphoreCreate>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	4b17      	ldr	r3, [pc, #92]	; (8006c28 <MX_LWIP_Init+0x2b0>)
 8006bca:	601a      	str	r2, [r3, #0]

  link_arg.netif = &gnetif;
 8006bcc:	4b17      	ldr	r3, [pc, #92]	; (8006c2c <MX_LWIP_Init+0x2b4>)
 8006bce:	4a14      	ldr	r2, [pc, #80]	; (8006c20 <MX_LWIP_Init+0x2a8>)
 8006bd0:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 8006bd2:	4b15      	ldr	r3, [pc, #84]	; (8006c28 <MX_LWIP_Init+0x2b0>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a15      	ldr	r2, [pc, #84]	; (8006c2c <MX_LWIP_Init+0x2b4>)
 8006bd8:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8006bda:	4b15      	ldr	r3, [pc, #84]	; (8006c30 <MX_LWIP_Init+0x2b8>)
 8006bdc:	1d3c      	adds	r4, r7, #4
 8006bde:	461d      	mov	r5, r3
 8006be0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006be2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006be4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006be8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 8006bec:	1d3b      	adds	r3, r7, #4
 8006bee:	490f      	ldr	r1, [pc, #60]	; (8006c2c <MX_LWIP_Init+0x2b4>)
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f000 fc7a 	bl	80074ea <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8006bf6:	bf00      	nop
 8006bf8:	3728      	adds	r7, #40	; 0x28
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bdb0      	pop	{r4, r5, r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	20004cf4 	.word	0x20004cf4
 8006c04:	20004cf0 	.word	0x20004cf0
 8006c08:	20004cb4 	.word	0x20004cb4
 8006c0c:	20004cec 	.word	0x20004cec
 8006c10:	20004cf8 	.word	0x20004cf8
 8006c14:	20004cfc 	.word	0x20004cfc
 8006c18:	0800a4a1 	.word	0x0800a4a1
 8006c1c:	08007279 	.word	0x08007279
 8006c20:	20004cb8 	.word	0x20004cb8
 8006c24:	0800735d 	.word	0x0800735d
 8006c28:	200002fc 	.word	0x200002fc
 8006c2c:	20004cac 	.word	0x20004cac
 8006c30:	08016d3c 	.word	0x08016d3c

08006c34 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b08e      	sub	sp, #56	; 0x38
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c40:	2200      	movs	r2, #0
 8006c42:	601a      	str	r2, [r3, #0]
 8006c44:	605a      	str	r2, [r3, #4]
 8006c46:	609a      	str	r2, [r3, #8]
 8006c48:	60da      	str	r2, [r3, #12]
 8006c4a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a52      	ldr	r2, [pc, #328]	; (8006d9c <HAL_ETH_MspInit+0x168>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	f040 809e 	bne.w	8006d94 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8006c58:	4b51      	ldr	r3, [pc, #324]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c5c:	4a50      	ldr	r2, [pc, #320]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006c62:	6313      	str	r3, [r2, #48]	; 0x30
 8006c64:	4b4e      	ldr	r3, [pc, #312]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c6c:	623b      	str	r3, [r7, #32]
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	4b4b      	ldr	r3, [pc, #300]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c74:	4a4a      	ldr	r2, [pc, #296]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c76:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006c7a:	6313      	str	r3, [r2, #48]	; 0x30
 8006c7c:	4b48      	ldr	r3, [pc, #288]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c80:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006c84:	61fb      	str	r3, [r7, #28]
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	4b45      	ldr	r3, [pc, #276]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c8c:	4a44      	ldr	r2, [pc, #272]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006c92:	6313      	str	r3, [r2, #48]	; 0x30
 8006c94:	4b42      	ldr	r3, [pc, #264]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c9c:	61bb      	str	r3, [r7, #24]
 8006c9e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ca0:	4b3f      	ldr	r3, [pc, #252]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca4:	4a3e      	ldr	r2, [pc, #248]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006ca6:	f043 0304 	orr.w	r3, r3, #4
 8006caa:	6313      	str	r3, [r2, #48]	; 0x30
 8006cac:	4b3c      	ldr	r3, [pc, #240]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cb0:	f003 0304 	and.w	r3, r3, #4
 8006cb4:	617b      	str	r3, [r7, #20]
 8006cb6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cb8:	4b39      	ldr	r3, [pc, #228]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cbc:	4a38      	ldr	r2, [pc, #224]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cbe:	f043 0301 	orr.w	r3, r3, #1
 8006cc2:	6313      	str	r3, [r2, #48]	; 0x30
 8006cc4:	4b36      	ldr	r3, [pc, #216]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	613b      	str	r3, [r7, #16]
 8006cce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cd0:	4b33      	ldr	r3, [pc, #204]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cd4:	4a32      	ldr	r2, [pc, #200]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cd6:	f043 0302 	orr.w	r3, r3, #2
 8006cda:	6313      	str	r3, [r2, #48]	; 0x30
 8006cdc:	4b30      	ldr	r3, [pc, #192]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce0:	f003 0302 	and.w	r3, r3, #2
 8006ce4:	60fb      	str	r3, [r7, #12]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006ce8:	4b2d      	ldr	r3, [pc, #180]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cec:	4a2c      	ldr	r2, [pc, #176]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cf2:	6313      	str	r3, [r2, #48]	; 0x30
 8006cf4:	4b2a      	ldr	r3, [pc, #168]	; (8006da0 <HAL_ETH_MspInit+0x16c>)
 8006cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfc:	60bb      	str	r3, [r7, #8]
 8006cfe:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8006d00:	2332      	movs	r3, #50	; 0x32
 8006d02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d04:	2302      	movs	r3, #2
 8006d06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006d10:	230b      	movs	r3, #11
 8006d12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4822      	ldr	r0, [pc, #136]	; (8006da4 <HAL_ETH_MspInit+0x170>)
 8006d1c:	f7fc fa86 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8006d20:	2386      	movs	r3, #134	; 0x86
 8006d22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d24:	2302      	movs	r3, #2
 8006d26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006d30:	230b      	movs	r3, #11
 8006d32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d38:	4619      	mov	r1, r3
 8006d3a:	481b      	ldr	r0, [pc, #108]	; (8006da8 <HAL_ETH_MspInit+0x174>)
 8006d3c:	f7fc fa76 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8006d40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d46:	2302      	movs	r3, #2
 8006d48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006d52:	230b      	movs	r3, #11
 8006d54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8006d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	4813      	ldr	r0, [pc, #76]	; (8006dac <HAL_ETH_MspInit+0x178>)
 8006d5e:	f7fc fa65 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8006d62:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006d66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d68:	2302      	movs	r3, #2
 8006d6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d70:	2303      	movs	r3, #3
 8006d72:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006d74:	230b      	movs	r3, #11
 8006d76:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	480c      	ldr	r0, [pc, #48]	; (8006db0 <HAL_ETH_MspInit+0x17c>)
 8006d80:	f7fc fa54 	bl	800322c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8006d84:	2200      	movs	r2, #0
 8006d86:	2105      	movs	r1, #5
 8006d88:	203d      	movs	r0, #61	; 0x3d
 8006d8a:	f7fa fc7b 	bl	8001684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006d8e:	203d      	movs	r0, #61	; 0x3d
 8006d90:	f7fa fc94 	bl	80016bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8006d94:	bf00      	nop
 8006d96:	3738      	adds	r7, #56	; 0x38
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	40028000 	.word	0x40028000
 8006da0:	40023800 	.word	0x40023800
 8006da4:	40020800 	.word	0x40020800
 8006da8:	40020000 	.word	0x40020000
 8006dac:	40020400 	.word	0x40020400
 8006db0:	40021800 	.word	0x40021800

08006db4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8006dbc:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <HAL_ETH_RxCpltCallback+0x1c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f000 fd11 	bl	80077e8 <osSemaphoreRelease>
}
 8006dc6:	bf00      	nop
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	20000300 	.word	0x20000300

08006dd4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8006dd4:	b5b0      	push	{r4, r5, r7, lr}
 8006dd6:	b090      	sub	sp, #64	; 0x40
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8006de0:	4b5c      	ldr	r3, [pc, #368]	; (8006f54 <low_level_init+0x180>)
 8006de2:	4a5d      	ldr	r2, [pc, #372]	; (8006f58 <low_level_init+0x184>)
 8006de4:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8006de6:	4b5b      	ldr	r3, [pc, #364]	; (8006f54 <low_level_init+0x180>)
 8006de8:	2201      	movs	r2, #1
 8006dea:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8006dec:	4b59      	ldr	r3, [pc, #356]	; (8006f54 <low_level_init+0x180>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8006df2:	2300      	movs	r3, #0
 8006df4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8006df8:	2380      	movs	r3, #128	; 0x80
 8006dfa:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8006dfe:	23e1      	movs	r3, #225	; 0xe1
 8006e00:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8006e04:	2300      	movs	r3, #0
 8006e06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8006e10:	2300      	movs	r3, #0
 8006e12:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8006e16:	4a4f      	ldr	r2, [pc, #316]	; (8006f54 <low_level_init+0x180>)
 8006e18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006e1c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8006e1e:	4b4d      	ldr	r3, [pc, #308]	; (8006f54 <low_level_init+0x180>)
 8006e20:	2201      	movs	r2, #1
 8006e22:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8006e24:	4b4b      	ldr	r3, [pc, #300]	; (8006f54 <low_level_init+0x180>)
 8006e26:	2200      	movs	r2, #0
 8006e28:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8006e2a:	4b4a      	ldr	r3, [pc, #296]	; (8006f54 <low_level_init+0x180>)
 8006e2c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006e30:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006e32:	4848      	ldr	r0, [pc, #288]	; (8006f54 <low_level_init+0x180>)
 8006e34:	f7fb f864 	bl	8001f00 <HAL_ETH_Init>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8006e3e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d108      	bne.n	8006e58 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006e4c:	f043 0304 	orr.w	r3, r3, #4
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8006e58:	2304      	movs	r3, #4
 8006e5a:	4a40      	ldr	r2, [pc, #256]	; (8006f5c <low_level_init+0x188>)
 8006e5c:	4940      	ldr	r1, [pc, #256]	; (8006f60 <low_level_init+0x18c>)
 8006e5e:	483d      	ldr	r0, [pc, #244]	; (8006f54 <low_level_init+0x180>)
 8006e60:	f7fb f9ea 	bl	8002238 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8006e64:	2304      	movs	r3, #4
 8006e66:	4a3f      	ldr	r2, [pc, #252]	; (8006f64 <low_level_init+0x190>)
 8006e68:	493f      	ldr	r1, [pc, #252]	; (8006f68 <low_level_init+0x194>)
 8006e6a:	483a      	ldr	r0, [pc, #232]	; (8006f54 <low_level_init+0x180>)
 8006e6c:	f7fb fa4d 	bl	800230a <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2206      	movs	r2, #6
 8006e74:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006e78:	4b36      	ldr	r3, [pc, #216]	; (8006f54 <low_level_init+0x180>)
 8006e7a:	695b      	ldr	r3, [r3, #20]
 8006e7c:	781a      	ldrb	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8006e84:	4b33      	ldr	r3, [pc, #204]	; (8006f54 <low_level_init+0x180>)
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	785a      	ldrb	r2, [r3, #1]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006e90:	4b30      	ldr	r3, [pc, #192]	; (8006f54 <low_level_init+0x180>)
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	789a      	ldrb	r2, [r3, #2]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006e9c:	4b2d      	ldr	r3, [pc, #180]	; (8006f54 <low_level_init+0x180>)
 8006e9e:	695b      	ldr	r3, [r3, #20]
 8006ea0:	78da      	ldrb	r2, [r3, #3]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006ea8:	4b2a      	ldr	r3, [pc, #168]	; (8006f54 <low_level_init+0x180>)
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	791a      	ldrb	r2, [r3, #4]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006eb4:	4b27      	ldr	r3, [pc, #156]	; (8006f54 <low_level_init+0x180>)
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	795a      	ldrb	r2, [r3, #5]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8006ec6:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006ece:	f043 030a 	orr.w	r3, r3, #10
 8006ed2:	b2da      	uxtb	r2, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8006eda:	2300      	movs	r3, #0
 8006edc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ede:	2300      	movs	r3, #0
 8006ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8006ee2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006ee6:	2101      	movs	r1, #1
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f000 fbfb 	bl	80076e4 <osSemaphoreCreate>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	4b1e      	ldr	r3, [pc, #120]	; (8006f6c <low_level_init+0x198>)
 8006ef2:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8006ef4:	4b1e      	ldr	r3, [pc, #120]	; (8006f70 <low_level_init+0x19c>)
 8006ef6:	f107 040c 	add.w	r4, r7, #12
 8006efa:	461d      	mov	r5, r3
 8006efc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006efe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006f04:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8006f08:	f107 030c 	add.w	r3, r7, #12
 8006f0c:	6879      	ldr	r1, [r7, #4]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 faeb 	bl	80074ea <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8006f14:	480f      	ldr	r0, [pc, #60]	; (8006f54 <low_level_init+0x180>)
 8006f16:	f7fb fd20 	bl	800295a <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8006f1a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006f1e:	461a      	mov	r2, r3
 8006f20:	211d      	movs	r1, #29
 8006f22:	480c      	ldr	r0, [pc, #48]	; (8006f54 <low_level_init+0x180>)
 8006f24:	f7fb fc4b 	bl	80027be <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8006f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2a:	f043 030b 	orr.w	r3, r3, #11
 8006f2e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8006f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f32:	461a      	mov	r2, r3
 8006f34:	211d      	movs	r1, #29
 8006f36:	4807      	ldr	r0, [pc, #28]	; (8006f54 <low_level_init+0x180>)
 8006f38:	f7fb fca9 	bl	800288e <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8006f3c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006f40:	461a      	mov	r2, r3
 8006f42:	211d      	movs	r1, #29
 8006f44:	4803      	ldr	r0, [pc, #12]	; (8006f54 <low_level_init+0x180>)
 8006f46:	f7fb fc3a 	bl	80027be <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8006f4a:	bf00      	nop
 8006f4c:	3740      	adds	r7, #64	; 0x40
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bdb0      	pop	{r4, r5, r7, pc}
 8006f52:	bf00      	nop
 8006f54:	200065d0 	.word	0x200065d0
 8006f58:	40028000 	.word	0x40028000
 8006f5c:	20006618 	.word	0x20006618
 8006f60:	20004d00 	.word	0x20004d00
 8006f64:	20004d80 	.word	0x20004d80
 8006f68:	20006550 	.word	0x20006550
 8006f6c:	20000300 	.word	0x20000300
 8006f70:	08016d60 	.word	0x08016d60

08006f74 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b08a      	sub	sp, #40	; 0x28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8006f7e:	4b4b      	ldr	r3, [pc, #300]	; (80070ac <low_level_output+0x138>)
 8006f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8006f86:	2300      	movs	r3, #0
 8006f88:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8006f92:	2300      	movs	r3, #0
 8006f94:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8006f96:	4b45      	ldr	r3, [pc, #276]	; (80070ac <low_level_output+0x138>)
 8006f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f9a:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	623b      	str	r3, [r7, #32]
 8006fa4:	e05a      	b.n	800705c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	da03      	bge.n	8006fb6 <low_level_output+0x42>
      {
        errval = ERR_USE;
 8006fae:	23f8      	movs	r3, #248	; 0xf8
 8006fb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8006fb4:	e05c      	b.n	8007070 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8006fb6:	6a3b      	ldr	r3, [r7, #32]
 8006fb8:	895b      	ldrh	r3, [r3, #10]
 8006fba:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8006fc0:	e02f      	b.n	8007022 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8006fc2:	69fa      	ldr	r2, [r7, #28]
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	18d0      	adds	r0, r2, r3
 8006fc8:	6a3b      	ldr	r3, [r7, #32]
 8006fca:	685a      	ldr	r2, [r3, #4]
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	18d1      	adds	r1, r2, r3
 8006fd0:	693a      	ldr	r2, [r7, #16]
 8006fd2:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	461a      	mov	r2, r3
 8006fda:	f00e ff38 	bl	8015e4e <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	da03      	bge.n	8006ff4 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8006fec:	23f8      	movs	r3, #248	; 0xf8
 8006fee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8006ff2:	e03d      	b.n	8007070 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8006ffa:	693a      	ldr	r2, [r7, #16]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8007004:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8007010:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800701c:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800701e:	2300      	movs	r3, #0
 8007020:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	4413      	add	r3, r2
 8007028:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800702c:	4293      	cmp	r3, r2
 800702e:	d8c8      	bhi.n	8006fc2 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	18d0      	adds	r0, r2, r3
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	4413      	add	r3, r2
 800703e:	68fa      	ldr	r2, [r7, #12]
 8007040:	4619      	mov	r1, r3
 8007042:	f00e ff04 	bl	8015e4e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8007046:	693a      	ldr	r2, [r7, #16]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4413      	add	r3, r2
 800704c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4413      	add	r3, r2
 8007054:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8007056:	6a3b      	ldr	r3, [r7, #32]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	623b      	str	r3, [r7, #32]
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1a1      	bne.n	8006fa6 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8007062:	6979      	ldr	r1, [r7, #20]
 8007064:	4811      	ldr	r0, [pc, #68]	; (80070ac <low_level_output+0x138>)
 8007066:	f7fb f9bd 	bl	80023e4 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800706a:	2300      	movs	r3, #0
 800706c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8007070:	4b0e      	ldr	r3, [pc, #56]	; (80070ac <low_level_output+0x138>)
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	f241 0314 	movw	r3, #4116	; 0x1014
 8007078:	4413      	add	r3, r2
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 0320 	and.w	r3, r3, #32
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00d      	beq.n	80070a0 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8007084:	4b09      	ldr	r3, [pc, #36]	; (80070ac <low_level_output+0x138>)
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	f241 0314 	movw	r3, #4116	; 0x1014
 800708c:	4413      	add	r3, r2
 800708e:	2220      	movs	r2, #32
 8007090:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8007092:	4b06      	ldr	r3, [pc, #24]	; (80070ac <low_level_output+0x138>)
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	f241 0304 	movw	r3, #4100	; 0x1004
 800709a:	4413      	add	r3, r2
 800709c:	2200      	movs	r2, #0
 800709e:	601a      	str	r2, [r3, #0]
  }
  return errval;
 80070a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3728      	adds	r7, #40	; 0x28
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	200065d0 	.word	0x200065d0

080070b0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b08c      	sub	sp, #48	; 0x30
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80070b8:	2300      	movs	r3, #0
 80070ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 80070bc:	2300      	movs	r3, #0
 80070be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 80070c0:	2300      	movs	r3, #0
 80070c2:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 80070c4:	2300      	movs	r3, #0
 80070c6:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 80070c8:	2300      	movs	r3, #0
 80070ca:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80070cc:	2300      	movs	r3, #0
 80070ce:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80070d0:	2300      	movs	r3, #0
 80070d2:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80070d4:	484f      	ldr	r0, [pc, #316]	; (8007214 <low_level_input+0x164>)
 80070d6:	f7fb fa6f 	bl	80025b8 <HAL_ETH_GetReceivedFrame_IT>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <low_level_input+0x34>

    return NULL;
 80070e0:	2300      	movs	r3, #0
 80070e2:	e092      	b.n	800720a <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80070e4:	4b4b      	ldr	r3, [pc, #300]	; (8007214 <low_level_input+0x164>)
 80070e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e8:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80070ea:	4b4a      	ldr	r3, [pc, #296]	; (8007214 <low_level_input+0x164>)
 80070ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 80070f0:	89fb      	ldrh	r3, [r7, #14]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d007      	beq.n	8007106 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80070f6:	89fb      	ldrh	r3, [r7, #14]
 80070f8:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80070fc:	4619      	mov	r1, r3
 80070fe:	2000      	movs	r0, #0
 8007100:	f005 f992 	bl	800c428 <pbuf_alloc>
 8007104:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 8007106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007108:	2b00      	cmp	r3, #0
 800710a:	d04b      	beq.n	80071a4 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800710c:	4b41      	ldr	r3, [pc, #260]	; (8007214 <low_level_input+0x164>)
 800710e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007110:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8007112:	2300      	movs	r3, #0
 8007114:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8007116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007118:	62bb      	str	r3, [r7, #40]	; 0x28
 800711a:	e040      	b.n	800719e <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800711c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800711e:	895b      	ldrh	r3, [r3, #10]
 8007120:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8007122:	2300      	movs	r3, #0
 8007124:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8007126:	e021      	b.n	800716c <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8007128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712a:	685a      	ldr	r2, [r3, #4]
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	18d0      	adds	r0, r2, r3
 8007130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	18d1      	adds	r1, r2, r3
 8007136:	69fa      	ldr	r2, [r7, #28]
 8007138:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800713c:	1a9b      	subs	r3, r3, r2
 800713e:	461a      	mov	r2, r3
 8007140:	f00e fe85 	bl	8015e4e <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8007144:	6a3b      	ldr	r3, [r7, #32]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800714a:	6a3b      	ldr	r3, [r7, #32]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8007150:	69fa      	ldr	r2, [r7, #28]
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	4413      	add	r3, r2
 8007156:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800715a:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8007166:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8007168:	2300      	movs	r3, #0
 800716a:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800716c:	697a      	ldr	r2, [r7, #20]
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	4413      	add	r3, r2
 8007172:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007176:	4293      	cmp	r3, r2
 8007178:	d8d6      	bhi.n	8007128 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800717a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717c:	685a      	ldr	r2, [r3, #4]
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	18d0      	adds	r0, r2, r3
 8007182:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	4413      	add	r3, r2
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	4619      	mov	r1, r3
 800718c:	f00e fe5f 	bl	8015e4e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8007190:	69fa      	ldr	r2, [r7, #28]
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	4413      	add	r3, r2
 8007196:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8007198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	62bb      	str	r3, [r7, #40]	; 0x28
 800719e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1bb      	bne.n	800711c <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80071a4:	4b1b      	ldr	r3, [pc, #108]	; (8007214 <low_level_input+0x164>)
 80071a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a8:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80071aa:	2300      	movs	r3, #0
 80071ac:	613b      	str	r3, [r7, #16]
 80071ae:	e00b      	b.n	80071c8 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80071b0:	6a3b      	ldr	r3, [r7, #32]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80071bc:	6a3b      	ldr	r3, [r7, #32]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	3301      	adds	r3, #1
 80071c6:	613b      	str	r3, [r7, #16]
 80071c8:	4b12      	ldr	r3, [pc, #72]	; (8007214 <low_level_input+0x164>)
 80071ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d3ee      	bcc.n	80071b0 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 80071d2:	4b10      	ldr	r3, [pc, #64]	; (8007214 <low_level_input+0x164>)
 80071d4:	2200      	movs	r2, #0
 80071d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80071d8:	4b0e      	ldr	r3, [pc, #56]	; (8007214 <low_level_input+0x164>)
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	f241 0314 	movw	r3, #4116	; 0x1014
 80071e0:	4413      	add	r3, r2
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00d      	beq.n	8007208 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80071ec:	4b09      	ldr	r3, [pc, #36]	; (8007214 <low_level_input+0x164>)
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	f241 0314 	movw	r3, #4116	; 0x1014
 80071f4:	4413      	add	r3, r2
 80071f6:	2280      	movs	r2, #128	; 0x80
 80071f8:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80071fa:	4b06      	ldr	r3, [pc, #24]	; (8007214 <low_level_input+0x164>)
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	f241 0308 	movw	r3, #4104	; 0x1008
 8007202:	4413      	add	r3, r2
 8007204:	2200      	movs	r2, #0
 8007206:	601a      	str	r2, [r3, #0]
  }
  return p;
 8007208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800720a:	4618      	mov	r0, r3
 800720c:	3730      	adds	r7, #48	; 0x30
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	200065d0 	.word	0x200065d0

08007218 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007224:	4b12      	ldr	r3, [pc, #72]	; (8007270 <ethernetif_input+0x58>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800722c:	4618      	mov	r0, r3
 800722e:	f000 fa8d 	bl	800774c <osSemaphoreWait>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1f5      	bne.n	8007224 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8007238:	480e      	ldr	r0, [pc, #56]	; (8007274 <ethernetif_input+0x5c>)
 800723a:	f00e fd75 	bl	8015d28 <sys_mutex_lock>
        p = low_level_input( netif );
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f7ff ff36 	bl	80070b0 <low_level_input>
 8007244:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00a      	beq.n	8007262 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	68f9      	ldr	r1, [r7, #12]
 8007252:	68b8      	ldr	r0, [r7, #8]
 8007254:	4798      	blx	r3
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800725c:	68b8      	ldr	r0, [r7, #8]
 800725e:	f005 fbc3 	bl	800c9e8 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8007262:	4804      	ldr	r0, [pc, #16]	; (8007274 <ethernetif_input+0x5c>)
 8007264:	f00e fd6f 	bl	8015d46 <sys_mutex_unlock>
      } while(p!=NULL);
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1e4      	bne.n	8007238 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800726e:	e7d9      	b.n	8007224 <ethernetif_input+0xc>
 8007270:	20000300 	.word	0x20000300
 8007274:	20007de8 	.word	0x20007de8

08007278 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d106      	bne.n	8007294 <ethernetif_init+0x1c>
 8007286:	4b0e      	ldr	r3, [pc, #56]	; (80072c0 <ethernetif_init+0x48>)
 8007288:	f240 2233 	movw	r2, #563	; 0x233
 800728c:	490d      	ldr	r1, [pc, #52]	; (80072c4 <ethernetif_init+0x4c>)
 800728e:	480e      	ldr	r0, [pc, #56]	; (80072c8 <ethernetif_init+0x50>)
 8007290:	f00e fdf0 	bl	8015e74 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2273      	movs	r2, #115	; 0x73
 8007298:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2274      	movs	r2, #116	; 0x74
 80072a0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a09      	ldr	r2, [pc, #36]	; (80072cc <ethernetif_init+0x54>)
 80072a8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a08      	ldr	r2, [pc, #32]	; (80072d0 <ethernetif_init+0x58>)
 80072ae:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f7ff fd8f 	bl	8006dd4 <low_level_init>

  return ERR_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3708      	adds	r7, #8
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	08016d7c 	.word	0x08016d7c
 80072c4:	08016d98 	.word	0x08016d98
 80072c8:	08016da8 	.word	0x08016da8
 80072cc:	08013ee1 	.word	0x08013ee1
 80072d0:	08006f75 	.word	0x08006f75

080072d4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80072d8:	f7fa f8ee 	bl	80014b8 <HAL_GetTick>
 80072dc:	4603      	mov	r3, r0
}
 80072de:	4618      	mov	r0, r3
 80072e0:	bd80      	pop	{r7, pc}
	...

080072e4 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80072ec:	2300      	movs	r3, #0
 80072ee:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80072f4:	f107 0308 	add.w	r3, r7, #8
 80072f8:	461a      	mov	r2, r3
 80072fa:	2101      	movs	r1, #1
 80072fc:	4816      	ldr	r0, [pc, #88]	; (8007358 <ethernetif_set_link+0x74>)
 80072fe:	f7fb fa5e 	bl	80027be <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8007312:	f003 0304 	and.w	r3, r3, #4
 8007316:	2b00      	cmp	r3, #0
 8007318:	d108      	bne.n	800732c <ethernetif_set_link+0x48>
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d005      	beq.n	800732c <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4618      	mov	r0, r3
 8007326:	f004 ff51 	bl	800c1cc <netif_set_link_up>
 800732a:	e011      	b.n	8007350 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8007334:	089b      	lsrs	r3, r3, #2
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	b2db      	uxtb	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	d007      	beq.n	8007350 <ethernetif_set_link+0x6c>
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d104      	bne.n	8007350 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4618      	mov	r0, r3
 800734c:	f004 ff72 	bl	800c234 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8007350:	20c8      	movs	r0, #200	; 0xc8
 8007352:	f000 f916 	bl	8007582 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8007356:	e7cd      	b.n	80072f4 <ethernetif_set_link+0x10>
 8007358:	200065d0 	.word	0x200065d0

0800735c <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b084      	sub	sp, #16
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8007364:	2300      	movs	r3, #0
 8007366:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8007368:	2300      	movs	r3, #0
 800736a:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8007372:	089b      	lsrs	r3, r3, #2
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	b2db      	uxtb	r3, r3
 800737a:	2b00      	cmp	r3, #0
 800737c:	d05d      	beq.n	800743a <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800737e:	4b34      	ldr	r3, [pc, #208]	; (8007450 <ethernetif_update_config+0xf4>)
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d03f      	beq.n	8007406 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8007386:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800738a:	2100      	movs	r1, #0
 800738c:	4830      	ldr	r0, [pc, #192]	; (8007450 <ethernetif_update_config+0xf4>)
 800738e:	f7fb fa7e 	bl	800288e <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8007392:	f7fa f891 	bl	80014b8 <HAL_GetTick>
 8007396:	4603      	mov	r3, r0
 8007398:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800739a:	f107 0308 	add.w	r3, r7, #8
 800739e:	461a      	mov	r2, r3
 80073a0:	2101      	movs	r1, #1
 80073a2:	482b      	ldr	r0, [pc, #172]	; (8007450 <ethernetif_update_config+0xf4>)
 80073a4:	f7fb fa0b 	bl	80027be <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 80073a8:	f7fa f886 	bl	80014b8 <HAL_GetTick>
 80073ac:	4602      	mov	r2, r0
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	1ad3      	subs	r3, r2, r3
 80073b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073b6:	d828      	bhi.n	800740a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	f003 0320 	and.w	r3, r3, #32
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d0eb      	beq.n	800739a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 80073c2:	f107 0308 	add.w	r3, r7, #8
 80073c6:	461a      	mov	r2, r3
 80073c8:	211f      	movs	r1, #31
 80073ca:	4821      	ldr	r0, [pc, #132]	; (8007450 <ethernetif_update_config+0xf4>)
 80073cc:	f7fb f9f7 	bl	80027be <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	f003 0310 	and.w	r3, r3, #16
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d004      	beq.n	80073e4 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80073da:	4b1d      	ldr	r3, [pc, #116]	; (8007450 <ethernetif_update_config+0xf4>)
 80073dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073e0:	60da      	str	r2, [r3, #12]
 80073e2:	e002      	b.n	80073ea <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 80073e4:	4b1a      	ldr	r3, [pc, #104]	; (8007450 <ethernetif_update_config+0xf4>)
 80073e6:	2200      	movs	r2, #0
 80073e8:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	f003 0304 	and.w	r3, r3, #4
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d003      	beq.n	80073fc <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 80073f4:	4b16      	ldr	r3, [pc, #88]	; (8007450 <ethernetif_update_config+0xf4>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	609a      	str	r2, [r3, #8]
 80073fa:	e016      	b.n	800742a <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 80073fc:	4b14      	ldr	r3, [pc, #80]	; (8007450 <ethernetif_update_config+0xf4>)
 80073fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007402:	609a      	str	r2, [r3, #8]
 8007404:	e011      	b.n	800742a <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8007406:	bf00      	nop
 8007408:	e000      	b.n	800740c <ethernetif_update_config+0xb0>
          goto error;
 800740a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800740c:	4b10      	ldr	r3, [pc, #64]	; (8007450 <ethernetif_update_config+0xf4>)
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	08db      	lsrs	r3, r3, #3
 8007412:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8007414:	4b0e      	ldr	r3, [pc, #56]	; (8007450 <ethernetif_update_config+0xf4>)
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	085b      	lsrs	r3, r3, #1
 800741a:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800741c:	4313      	orrs	r3, r2
 800741e:	b29b      	uxth	r3, r3
 8007420:	461a      	mov	r2, r3
 8007422:	2100      	movs	r1, #0
 8007424:	480a      	ldr	r0, [pc, #40]	; (8007450 <ethernetif_update_config+0xf4>)
 8007426:	f7fb fa32 	bl	800288e <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800742a:	2100      	movs	r1, #0
 800742c:	4808      	ldr	r0, [pc, #32]	; (8007450 <ethernetif_update_config+0xf4>)
 800742e:	f7fb faf3 	bl	8002a18 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8007432:	4807      	ldr	r0, [pc, #28]	; (8007450 <ethernetif_update_config+0xf4>)
 8007434:	f7fb fa91 	bl	800295a <HAL_ETH_Start>
 8007438:	e002      	b.n	8007440 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800743a:	4805      	ldr	r0, [pc, #20]	; (8007450 <ethernetif_update_config+0xf4>)
 800743c:	f7fb fabc 	bl	80029b8 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 f807 	bl	8007454 <ethernetif_notify_conn_changed>
}
 8007446:	bf00      	nop
 8007448:	3710      	adds	r7, #16
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	200065d0 	.word	0x200065d0

08007454 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800745c:	bf00      	nop
 800745e:	370c      	adds	r7, #12
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	4603      	mov	r3, r0
 8007470:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007472:	2300      	movs	r3, #0
 8007474:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007476:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800747a:	2b84      	cmp	r3, #132	; 0x84
 800747c:	d005      	beq.n	800748a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800747e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	4413      	add	r3, r2
 8007486:	3303      	adds	r3, #3
 8007488:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800748a:	68fb      	ldr	r3, [r7, #12]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3714      	adds	r7, #20
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800749e:	f3ef 8305 	mrs	r3, IPSR
 80074a2:	607b      	str	r3, [r7, #4]
  return(result);
 80074a4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	bf14      	ite	ne
 80074aa:	2301      	movne	r3, #1
 80074ac:	2300      	moveq	r3, #0
 80074ae:	b2db      	uxtb	r3, r3
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80074c0:	f001 fc88 	bl	8008dd4 <vTaskStartScheduler>
  
  return osOK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	bd80      	pop	{r7, pc}

080074ca <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80074ce:	f7ff ffe3 	bl	8007498 <inHandlerMode>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d003      	beq.n	80074e0 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80074d8:	f001 fd9a 	bl	8009010 <xTaskGetTickCountFromISR>
 80074dc:	4603      	mov	r3, r0
 80074de:	e002      	b.n	80074e6 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80074e0:	f001 fd86 	bl	8008ff0 <xTaskGetTickCount>
 80074e4:	4603      	mov	r3, r0
  }
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	bd80      	pop	{r7, pc}

080074ea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80074ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074ec:	b089      	sub	sp, #36	; 0x24
 80074ee:	af04      	add	r7, sp, #16
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d020      	beq.n	800753e <osThreadCreate+0x54>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	699b      	ldr	r3, [r3, #24]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d01c      	beq.n	800753e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685c      	ldr	r4, [r3, #4]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681d      	ldr	r5, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	691e      	ldr	r6, [r3, #16]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007516:	4618      	mov	r0, r3
 8007518:	f7ff ffa6 	bl	8007468 <makeFreeRtosPriority>
 800751c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	695b      	ldr	r3, [r3, #20]
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007526:	9202      	str	r2, [sp, #8]
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	9100      	str	r1, [sp, #0]
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	4632      	mov	r2, r6
 8007530:	4629      	mov	r1, r5
 8007532:	4620      	mov	r0, r4
 8007534:	f001 fa81 	bl	8008a3a <xTaskCreateStatic>
 8007538:	4603      	mov	r3, r0
 800753a:	60fb      	str	r3, [r7, #12]
 800753c:	e01c      	b.n	8007578 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	685c      	ldr	r4, [r3, #4]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800754a:	b29e      	uxth	r6, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff ff88 	bl	8007468 <makeFreeRtosPriority>
 8007558:	4602      	mov	r2, r0
 800755a:	f107 030c 	add.w	r3, r7, #12
 800755e:	9301      	str	r3, [sp, #4]
 8007560:	9200      	str	r2, [sp, #0]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	4632      	mov	r2, r6
 8007566:	4629      	mov	r1, r5
 8007568:	4620      	mov	r0, r4
 800756a:	f001 fac6 	bl	8008afa <xTaskCreate>
 800756e:	4603      	mov	r3, r0
 8007570:	2b01      	cmp	r3, #1
 8007572:	d001      	beq.n	8007578 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007574:	2300      	movs	r3, #0
 8007576:	e000      	b.n	800757a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007578:	68fb      	ldr	r3, [r7, #12]
}
 800757a:	4618      	mov	r0, r3
 800757c:	3714      	adds	r7, #20
 800757e:	46bd      	mov	sp, r7
 8007580:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007582 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007582:	b580      	push	{r7, lr}
 8007584:	b084      	sub	sp, #16
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d001      	beq.n	8007598 <osDelay+0x16>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	e000      	b.n	800759a <osDelay+0x18>
 8007598:	2301      	movs	r3, #1
 800759a:	4618      	mov	r0, r3
 800759c:	f001 fbe4 	bl	8008d68 <vTaskDelay>
  
  return osOK;
 80075a0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b082      	sub	sp, #8
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d007      	beq.n	80075ca <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	4619      	mov	r1, r3
 80075c0:	2001      	movs	r0, #1
 80075c2:	f000 fc52 	bl	8007e6a <xQueueCreateMutexStatic>
 80075c6:	4603      	mov	r3, r0
 80075c8:	e003      	b.n	80075d2 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80075ca:	2001      	movs	r0, #1
 80075cc:	f000 fc35 	bl	8007e3a <xQueueCreateMutex>
 80075d0:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3708      	adds	r7, #8
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
	...

080075dc <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80075e6:	2300      	movs	r3, #0
 80075e8:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d101      	bne.n	80075f4 <osMutexWait+0x18>
    return osErrorParameter;
 80075f0:	2380      	movs	r3, #128	; 0x80
 80075f2:	e03a      	b.n	800766a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80075f4:	2300      	movs	r3, #0
 80075f6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075fe:	d103      	bne.n	8007608 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8007600:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007604:	60fb      	str	r3, [r7, #12]
 8007606:	e009      	b.n	800761c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d006      	beq.n	800761c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d101      	bne.n	800761c <osMutexWait+0x40>
      ticks = 1;
 8007618:	2301      	movs	r3, #1
 800761a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800761c:	f7ff ff3c 	bl	8007498 <inHandlerMode>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d017      	beq.n	8007656 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8007626:	f107 0308 	add.w	r3, r7, #8
 800762a:	461a      	mov	r2, r3
 800762c:	2100      	movs	r1, #0
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f001 f858 	bl	80086e4 <xQueueReceiveFromISR>
 8007634:	4603      	mov	r3, r0
 8007636:	2b01      	cmp	r3, #1
 8007638:	d001      	beq.n	800763e <osMutexWait+0x62>
      return osErrorOS;
 800763a:	23ff      	movs	r3, #255	; 0xff
 800763c:	e015      	b.n	800766a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d011      	beq.n	8007668 <osMutexWait+0x8c>
 8007644:	4b0b      	ldr	r3, [pc, #44]	; (8007674 <osMutexWait+0x98>)
 8007646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800764a:	601a      	str	r2, [r3, #0]
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	f3bf 8f6f 	isb	sy
 8007654:	e008      	b.n	8007668 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8007656:	68f9      	ldr	r1, [r7, #12]
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 ff33 	bl	80084c4 <xQueueSemaphoreTake>
 800765e:	4603      	mov	r3, r0
 8007660:	2b01      	cmp	r3, #1
 8007662:	d001      	beq.n	8007668 <osMutexWait+0x8c>
    return osErrorOS;
 8007664:	23ff      	movs	r3, #255	; 0xff
 8007666:	e000      	b.n	800766a <osMutexWait+0x8e>
  }
  
  return osOK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	e000ed04 	.word	0xe000ed04

08007678 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007680:	2300      	movs	r3, #0
 8007682:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007684:	2300      	movs	r3, #0
 8007686:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8007688:	f7ff ff06 	bl	8007498 <inHandlerMode>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d016      	beq.n	80076c0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8007692:	f107 0308 	add.w	r3, r7, #8
 8007696:	4619      	mov	r1, r3
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 fd9f 	bl	80081dc <xQueueGiveFromISR>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d001      	beq.n	80076a8 <osMutexRelease+0x30>
      return osErrorOS;
 80076a4:	23ff      	movs	r3, #255	; 0xff
 80076a6:	e017      	b.n	80076d8 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d013      	beq.n	80076d6 <osMutexRelease+0x5e>
 80076ae:	4b0c      	ldr	r3, [pc, #48]	; (80076e0 <osMutexRelease+0x68>)
 80076b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	f3bf 8f4f 	dsb	sy
 80076ba:	f3bf 8f6f 	isb	sy
 80076be:	e00a      	b.n	80076d6 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80076c0:	2300      	movs	r3, #0
 80076c2:	2200      	movs	r2, #0
 80076c4:	2100      	movs	r1, #0
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 fbea 	bl	8007ea0 <xQueueGenericSend>
 80076cc:	4603      	mov	r3, r0
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d001      	beq.n	80076d6 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80076d2:	23ff      	movs	r3, #255	; 0xff
 80076d4:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80076d6:	68fb      	ldr	r3, [r7, #12]
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3710      	adds	r7, #16
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}
 80076e0:	e000ed04 	.word	0xe000ed04

080076e4 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af02      	add	r7, sp, #8
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d010      	beq.n	8007718 <osSemaphoreCreate+0x34>
    if (count == 1) {
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d10b      	bne.n	8007714 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	2303      	movs	r3, #3
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	4613      	mov	r3, r2
 8007706:	2200      	movs	r2, #0
 8007708:	2100      	movs	r1, #0
 800770a:	2001      	movs	r0, #1
 800770c:	f000 fa9e 	bl	8007c4c <xQueueGenericCreateStatic>
 8007710:	4603      	mov	r3, r0
 8007712:	e016      	b.n	8007742 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8007714:	2300      	movs	r3, #0
 8007716:	e014      	b.n	8007742 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	2b01      	cmp	r3, #1
 800771c:	d110      	bne.n	8007740 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800771e:	2203      	movs	r2, #3
 8007720:	2100      	movs	r1, #0
 8007722:	2001      	movs	r0, #1
 8007724:	f000 fb0f 	bl	8007d46 <xQueueGenericCreate>
 8007728:	60f8      	str	r0, [r7, #12]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d005      	beq.n	800773c <osSemaphoreCreate+0x58>
 8007730:	2300      	movs	r3, #0
 8007732:	2200      	movs	r2, #0
 8007734:	2100      	movs	r1, #0
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f000 fbb2 	bl	8007ea0 <xQueueGenericSend>
      return sema;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	e000      	b.n	8007742 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8007740:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
	...

0800774c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007756:	2300      	movs	r3, #0
 8007758:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8007760:	2380      	movs	r3, #128	; 0x80
 8007762:	e03a      	b.n	80077da <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800776e:	d103      	bne.n	8007778 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8007770:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007774:	60fb      	str	r3, [r7, #12]
 8007776:	e009      	b.n	800778c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d006      	beq.n	800778c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d101      	bne.n	800778c <osSemaphoreWait+0x40>
      ticks = 1;
 8007788:	2301      	movs	r3, #1
 800778a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800778c:	f7ff fe84 	bl	8007498 <inHandlerMode>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	d017      	beq.n	80077c6 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007796:	f107 0308 	add.w	r3, r7, #8
 800779a:	461a      	mov	r2, r3
 800779c:	2100      	movs	r1, #0
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 ffa0 	bl	80086e4 <xQueueReceiveFromISR>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d001      	beq.n	80077ae <osSemaphoreWait+0x62>
      return osErrorOS;
 80077aa:	23ff      	movs	r3, #255	; 0xff
 80077ac:	e015      	b.n	80077da <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d011      	beq.n	80077d8 <osSemaphoreWait+0x8c>
 80077b4:	4b0b      	ldr	r3, [pc, #44]	; (80077e4 <osSemaphoreWait+0x98>)
 80077b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077ba:	601a      	str	r2, [r3, #0]
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	e008      	b.n	80077d8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80077c6:	68f9      	ldr	r1, [r7, #12]
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 fe7b 	bl	80084c4 <xQueueSemaphoreTake>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d001      	beq.n	80077d8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80077d4:	23ff      	movs	r3, #255	; 0xff
 80077d6:	e000      	b.n	80077da <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80077d8:	2300      	movs	r3, #0
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3710      	adds	r7, #16
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	e000ed04 	.word	0xe000ed04

080077e8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80077f0:	2300      	movs	r3, #0
 80077f2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80077f4:	2300      	movs	r3, #0
 80077f6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80077f8:	f7ff fe4e 	bl	8007498 <inHandlerMode>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d016      	beq.n	8007830 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007802:	f107 0308 	add.w	r3, r7, #8
 8007806:	4619      	mov	r1, r3
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 fce7 	bl	80081dc <xQueueGiveFromISR>
 800780e:	4603      	mov	r3, r0
 8007810:	2b01      	cmp	r3, #1
 8007812:	d001      	beq.n	8007818 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8007814:	23ff      	movs	r3, #255	; 0xff
 8007816:	e017      	b.n	8007848 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d013      	beq.n	8007846 <osSemaphoreRelease+0x5e>
 800781e:	4b0c      	ldr	r3, [pc, #48]	; (8007850 <osSemaphoreRelease+0x68>)
 8007820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007824:	601a      	str	r2, [r3, #0]
 8007826:	f3bf 8f4f 	dsb	sy
 800782a:	f3bf 8f6f 	isb	sy
 800782e:	e00a      	b.n	8007846 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8007830:	2300      	movs	r3, #0
 8007832:	2200      	movs	r2, #0
 8007834:	2100      	movs	r1, #0
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 fb32 	bl	8007ea0 <xQueueGenericSend>
 800783c:	4603      	mov	r3, r0
 800783e:	2b01      	cmp	r3, #1
 8007840:	d001      	beq.n	8007846 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8007842:	23ff      	movs	r3, #255	; 0xff
 8007844:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8007846:	68fb      	ldr	r3, [r7, #12]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	e000ed04 	.word	0xe000ed04

08007854 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007854:	b590      	push	{r4, r7, lr}
 8007856:	b085      	sub	sp, #20
 8007858:	af02      	add	r7, sp, #8
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d012      	beq.n	800788c <osMessageCreate+0x38>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00e      	beq.n	800788c <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6818      	ldr	r0, [r3, #0]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6859      	ldr	r1, [r3, #4]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	689a      	ldr	r2, [r3, #8]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	68dc      	ldr	r4, [r3, #12]
 800787e:	2300      	movs	r3, #0
 8007880:	9300      	str	r3, [sp, #0]
 8007882:	4623      	mov	r3, r4
 8007884:	f000 f9e2 	bl	8007c4c <xQueueGenericCreateStatic>
 8007888:	4603      	mov	r3, r0
 800788a:	e008      	b.n	800789e <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6818      	ldr	r0, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	4619      	mov	r1, r3
 8007898:	f000 fa55 	bl	8007d46 <xQueueGenericCreate>
 800789c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800789e:	4618      	mov	r0, r3
 80078a0:	370c      	adds	r7, #12
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd90      	pop	{r4, r7, pc}
	...

080078a8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b086      	sub	sp, #24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	60b9      	str	r1, [r7, #8]
 80078b2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80078b4:	2300      	movs	r3, #0
 80078b6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d101      	bne.n	80078c6 <osMessagePut+0x1e>
    ticks = 1;
 80078c2:	2301      	movs	r3, #1
 80078c4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80078c6:	f7ff fde7 	bl	8007498 <inHandlerMode>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d018      	beq.n	8007902 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80078d0:	f107 0210 	add.w	r2, r7, #16
 80078d4:	f107 0108 	add.w	r1, r7, #8
 80078d8:	2300      	movs	r3, #0
 80078da:	68f8      	ldr	r0, [r7, #12]
 80078dc:	f000 fbe2 	bl	80080a4 <xQueueGenericSendFromISR>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d001      	beq.n	80078ea <osMessagePut+0x42>
      return osErrorOS;
 80078e6:	23ff      	movs	r3, #255	; 0xff
 80078e8:	e018      	b.n	800791c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d014      	beq.n	800791a <osMessagePut+0x72>
 80078f0:	4b0c      	ldr	r3, [pc, #48]	; (8007924 <osMessagePut+0x7c>)
 80078f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078f6:	601a      	str	r2, [r3, #0]
 80078f8:	f3bf 8f4f 	dsb	sy
 80078fc:	f3bf 8f6f 	isb	sy
 8007900:	e00b      	b.n	800791a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8007902:	f107 0108 	add.w	r1, r7, #8
 8007906:	2300      	movs	r3, #0
 8007908:	697a      	ldr	r2, [r7, #20]
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f000 fac8 	bl	8007ea0 <xQueueGenericSend>
 8007910:	4603      	mov	r3, r0
 8007912:	2b01      	cmp	r3, #1
 8007914:	d001      	beq.n	800791a <osMessagePut+0x72>
      return osErrorOS;
 8007916:	23ff      	movs	r3, #255	; 0xff
 8007918:	e000      	b.n	800791c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3718      	adds	r7, #24
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	e000ed04 	.word	0xe000ed04

08007928 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8007928:	b590      	push	{r4, r7, lr}
 800792a:	b08b      	sub	sp, #44	; 0x2c
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8007938:	2300      	movs	r3, #0
 800793a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10a      	bne.n	8007958 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8007942:	2380      	movs	r3, #128	; 0x80
 8007944:	617b      	str	r3, [r7, #20]
    return event;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	461c      	mov	r4, r3
 800794a:	f107 0314 	add.w	r3, r7, #20
 800794e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007952:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007956:	e054      	b.n	8007a02 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8007958:	2300      	movs	r3, #0
 800795a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800795c:	2300      	movs	r3, #0
 800795e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007966:	d103      	bne.n	8007970 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8007968:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800796c:	627b      	str	r3, [r7, #36]	; 0x24
 800796e:	e009      	b.n	8007984 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d006      	beq.n	8007984 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797c:	2b00      	cmp	r3, #0
 800797e:	d101      	bne.n	8007984 <osMessageGet+0x5c>
      ticks = 1;
 8007980:	2301      	movs	r3, #1
 8007982:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8007984:	f7ff fd88 	bl	8007498 <inHandlerMode>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d01c      	beq.n	80079c8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800798e:	f107 0220 	add.w	r2, r7, #32
 8007992:	f107 0314 	add.w	r3, r7, #20
 8007996:	3304      	adds	r3, #4
 8007998:	4619      	mov	r1, r3
 800799a:	68b8      	ldr	r0, [r7, #8]
 800799c:	f000 fea2 	bl	80086e4 <xQueueReceiveFromISR>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d102      	bne.n	80079ac <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80079a6:	2310      	movs	r3, #16
 80079a8:	617b      	str	r3, [r7, #20]
 80079aa:	e001      	b.n	80079b0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80079ac:	2300      	movs	r3, #0
 80079ae:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80079b0:	6a3b      	ldr	r3, [r7, #32]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d01d      	beq.n	80079f2 <osMessageGet+0xca>
 80079b6:	4b15      	ldr	r3, [pc, #84]	; (8007a0c <osMessageGet+0xe4>)
 80079b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079bc:	601a      	str	r2, [r3, #0]
 80079be:	f3bf 8f4f 	dsb	sy
 80079c2:	f3bf 8f6f 	isb	sy
 80079c6:	e014      	b.n	80079f2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80079c8:	f107 0314 	add.w	r3, r7, #20
 80079cc:	3304      	adds	r3, #4
 80079ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079d0:	4619      	mov	r1, r3
 80079d2:	68b8      	ldr	r0, [r7, #8]
 80079d4:	f000 fc94 	bl	8008300 <xQueueReceive>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d102      	bne.n	80079e4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80079de:	2310      	movs	r3, #16
 80079e0:	617b      	str	r3, [r7, #20]
 80079e2:	e006      	b.n	80079f2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80079e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d101      	bne.n	80079ee <osMessageGet+0xc6>
 80079ea:	2300      	movs	r3, #0
 80079ec:	e000      	b.n	80079f0 <osMessageGet+0xc8>
 80079ee:	2340      	movs	r3, #64	; 0x40
 80079f0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	461c      	mov	r4, r3
 80079f6:	f107 0314 	add.w	r3, r7, #20
 80079fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80079fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	372c      	adds	r7, #44	; 0x2c
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd90      	pop	{r4, r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	e000ed04 	.word	0xe000ed04

08007a10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f103 0208 	add.w	r2, r3, #8
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f103 0208 	add.w	r2, r3, #8
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f103 0208 	add.w	r2, r3, #8
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a44:	bf00      	nop
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a5e:	bf00      	nop
 8007a60:	370c      	adds	r7, #12
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b085      	sub	sp, #20
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
 8007a72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	689a      	ldr	r2, [r3, #8]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	683a      	ldr	r2, [r7, #0]
 8007a8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	1c5a      	adds	r2, r3, #1
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	601a      	str	r2, [r3, #0]
}
 8007aa6:	bf00      	nop
 8007aa8:	3714      	adds	r7, #20
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr

08007ab2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b085      	sub	sp, #20
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
 8007aba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ac8:	d103      	bne.n	8007ad2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	e00c      	b.n	8007aec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	3308      	adds	r3, #8
 8007ad6:	60fb      	str	r3, [r7, #12]
 8007ad8:	e002      	b.n	8007ae0 <vListInsert+0x2e>
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	60fb      	str	r3, [r7, #12]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68ba      	ldr	r2, [r7, #8]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d2f6      	bcs.n	8007ada <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	685a      	ldr	r2, [r3, #4]
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	683a      	ldr	r2, [r7, #0]
 8007afa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	683a      	ldr	r2, [r7, #0]
 8007b06:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	601a      	str	r2, [r3, #0]
}
 8007b18:	bf00      	nop
 8007b1a:	3714      	adds	r7, #20
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	6892      	ldr	r2, [r2, #8]
 8007b3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	6852      	ldr	r2, [r2, #4]
 8007b44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d103      	bne.n	8007b58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	689a      	ldr	r2, [r3, #8]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	1e5a      	subs	r2, r3, #1
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3714      	adds	r7, #20
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10b      	bne.n	8007ba4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b90:	b672      	cpsid	i
 8007b92:	f383 8811 	msr	BASEPRI, r3
 8007b96:	f3bf 8f6f 	isb	sy
 8007b9a:	f3bf 8f4f 	dsb	sy
 8007b9e:	b662      	cpsie	i
 8007ba0:	60bb      	str	r3, [r7, #8]
 8007ba2:	e7fe      	b.n	8007ba2 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8007ba4:	f002 f888 	bl	8009cb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb0:	68f9      	ldr	r1, [r7, #12]
 8007bb2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007bb4:	fb01 f303 	mul.w	r3, r1, r3
 8007bb8:	441a      	add	r2, r3
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	68f9      	ldr	r1, [r7, #12]
 8007bd8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007bda:	fb01 f303 	mul.w	r3, r1, r3
 8007bde:	441a      	add	r2, r3
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	22ff      	movs	r2, #255	; 0xff
 8007be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	22ff      	movs	r2, #255	; 0xff
 8007bf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d114      	bne.n	8007c24 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d01a      	beq.n	8007c38 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	3310      	adds	r3, #16
 8007c06:	4618      	mov	r0, r3
 8007c08:	f001 fb50 	bl	80092ac <xTaskRemoveFromEventList>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d012      	beq.n	8007c38 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007c12:	4b0d      	ldr	r3, [pc, #52]	; (8007c48 <xQueueGenericReset+0xd0>)
 8007c14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c18:	601a      	str	r2, [r3, #0]
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	f3bf 8f6f 	isb	sy
 8007c22:	e009      	b.n	8007c38 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	3310      	adds	r3, #16
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f7ff fef1 	bl	8007a10 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	3324      	adds	r3, #36	; 0x24
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7ff feec 	bl	8007a10 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007c38:	f002 f870 	bl	8009d1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007c3c:	2301      	movs	r3, #1
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	e000ed04 	.word	0xe000ed04

08007c4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b08e      	sub	sp, #56	; 0x38
 8007c50:	af02      	add	r7, sp, #8
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	607a      	str	r2, [r7, #4]
 8007c58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d10b      	bne.n	8007c78 <xQueueGenericCreateStatic+0x2c>
 8007c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c64:	b672      	cpsid	i
 8007c66:	f383 8811 	msr	BASEPRI, r3
 8007c6a:	f3bf 8f6f 	isb	sy
 8007c6e:	f3bf 8f4f 	dsb	sy
 8007c72:	b662      	cpsie	i
 8007c74:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c76:	e7fe      	b.n	8007c76 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d10b      	bne.n	8007c96 <xQueueGenericCreateStatic+0x4a>
 8007c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c82:	b672      	cpsid	i
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	b662      	cpsie	i
 8007c92:	627b      	str	r3, [r7, #36]	; 0x24
 8007c94:	e7fe      	b.n	8007c94 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d002      	beq.n	8007ca2 <xQueueGenericCreateStatic+0x56>
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d001      	beq.n	8007ca6 <xQueueGenericCreateStatic+0x5a>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e000      	b.n	8007ca8 <xQueueGenericCreateStatic+0x5c>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10b      	bne.n	8007cc4 <xQueueGenericCreateStatic+0x78>
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	b672      	cpsid	i
 8007cb2:	f383 8811 	msr	BASEPRI, r3
 8007cb6:	f3bf 8f6f 	isb	sy
 8007cba:	f3bf 8f4f 	dsb	sy
 8007cbe:	b662      	cpsie	i
 8007cc0:	623b      	str	r3, [r7, #32]
 8007cc2:	e7fe      	b.n	8007cc2 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d102      	bne.n	8007cd0 <xQueueGenericCreateStatic+0x84>
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d101      	bne.n	8007cd4 <xQueueGenericCreateStatic+0x88>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e000      	b.n	8007cd6 <xQueueGenericCreateStatic+0x8a>
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10b      	bne.n	8007cf2 <xQueueGenericCreateStatic+0xa6>
 8007cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cde:	b672      	cpsid	i
 8007ce0:	f383 8811 	msr	BASEPRI, r3
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	f3bf 8f4f 	dsb	sy
 8007cec:	b662      	cpsie	i
 8007cee:	61fb      	str	r3, [r7, #28]
 8007cf0:	e7fe      	b.n	8007cf0 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007cf2:	2348      	movs	r3, #72	; 0x48
 8007cf4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	2b48      	cmp	r3, #72	; 0x48
 8007cfa:	d00b      	beq.n	8007d14 <xQueueGenericCreateStatic+0xc8>
 8007cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d00:	b672      	cpsid	i
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	b662      	cpsie	i
 8007d10:	61bb      	str	r3, [r7, #24]
 8007d12:	e7fe      	b.n	8007d12 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007d14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00d      	beq.n	8007d3c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007d28:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d2e:	9300      	str	r3, [sp, #0]
 8007d30:	4613      	mov	r3, r2
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	68b9      	ldr	r1, [r7, #8]
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f000 f846 	bl	8007dc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3730      	adds	r7, #48	; 0x30
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b08a      	sub	sp, #40	; 0x28
 8007d4a:	af02      	add	r7, sp, #8
 8007d4c:	60f8      	str	r0, [r7, #12]
 8007d4e:	60b9      	str	r1, [r7, #8]
 8007d50:	4613      	mov	r3, r2
 8007d52:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10b      	bne.n	8007d72 <xQueueGenericCreate+0x2c>
 8007d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d5e:	b672      	cpsid	i
 8007d60:	f383 8811 	msr	BASEPRI, r3
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	f3bf 8f4f 	dsb	sy
 8007d6c:	b662      	cpsie	i
 8007d6e:	613b      	str	r3, [r7, #16]
 8007d70:	e7fe      	b.n	8007d70 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d102      	bne.n	8007d7e <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	61fb      	str	r3, [r7, #28]
 8007d7c:	e004      	b.n	8007d88 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	68ba      	ldr	r2, [r7, #8]
 8007d82:	fb02 f303 	mul.w	r3, r2, r3
 8007d86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	3348      	adds	r3, #72	; 0x48
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f002 f8b5 	bl	8009efc <pvPortMalloc>
 8007d92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007d94:	69bb      	ldr	r3, [r7, #24]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d011      	beq.n	8007dbe <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	3348      	adds	r3, #72	; 0x48
 8007da2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007dac:	79fa      	ldrb	r2, [r7, #7]
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	9300      	str	r3, [sp, #0]
 8007db2:	4613      	mov	r3, r2
 8007db4:	697a      	ldr	r2, [r7, #20]
 8007db6:	68b9      	ldr	r1, [r7, #8]
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	f000 f805 	bl	8007dc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007dbe:	69bb      	ldr	r3, [r7, #24]
	}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3720      	adds	r7, #32
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	607a      	str	r2, [r7, #4]
 8007dd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d103      	bne.n	8007de4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	69ba      	ldr	r2, [r7, #24]
 8007de0:	601a      	str	r2, [r3, #0]
 8007de2:	e002      	b.n	8007dea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	68ba      	ldr	r2, [r7, #8]
 8007df4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007df6:	2101      	movs	r1, #1
 8007df8:	69b8      	ldr	r0, [r7, #24]
 8007dfa:	f7ff febd 	bl	8007b78 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007dfe:	bf00      	nop
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b082      	sub	sp, #8
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d00e      	beq.n	8007e32 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007e26:	2300      	movs	r3, #0
 8007e28:	2200      	movs	r2, #0
 8007e2a:	2100      	movs	r1, #0
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f000 f837 	bl	8007ea0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007e32:	bf00      	nop
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}

08007e3a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007e3a:	b580      	push	{r7, lr}
 8007e3c:	b086      	sub	sp, #24
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	4603      	mov	r3, r0
 8007e42:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007e44:	2301      	movs	r3, #1
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	2300      	movs	r3, #0
 8007e4a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007e4c:	79fb      	ldrb	r3, [r7, #7]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	6939      	ldr	r1, [r7, #16]
 8007e52:	6978      	ldr	r0, [r7, #20]
 8007e54:	f7ff ff77 	bl	8007d46 <xQueueGenericCreate>
 8007e58:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	f7ff ffd3 	bl	8007e06 <prvInitialiseMutex>

		return xNewQueue;
 8007e60:	68fb      	ldr	r3, [r7, #12]
	}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3718      	adds	r7, #24
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b088      	sub	sp, #32
 8007e6e:	af02      	add	r7, sp, #8
 8007e70:	4603      	mov	r3, r0
 8007e72:	6039      	str	r1, [r7, #0]
 8007e74:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007e76:	2301      	movs	r3, #1
 8007e78:	617b      	str	r3, [r7, #20]
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007e7e:	79fb      	ldrb	r3, [r7, #7]
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	2200      	movs	r2, #0
 8007e86:	6939      	ldr	r1, [r7, #16]
 8007e88:	6978      	ldr	r0, [r7, #20]
 8007e8a:	f7ff fedf 	bl	8007c4c <xQueueGenericCreateStatic>
 8007e8e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f7ff ffb8 	bl	8007e06 <prvInitialiseMutex>

		return xNewQueue;
 8007e96:	68fb      	ldr	r3, [r7, #12]
	}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3718      	adds	r7, #24
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b08e      	sub	sp, #56	; 0x38
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
 8007eac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d10b      	bne.n	8007ed4 <xQueueGenericSend+0x34>
 8007ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec0:	b672      	cpsid	i
 8007ec2:	f383 8811 	msr	BASEPRI, r3
 8007ec6:	f3bf 8f6f 	isb	sy
 8007eca:	f3bf 8f4f 	dsb	sy
 8007ece:	b662      	cpsie	i
 8007ed0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ed2:	e7fe      	b.n	8007ed2 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d103      	bne.n	8007ee2 <xQueueGenericSend+0x42>
 8007eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d101      	bne.n	8007ee6 <xQueueGenericSend+0x46>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e000      	b.n	8007ee8 <xQueueGenericSend+0x48>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10b      	bne.n	8007f04 <xQueueGenericSend+0x64>
 8007eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef0:	b672      	cpsid	i
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	b662      	cpsie	i
 8007f00:	627b      	str	r3, [r7, #36]	; 0x24
 8007f02:	e7fe      	b.n	8007f02 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d103      	bne.n	8007f12 <xQueueGenericSend+0x72>
 8007f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d101      	bne.n	8007f16 <xQueueGenericSend+0x76>
 8007f12:	2301      	movs	r3, #1
 8007f14:	e000      	b.n	8007f18 <xQueueGenericSend+0x78>
 8007f16:	2300      	movs	r3, #0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10b      	bne.n	8007f34 <xQueueGenericSend+0x94>
 8007f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f20:	b672      	cpsid	i
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	b662      	cpsie	i
 8007f30:	623b      	str	r3, [r7, #32]
 8007f32:	e7fe      	b.n	8007f32 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f34:	f001 fb78 	bl	8009628 <xTaskGetSchedulerState>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d102      	bne.n	8007f44 <xQueueGenericSend+0xa4>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <xQueueGenericSend+0xa8>
 8007f44:	2301      	movs	r3, #1
 8007f46:	e000      	b.n	8007f4a <xQueueGenericSend+0xaa>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10b      	bne.n	8007f66 <xQueueGenericSend+0xc6>
 8007f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f52:	b672      	cpsid	i
 8007f54:	f383 8811 	msr	BASEPRI, r3
 8007f58:	f3bf 8f6f 	isb	sy
 8007f5c:	f3bf 8f4f 	dsb	sy
 8007f60:	b662      	cpsie	i
 8007f62:	61fb      	str	r3, [r7, #28]
 8007f64:	e7fe      	b.n	8007f64 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f66:	f001 fea7 	bl	8009cb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d302      	bcc.n	8007f7c <xQueueGenericSend+0xdc>
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	d129      	bne.n	8007fd0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f7c:	683a      	ldr	r2, [r7, #0]
 8007f7e:	68b9      	ldr	r1, [r7, #8]
 8007f80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f82:	f000 fc4a 	bl	800881a <prvCopyDataToQueue>
 8007f86:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d010      	beq.n	8007fb2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f92:	3324      	adds	r3, #36	; 0x24
 8007f94:	4618      	mov	r0, r3
 8007f96:	f001 f989 	bl	80092ac <xTaskRemoveFromEventList>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d013      	beq.n	8007fc8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007fa0:	4b3f      	ldr	r3, [pc, #252]	; (80080a0 <xQueueGenericSend+0x200>)
 8007fa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fa6:	601a      	str	r2, [r3, #0]
 8007fa8:	f3bf 8f4f 	dsb	sy
 8007fac:	f3bf 8f6f 	isb	sy
 8007fb0:	e00a      	b.n	8007fc8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d007      	beq.n	8007fc8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007fb8:	4b39      	ldr	r3, [pc, #228]	; (80080a0 <xQueueGenericSend+0x200>)
 8007fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fbe:	601a      	str	r2, [r3, #0]
 8007fc0:	f3bf 8f4f 	dsb	sy
 8007fc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007fc8:	f001 fea8 	bl	8009d1c <vPortExitCritical>
				return pdPASS;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e063      	b.n	8008098 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d103      	bne.n	8007fde <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007fd6:	f001 fea1 	bl	8009d1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	e05c      	b.n	8008098 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d106      	bne.n	8007ff2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007fe4:	f107 0314 	add.w	r3, r7, #20
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f001 f9c3 	bl	8009374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ff2:	f001 fe93 	bl	8009d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ff6:	f000 ff4f 	bl	8008e98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ffa:	f001 fe5d 	bl	8009cb8 <vPortEnterCritical>
 8007ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008000:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008004:	b25b      	sxtb	r3, r3
 8008006:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800800a:	d103      	bne.n	8008014 <xQueueGenericSend+0x174>
 800800c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800800e:	2200      	movs	r2, #0
 8008010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008016:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800801a:	b25b      	sxtb	r3, r3
 800801c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008020:	d103      	bne.n	800802a <xQueueGenericSend+0x18a>
 8008022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008024:	2200      	movs	r2, #0
 8008026:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800802a:	f001 fe77 	bl	8009d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800802e:	1d3a      	adds	r2, r7, #4
 8008030:	f107 0314 	add.w	r3, r7, #20
 8008034:	4611      	mov	r1, r2
 8008036:	4618      	mov	r0, r3
 8008038:	f001 f9b2 	bl	80093a0 <xTaskCheckForTimeOut>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d124      	bne.n	800808c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008042:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008044:	f000 fce1 	bl	8008a0a <prvIsQueueFull>
 8008048:	4603      	mov	r3, r0
 800804a:	2b00      	cmp	r3, #0
 800804c:	d018      	beq.n	8008080 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800804e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008050:	3310      	adds	r3, #16
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	4611      	mov	r1, r2
 8008056:	4618      	mov	r0, r3
 8008058:	f001 f902 	bl	8009260 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800805c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800805e:	f000 fc6c 	bl	800893a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008062:	f000 ff27 	bl	8008eb4 <xTaskResumeAll>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	f47f af7c 	bne.w	8007f66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800806e:	4b0c      	ldr	r3, [pc, #48]	; (80080a0 <xQueueGenericSend+0x200>)
 8008070:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008074:	601a      	str	r2, [r3, #0]
 8008076:	f3bf 8f4f 	dsb	sy
 800807a:	f3bf 8f6f 	isb	sy
 800807e:	e772      	b.n	8007f66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008080:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008082:	f000 fc5a 	bl	800893a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008086:	f000 ff15 	bl	8008eb4 <xTaskResumeAll>
 800808a:	e76c      	b.n	8007f66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800808c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800808e:	f000 fc54 	bl	800893a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008092:	f000 ff0f 	bl	8008eb4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008096:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008098:	4618      	mov	r0, r3
 800809a:	3738      	adds	r7, #56	; 0x38
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	e000ed04 	.word	0xe000ed04

080080a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08e      	sub	sp, #56	; 0x38
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	607a      	str	r2, [r7, #4]
 80080b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80080b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d10b      	bne.n	80080d4 <xQueueGenericSendFromISR+0x30>
 80080bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c0:	b672      	cpsid	i
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	b662      	cpsie	i
 80080d0:	627b      	str	r3, [r7, #36]	; 0x24
 80080d2:	e7fe      	b.n	80080d2 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d103      	bne.n	80080e2 <xQueueGenericSendFromISR+0x3e>
 80080da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <xQueueGenericSendFromISR+0x42>
 80080e2:	2301      	movs	r3, #1
 80080e4:	e000      	b.n	80080e8 <xQueueGenericSendFromISR+0x44>
 80080e6:	2300      	movs	r3, #0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d10b      	bne.n	8008104 <xQueueGenericSendFromISR+0x60>
 80080ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f0:	b672      	cpsid	i
 80080f2:	f383 8811 	msr	BASEPRI, r3
 80080f6:	f3bf 8f6f 	isb	sy
 80080fa:	f3bf 8f4f 	dsb	sy
 80080fe:	b662      	cpsie	i
 8008100:	623b      	str	r3, [r7, #32]
 8008102:	e7fe      	b.n	8008102 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	2b02      	cmp	r3, #2
 8008108:	d103      	bne.n	8008112 <xQueueGenericSendFromISR+0x6e>
 800810a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800810e:	2b01      	cmp	r3, #1
 8008110:	d101      	bne.n	8008116 <xQueueGenericSendFromISR+0x72>
 8008112:	2301      	movs	r3, #1
 8008114:	e000      	b.n	8008118 <xQueueGenericSendFromISR+0x74>
 8008116:	2300      	movs	r3, #0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10b      	bne.n	8008134 <xQueueGenericSendFromISR+0x90>
 800811c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008120:	b672      	cpsid	i
 8008122:	f383 8811 	msr	BASEPRI, r3
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	b662      	cpsie	i
 8008130:	61fb      	str	r3, [r7, #28]
 8008132:	e7fe      	b.n	8008132 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008134:	f001 fea0 	bl	8009e78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008138:	f3ef 8211 	mrs	r2, BASEPRI
 800813c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008140:	b672      	cpsid	i
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	b662      	cpsie	i
 8008150:	61ba      	str	r2, [r7, #24]
 8008152:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008154:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008156:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800815a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800815c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800815e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008160:	429a      	cmp	r2, r3
 8008162:	d302      	bcc.n	800816a <xQueueGenericSendFromISR+0xc6>
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	2b02      	cmp	r3, #2
 8008168:	d12c      	bne.n	80081c4 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800816a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800816c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008170:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008174:	683a      	ldr	r2, [r7, #0]
 8008176:	68b9      	ldr	r1, [r7, #8]
 8008178:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800817a:	f000 fb4e 	bl	800881a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800817e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008182:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008186:	d112      	bne.n	80081ae <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800818a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818c:	2b00      	cmp	r3, #0
 800818e:	d016      	beq.n	80081be <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008192:	3324      	adds	r3, #36	; 0x24
 8008194:	4618      	mov	r0, r3
 8008196:	f001 f889 	bl	80092ac <xTaskRemoveFromEventList>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00e      	beq.n	80081be <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00b      	beq.n	80081be <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	601a      	str	r2, [r3, #0]
 80081ac:	e007      	b.n	80081be <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80081ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80081b2:	3301      	adds	r3, #1
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	b25a      	sxtb	r2, r3
 80081b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80081be:	2301      	movs	r3, #1
 80081c0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80081c2:	e001      	b.n	80081c8 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80081c4:	2300      	movs	r3, #0
 80081c6:	637b      	str	r3, [r7, #52]	; 0x34
 80081c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ca:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80081d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3738      	adds	r7, #56	; 0x38
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b08e      	sub	sp, #56	; 0x38
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80081ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d10b      	bne.n	8008208 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80081f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f4:	b672      	cpsid	i
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	b662      	cpsie	i
 8008204:	623b      	str	r3, [r7, #32]
 8008206:	e7fe      	b.n	8008206 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800820a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820c:	2b00      	cmp	r3, #0
 800820e:	d00b      	beq.n	8008228 <xQueueGiveFromISR+0x4c>
 8008210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008214:	b672      	cpsid	i
 8008216:	f383 8811 	msr	BASEPRI, r3
 800821a:	f3bf 8f6f 	isb	sy
 800821e:	f3bf 8f4f 	dsb	sy
 8008222:	b662      	cpsie	i
 8008224:	61fb      	str	r3, [r7, #28]
 8008226:	e7fe      	b.n	8008226 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d103      	bne.n	8008238 <xQueueGiveFromISR+0x5c>
 8008230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d101      	bne.n	800823c <xQueueGiveFromISR+0x60>
 8008238:	2301      	movs	r3, #1
 800823a:	e000      	b.n	800823e <xQueueGiveFromISR+0x62>
 800823c:	2300      	movs	r3, #0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d10b      	bne.n	800825a <xQueueGiveFromISR+0x7e>
 8008242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008246:	b672      	cpsid	i
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	b662      	cpsie	i
 8008256:	61bb      	str	r3, [r7, #24]
 8008258:	e7fe      	b.n	8008258 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800825a:	f001 fe0d 	bl	8009e78 <vPortValidateInterruptPriority>
	__asm volatile
 800825e:	f3ef 8211 	mrs	r2, BASEPRI
 8008262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008266:	b672      	cpsid	i
 8008268:	f383 8811 	msr	BASEPRI, r3
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	b662      	cpsie	i
 8008276:	617a      	str	r2, [r7, #20]
 8008278:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800827a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800827c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800827e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008282:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008288:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800828a:	429a      	cmp	r2, r3
 800828c:	d22b      	bcs.n	80082e6 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800828e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008290:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800829a:	1c5a      	adds	r2, r3, #1
 800829c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800829e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80082a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80082a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80082a8:	d112      	bne.n	80082d0 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d016      	beq.n	80082e0 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082b4:	3324      	adds	r3, #36	; 0x24
 80082b6:	4618      	mov	r0, r3
 80082b8:	f000 fff8 	bl	80092ac <xTaskRemoveFromEventList>
 80082bc:	4603      	mov	r3, r0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00e      	beq.n	80082e0 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00b      	beq.n	80082e0 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	2201      	movs	r2, #1
 80082cc:	601a      	str	r2, [r3, #0]
 80082ce:	e007      	b.n	80082e0 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80082d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80082d4:	3301      	adds	r3, #1
 80082d6:	b2db      	uxtb	r3, r3
 80082d8:	b25a      	sxtb	r2, r3
 80082da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80082e0:	2301      	movs	r3, #1
 80082e2:	637b      	str	r3, [r7, #52]	; 0x34
 80082e4:	e001      	b.n	80082ea <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80082e6:	2300      	movs	r3, #0
 80082e8:	637b      	str	r3, [r7, #52]	; 0x34
 80082ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ec:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80082f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3738      	adds	r7, #56	; 0x38
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
	...

08008300 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b08c      	sub	sp, #48	; 0x30
 8008304:	af00      	add	r7, sp, #0
 8008306:	60f8      	str	r0, [r7, #12]
 8008308:	60b9      	str	r1, [r7, #8]
 800830a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800830c:	2300      	movs	r3, #0
 800830e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008316:	2b00      	cmp	r3, #0
 8008318:	d10b      	bne.n	8008332 <xQueueReceive+0x32>
	__asm volatile
 800831a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831e:	b672      	cpsid	i
 8008320:	f383 8811 	msr	BASEPRI, r3
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	b662      	cpsie	i
 800832e:	623b      	str	r3, [r7, #32]
 8008330:	e7fe      	b.n	8008330 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d103      	bne.n	8008340 <xQueueReceive+0x40>
 8008338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800833c:	2b00      	cmp	r3, #0
 800833e:	d101      	bne.n	8008344 <xQueueReceive+0x44>
 8008340:	2301      	movs	r3, #1
 8008342:	e000      	b.n	8008346 <xQueueReceive+0x46>
 8008344:	2300      	movs	r3, #0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d10b      	bne.n	8008362 <xQueueReceive+0x62>
 800834a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800834e:	b672      	cpsid	i
 8008350:	f383 8811 	msr	BASEPRI, r3
 8008354:	f3bf 8f6f 	isb	sy
 8008358:	f3bf 8f4f 	dsb	sy
 800835c:	b662      	cpsie	i
 800835e:	61fb      	str	r3, [r7, #28]
 8008360:	e7fe      	b.n	8008360 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008362:	f001 f961 	bl	8009628 <xTaskGetSchedulerState>
 8008366:	4603      	mov	r3, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	d102      	bne.n	8008372 <xQueueReceive+0x72>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d101      	bne.n	8008376 <xQueueReceive+0x76>
 8008372:	2301      	movs	r3, #1
 8008374:	e000      	b.n	8008378 <xQueueReceive+0x78>
 8008376:	2300      	movs	r3, #0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10b      	bne.n	8008394 <xQueueReceive+0x94>
 800837c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008380:	b672      	cpsid	i
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	b662      	cpsie	i
 8008390:	61bb      	str	r3, [r7, #24]
 8008392:	e7fe      	b.n	8008392 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008394:	f001 fc90 	bl	8009cb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800839a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800839c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800839e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d01f      	beq.n	80083e4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80083a4:	68b9      	ldr	r1, [r7, #8]
 80083a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083a8:	f000 faa1 	bl	80088ee <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80083ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ae:	1e5a      	subs	r2, r3, #1
 80083b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b6:	691b      	ldr	r3, [r3, #16]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d00f      	beq.n	80083dc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083be:	3310      	adds	r3, #16
 80083c0:	4618      	mov	r0, r3
 80083c2:	f000 ff73 	bl	80092ac <xTaskRemoveFromEventList>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d007      	beq.n	80083dc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80083cc:	4b3c      	ldr	r3, [pc, #240]	; (80084c0 <xQueueReceive+0x1c0>)
 80083ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80083dc:	f001 fc9e 	bl	8009d1c <vPortExitCritical>
				return pdPASS;
 80083e0:	2301      	movs	r3, #1
 80083e2:	e069      	b.n	80084b8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d103      	bne.n	80083f2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80083ea:	f001 fc97 	bl	8009d1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80083ee:	2300      	movs	r3, #0
 80083f0:	e062      	b.n	80084b8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80083f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d106      	bne.n	8008406 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80083f8:	f107 0310 	add.w	r3, r7, #16
 80083fc:	4618      	mov	r0, r3
 80083fe:	f000 ffb9 	bl	8009374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008402:	2301      	movs	r3, #1
 8008404:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008406:	f001 fc89 	bl	8009d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800840a:	f000 fd45 	bl	8008e98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800840e:	f001 fc53 	bl	8009cb8 <vPortEnterCritical>
 8008412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008414:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008418:	b25b      	sxtb	r3, r3
 800841a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800841e:	d103      	bne.n	8008428 <xQueueReceive+0x128>
 8008420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008422:	2200      	movs	r2, #0
 8008424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800842e:	b25b      	sxtb	r3, r3
 8008430:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008434:	d103      	bne.n	800843e <xQueueReceive+0x13e>
 8008436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008438:	2200      	movs	r2, #0
 800843a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800843e:	f001 fc6d 	bl	8009d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008442:	1d3a      	adds	r2, r7, #4
 8008444:	f107 0310 	add.w	r3, r7, #16
 8008448:	4611      	mov	r1, r2
 800844a:	4618      	mov	r0, r3
 800844c:	f000 ffa8 	bl	80093a0 <xTaskCheckForTimeOut>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d123      	bne.n	800849e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008456:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008458:	f000 fac1 	bl	80089de <prvIsQueueEmpty>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d017      	beq.n	8008492 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008464:	3324      	adds	r3, #36	; 0x24
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	4611      	mov	r1, r2
 800846a:	4618      	mov	r0, r3
 800846c:	f000 fef8 	bl	8009260 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008470:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008472:	f000 fa62 	bl	800893a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008476:	f000 fd1d 	bl	8008eb4 <xTaskResumeAll>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d189      	bne.n	8008394 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008480:	4b0f      	ldr	r3, [pc, #60]	; (80084c0 <xQueueReceive+0x1c0>)
 8008482:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008486:	601a      	str	r2, [r3, #0]
 8008488:	f3bf 8f4f 	dsb	sy
 800848c:	f3bf 8f6f 	isb	sy
 8008490:	e780      	b.n	8008394 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008492:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008494:	f000 fa51 	bl	800893a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008498:	f000 fd0c 	bl	8008eb4 <xTaskResumeAll>
 800849c:	e77a      	b.n	8008394 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800849e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084a0:	f000 fa4b 	bl	800893a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084a4:	f000 fd06 	bl	8008eb4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80084a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084aa:	f000 fa98 	bl	80089de <prvIsQueueEmpty>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f43f af6f 	beq.w	8008394 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80084b6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3730      	adds	r7, #48	; 0x30
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}
 80084c0:	e000ed04 	.word	0xe000ed04

080084c4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b08e      	sub	sp, #56	; 0x38
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80084ce:	2300      	movs	r3, #0
 80084d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80084d6:	2300      	movs	r3, #0
 80084d8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80084da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10b      	bne.n	80084f8 <xQueueSemaphoreTake+0x34>
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	b672      	cpsid	i
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	b662      	cpsie	i
 80084f4:	623b      	str	r3, [r7, #32]
 80084f6:	e7fe      	b.n	80084f6 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80084f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00b      	beq.n	8008518 <xQueueSemaphoreTake+0x54>
 8008500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008504:	b672      	cpsid	i
 8008506:	f383 8811 	msr	BASEPRI, r3
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	b662      	cpsie	i
 8008514:	61fb      	str	r3, [r7, #28]
 8008516:	e7fe      	b.n	8008516 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008518:	f001 f886 	bl	8009628 <xTaskGetSchedulerState>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d102      	bne.n	8008528 <xQueueSemaphoreTake+0x64>
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d101      	bne.n	800852c <xQueueSemaphoreTake+0x68>
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <xQueueSemaphoreTake+0x6a>
 800852c:	2300      	movs	r3, #0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10b      	bne.n	800854a <xQueueSemaphoreTake+0x86>
 8008532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008536:	b672      	cpsid	i
 8008538:	f383 8811 	msr	BASEPRI, r3
 800853c:	f3bf 8f6f 	isb	sy
 8008540:	f3bf 8f4f 	dsb	sy
 8008544:	b662      	cpsie	i
 8008546:	61bb      	str	r3, [r7, #24]
 8008548:	e7fe      	b.n	8008548 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800854a:	f001 fbb5 	bl	8009cb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800854e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008552:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008556:	2b00      	cmp	r3, #0
 8008558:	d024      	beq.n	80085a4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800855a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800855c:	1e5a      	subs	r2, r3, #1
 800855e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008560:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d104      	bne.n	8008574 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800856a:	f001 fa1f 	bl	80099ac <pvTaskIncrementMutexHeldCount>
 800856e:	4602      	mov	r2, r0
 8008570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008572:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d00f      	beq.n	800859c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800857c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800857e:	3310      	adds	r3, #16
 8008580:	4618      	mov	r0, r3
 8008582:	f000 fe93 	bl	80092ac <xTaskRemoveFromEventList>
 8008586:	4603      	mov	r3, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	d007      	beq.n	800859c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800858c:	4b54      	ldr	r3, [pc, #336]	; (80086e0 <xQueueSemaphoreTake+0x21c>)
 800858e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	f3bf 8f4f 	dsb	sy
 8008598:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800859c:	f001 fbbe 	bl	8009d1c <vPortExitCritical>
				return pdPASS;
 80085a0:	2301      	movs	r3, #1
 80085a2:	e098      	b.n	80086d6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d112      	bne.n	80085d0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80085aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d00b      	beq.n	80085c8 <xQueueSemaphoreTake+0x104>
 80085b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b4:	b672      	cpsid	i
 80085b6:	f383 8811 	msr	BASEPRI, r3
 80085ba:	f3bf 8f6f 	isb	sy
 80085be:	f3bf 8f4f 	dsb	sy
 80085c2:	b662      	cpsie	i
 80085c4:	617b      	str	r3, [r7, #20]
 80085c6:	e7fe      	b.n	80085c6 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80085c8:	f001 fba8 	bl	8009d1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085cc:	2300      	movs	r3, #0
 80085ce:	e082      	b.n	80086d6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d106      	bne.n	80085e4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085d6:	f107 030c 	add.w	r3, r7, #12
 80085da:	4618      	mov	r0, r3
 80085dc:	f000 feca 	bl	8009374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085e0:	2301      	movs	r3, #1
 80085e2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085e4:	f001 fb9a 	bl	8009d1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085e8:	f000 fc56 	bl	8008e98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085ec:	f001 fb64 	bl	8009cb8 <vPortEnterCritical>
 80085f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085f6:	b25b      	sxtb	r3, r3
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085fc:	d103      	bne.n	8008606 <xQueueSemaphoreTake+0x142>
 80085fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008608:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800860c:	b25b      	sxtb	r3, r3
 800860e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008612:	d103      	bne.n	800861c <xQueueSemaphoreTake+0x158>
 8008614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008616:	2200      	movs	r2, #0
 8008618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800861c:	f001 fb7e 	bl	8009d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008620:	463a      	mov	r2, r7
 8008622:	f107 030c 	add.w	r3, r7, #12
 8008626:	4611      	mov	r1, r2
 8008628:	4618      	mov	r0, r3
 800862a:	f000 feb9 	bl	80093a0 <xTaskCheckForTimeOut>
 800862e:	4603      	mov	r3, r0
 8008630:	2b00      	cmp	r3, #0
 8008632:	d132      	bne.n	800869a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008634:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008636:	f000 f9d2 	bl	80089de <prvIsQueueEmpty>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d026      	beq.n	800868e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d109      	bne.n	800865c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008648:	f001 fb36 	bl	8009cb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800864c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	4618      	mov	r0, r3
 8008652:	f001 f807 	bl	8009664 <xTaskPriorityInherit>
 8008656:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008658:	f001 fb60 	bl	8009d1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800865c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800865e:	3324      	adds	r3, #36	; 0x24
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	4611      	mov	r1, r2
 8008664:	4618      	mov	r0, r3
 8008666:	f000 fdfb 	bl	8009260 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800866a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800866c:	f000 f965 	bl	800893a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008670:	f000 fc20 	bl	8008eb4 <xTaskResumeAll>
 8008674:	4603      	mov	r3, r0
 8008676:	2b00      	cmp	r3, #0
 8008678:	f47f af67 	bne.w	800854a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800867c:	4b18      	ldr	r3, [pc, #96]	; (80086e0 <xQueueSemaphoreTake+0x21c>)
 800867e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008682:	601a      	str	r2, [r3, #0]
 8008684:	f3bf 8f4f 	dsb	sy
 8008688:	f3bf 8f6f 	isb	sy
 800868c:	e75d      	b.n	800854a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800868e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008690:	f000 f953 	bl	800893a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008694:	f000 fc0e 	bl	8008eb4 <xTaskResumeAll>
 8008698:	e757      	b.n	800854a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800869a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800869c:	f000 f94d 	bl	800893a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80086a0:	f000 fc08 	bl	8008eb4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80086a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80086a6:	f000 f99a 	bl	80089de <prvIsQueueEmpty>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f43f af4c 	beq.w	800854a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80086b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00d      	beq.n	80086d4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80086b8:	f001 fafe 	bl	8009cb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80086bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80086be:	f000 f894 	bl	80087ea <prvGetDisinheritPriorityAfterTimeout>
 80086c2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80086c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80086ca:	4618      	mov	r0, r3
 80086cc:	f001 f8d2 	bl	8009874 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80086d0:	f001 fb24 	bl	8009d1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80086d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3738      	adds	r7, #56	; 0x38
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	e000ed04 	.word	0xe000ed04

080086e4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b08e      	sub	sp, #56	; 0x38
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80086f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10b      	bne.n	8008712 <xQueueReceiveFromISR+0x2e>
 80086fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fe:	b672      	cpsid	i
 8008700:	f383 8811 	msr	BASEPRI, r3
 8008704:	f3bf 8f6f 	isb	sy
 8008708:	f3bf 8f4f 	dsb	sy
 800870c:	b662      	cpsie	i
 800870e:	623b      	str	r3, [r7, #32]
 8008710:	e7fe      	b.n	8008710 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d103      	bne.n	8008720 <xQueueReceiveFromISR+0x3c>
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <xQueueReceiveFromISR+0x40>
 8008720:	2301      	movs	r3, #1
 8008722:	e000      	b.n	8008726 <xQueueReceiveFromISR+0x42>
 8008724:	2300      	movs	r3, #0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d10b      	bne.n	8008742 <xQueueReceiveFromISR+0x5e>
 800872a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800872e:	b672      	cpsid	i
 8008730:	f383 8811 	msr	BASEPRI, r3
 8008734:	f3bf 8f6f 	isb	sy
 8008738:	f3bf 8f4f 	dsb	sy
 800873c:	b662      	cpsie	i
 800873e:	61fb      	str	r3, [r7, #28]
 8008740:	e7fe      	b.n	8008740 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008742:	f001 fb99 	bl	8009e78 <vPortValidateInterruptPriority>
	__asm volatile
 8008746:	f3ef 8211 	mrs	r2, BASEPRI
 800874a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874e:	b672      	cpsid	i
 8008750:	f383 8811 	msr	BASEPRI, r3
 8008754:	f3bf 8f6f 	isb	sy
 8008758:	f3bf 8f4f 	dsb	sy
 800875c:	b662      	cpsie	i
 800875e:	61ba      	str	r2, [r7, #24]
 8008760:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008762:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008764:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800876a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800876c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800876e:	2b00      	cmp	r3, #0
 8008770:	d02f      	beq.n	80087d2 <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800877c:	68b9      	ldr	r1, [r7, #8]
 800877e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008780:	f000 f8b5 	bl	80088ee <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008786:	1e5a      	subs	r2, r3, #1
 8008788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800878c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008790:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008794:	d112      	bne.n	80087bc <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d016      	beq.n	80087cc <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800879e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a0:	3310      	adds	r3, #16
 80087a2:	4618      	mov	r0, r3
 80087a4:	f000 fd82 	bl	80092ac <xTaskRemoveFromEventList>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00e      	beq.n	80087cc <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00b      	beq.n	80087cc <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	601a      	str	r2, [r3, #0]
 80087ba:	e007      	b.n	80087cc <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80087bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80087c0:	3301      	adds	r3, #1
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	b25a      	sxtb	r2, r3
 80087c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80087cc:	2301      	movs	r3, #1
 80087ce:	637b      	str	r3, [r7, #52]	; 0x34
 80087d0:	e001      	b.n	80087d6 <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 80087d2:	2300      	movs	r3, #0
 80087d4:	637b      	str	r3, [r7, #52]	; 0x34
 80087d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80087e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3738      	adds	r7, #56	; 0x38
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}

080087ea <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80087ea:	b480      	push	{r7}
 80087ec:	b085      	sub	sp, #20
 80087ee:	af00      	add	r7, sp, #0
 80087f0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d006      	beq.n	8008808 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f1c3 0307 	rsb	r3, r3, #7
 8008804:	60fb      	str	r3, [r7, #12]
 8008806:	e001      	b.n	800880c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008808:	2300      	movs	r3, #0
 800880a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800880c:	68fb      	ldr	r3, [r7, #12]
	}
 800880e:	4618      	mov	r0, r3
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr

0800881a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b086      	sub	sp, #24
 800881e:	af00      	add	r7, sp, #0
 8008820:	60f8      	str	r0, [r7, #12]
 8008822:	60b9      	str	r1, [r7, #8]
 8008824:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008826:	2300      	movs	r3, #0
 8008828:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800882e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008834:	2b00      	cmp	r3, #0
 8008836:	d10d      	bne.n	8008854 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d14d      	bne.n	80088dc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	4618      	mov	r0, r3
 8008846:	f000 ff8d 	bl	8009764 <xTaskPriorityDisinherit>
 800884a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2200      	movs	r2, #0
 8008850:	609a      	str	r2, [r3, #8]
 8008852:	e043      	b.n	80088dc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d119      	bne.n	800888e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6858      	ldr	r0, [r3, #4]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008862:	461a      	mov	r2, r3
 8008864:	68b9      	ldr	r1, [r7, #8]
 8008866:	f00d faf2 	bl	8015e4e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	685a      	ldr	r2, [r3, #4]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008872:	441a      	add	r2, r3
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	685a      	ldr	r2, [r3, #4]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	429a      	cmp	r2, r3
 8008882:	d32b      	bcc.n	80088dc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	605a      	str	r2, [r3, #4]
 800888c:	e026      	b.n	80088dc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	68d8      	ldr	r0, [r3, #12]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008896:	461a      	mov	r2, r3
 8008898:	68b9      	ldr	r1, [r7, #8]
 800889a:	f00d fad8 	bl	8015e4e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	68da      	ldr	r2, [r3, #12]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a6:	425b      	negs	r3, r3
 80088a8:	441a      	add	r2, r3
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	68da      	ldr	r2, [r3, #12]
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d207      	bcs.n	80088ca <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	689a      	ldr	r2, [r3, #8]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c2:	425b      	negs	r3, r3
 80088c4:	441a      	add	r2, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b02      	cmp	r3, #2
 80088ce:	d105      	bne.n	80088dc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d002      	beq.n	80088dc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	3b01      	subs	r3, #1
 80088da:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	1c5a      	adds	r2, r3, #1
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80088e4:	697b      	ldr	r3, [r7, #20]
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3718      	adds	r7, #24
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}

080088ee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80088ee:	b580      	push	{r7, lr}
 80088f0:	b082      	sub	sp, #8
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
 80088f6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d018      	beq.n	8008932 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	68da      	ldr	r2, [r3, #12]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008908:	441a      	add	r2, r3
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	68da      	ldr	r2, [r3, #12]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	429a      	cmp	r2, r3
 8008918:	d303      	bcc.n	8008922 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	68d9      	ldr	r1, [r3, #12]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800892a:	461a      	mov	r2, r3
 800892c:	6838      	ldr	r0, [r7, #0]
 800892e:	f00d fa8e 	bl	8015e4e <memcpy>
	}
}
 8008932:	bf00      	nop
 8008934:	3708      	adds	r7, #8
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b084      	sub	sp, #16
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008942:	f001 f9b9 	bl	8009cb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800894c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800894e:	e011      	b.n	8008974 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008954:	2b00      	cmp	r3, #0
 8008956:	d012      	beq.n	800897e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	3324      	adds	r3, #36	; 0x24
 800895c:	4618      	mov	r0, r3
 800895e:	f000 fca5 	bl	80092ac <xTaskRemoveFromEventList>
 8008962:	4603      	mov	r3, r0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d001      	beq.n	800896c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008968:	f000 fd7e 	bl	8009468 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800896c:	7bfb      	ldrb	r3, [r7, #15]
 800896e:	3b01      	subs	r3, #1
 8008970:	b2db      	uxtb	r3, r3
 8008972:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008974:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008978:	2b00      	cmp	r3, #0
 800897a:	dce9      	bgt.n	8008950 <prvUnlockQueue+0x16>
 800897c:	e000      	b.n	8008980 <prvUnlockQueue+0x46>
					break;
 800897e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	22ff      	movs	r2, #255	; 0xff
 8008984:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008988:	f001 f9c8 	bl	8009d1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800898c:	f001 f994 	bl	8009cb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008996:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008998:	e011      	b.n	80089be <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	691b      	ldr	r3, [r3, #16]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d012      	beq.n	80089c8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	3310      	adds	r3, #16
 80089a6:	4618      	mov	r0, r3
 80089a8:	f000 fc80 	bl	80092ac <xTaskRemoveFromEventList>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d001      	beq.n	80089b6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80089b2:	f000 fd59 	bl	8009468 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80089b6:	7bbb      	ldrb	r3, [r7, #14]
 80089b8:	3b01      	subs	r3, #1
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80089be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	dce9      	bgt.n	800899a <prvUnlockQueue+0x60>
 80089c6:	e000      	b.n	80089ca <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80089c8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	22ff      	movs	r2, #255	; 0xff
 80089ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80089d2:	f001 f9a3 	bl	8009d1c <vPortExitCritical>
}
 80089d6:	bf00      	nop
 80089d8:	3710      	adds	r7, #16
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}

080089de <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b084      	sub	sp, #16
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80089e6:	f001 f967 	bl	8009cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d102      	bne.n	80089f8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80089f2:	2301      	movs	r3, #1
 80089f4:	60fb      	str	r3, [r7, #12]
 80089f6:	e001      	b.n	80089fc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80089f8:	2300      	movs	r3, #0
 80089fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80089fc:	f001 f98e 	bl	8009d1c <vPortExitCritical>

	return xReturn;
 8008a00:	68fb      	ldr	r3, [r7, #12]
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3710      	adds	r7, #16
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}

08008a0a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b084      	sub	sp, #16
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a12:	f001 f951 	bl	8009cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d102      	bne.n	8008a28 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008a22:	2301      	movs	r3, #1
 8008a24:	60fb      	str	r3, [r7, #12]
 8008a26:	e001      	b.n	8008a2c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a2c:	f001 f976 	bl	8009d1c <vPortExitCritical>

	return xReturn;
 8008a30:	68fb      	ldr	r3, [r7, #12]
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3710      	adds	r7, #16
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}

08008a3a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a3a:	b580      	push	{r7, lr}
 8008a3c:	b08e      	sub	sp, #56	; 0x38
 8008a3e:	af04      	add	r7, sp, #16
 8008a40:	60f8      	str	r0, [r7, #12]
 8008a42:	60b9      	str	r1, [r7, #8]
 8008a44:	607a      	str	r2, [r7, #4]
 8008a46:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10b      	bne.n	8008a66 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a52:	b672      	cpsid	i
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	b662      	cpsie	i
 8008a62:	623b      	str	r3, [r7, #32]
 8008a64:	e7fe      	b.n	8008a64 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8008a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d10b      	bne.n	8008a84 <xTaskCreateStatic+0x4a>
 8008a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a70:	b672      	cpsid	i
 8008a72:	f383 8811 	msr	BASEPRI, r3
 8008a76:	f3bf 8f6f 	isb	sy
 8008a7a:	f3bf 8f4f 	dsb	sy
 8008a7e:	b662      	cpsie	i
 8008a80:	61fb      	str	r3, [r7, #28]
 8008a82:	e7fe      	b.n	8008a82 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a84:	2354      	movs	r3, #84	; 0x54
 8008a86:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2b54      	cmp	r3, #84	; 0x54
 8008a8c:	d00b      	beq.n	8008aa6 <xTaskCreateStatic+0x6c>
 8008a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a92:	b672      	cpsid	i
 8008a94:	f383 8811 	msr	BASEPRI, r3
 8008a98:	f3bf 8f6f 	isb	sy
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	b662      	cpsie	i
 8008aa2:	61bb      	str	r3, [r7, #24]
 8008aa4:	e7fe      	b.n	8008aa4 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008aa6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d01e      	beq.n	8008aec <xTaskCreateStatic+0xb2>
 8008aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d01b      	beq.n	8008aec <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008abc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac0:	2202      	movs	r2, #2
 8008ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	9303      	str	r3, [sp, #12]
 8008aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008acc:	9302      	str	r3, [sp, #8]
 8008ace:	f107 0314 	add.w	r3, r7, #20
 8008ad2:	9301      	str	r3, [sp, #4]
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad6:	9300      	str	r3, [sp, #0]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	68b9      	ldr	r1, [r7, #8]
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f000 f850 	bl	8008b84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ae4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ae6:	f000 f8d5 	bl	8008c94 <prvAddNewTaskToReadyList>
 8008aea:	e001      	b.n	8008af0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008aec:	2300      	movs	r3, #0
 8008aee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008af0:	697b      	ldr	r3, [r7, #20]
	}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3728      	adds	r7, #40	; 0x28
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b08c      	sub	sp, #48	; 0x30
 8008afe:	af04      	add	r7, sp, #16
 8008b00:	60f8      	str	r0, [r7, #12]
 8008b02:	60b9      	str	r1, [r7, #8]
 8008b04:	603b      	str	r3, [r7, #0]
 8008b06:	4613      	mov	r3, r2
 8008b08:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008b0a:	88fb      	ldrh	r3, [r7, #6]
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f001 f9f4 	bl	8009efc <pvPortMalloc>
 8008b14:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d00e      	beq.n	8008b3a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008b1c:	2054      	movs	r0, #84	; 0x54
 8008b1e:	f001 f9ed 	bl	8009efc <pvPortMalloc>
 8008b22:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d003      	beq.n	8008b32 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	697a      	ldr	r2, [r7, #20]
 8008b2e:	631a      	str	r2, [r3, #48]	; 0x30
 8008b30:	e005      	b.n	8008b3e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b32:	6978      	ldr	r0, [r7, #20]
 8008b34:	f001 faaa 	bl	800a08c <vPortFree>
 8008b38:	e001      	b.n	8008b3e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d017      	beq.n	8008b74 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b4c:	88fa      	ldrh	r2, [r7, #6]
 8008b4e:	2300      	movs	r3, #0
 8008b50:	9303      	str	r3, [sp, #12]
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	9302      	str	r3, [sp, #8]
 8008b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b58:	9301      	str	r3, [sp, #4]
 8008b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	68b9      	ldr	r1, [r7, #8]
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f000 f80e 	bl	8008b84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b68:	69f8      	ldr	r0, [r7, #28]
 8008b6a:	f000 f893 	bl	8008c94 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	61bb      	str	r3, [r7, #24]
 8008b72:	e002      	b.n	8008b7a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b7a:	69bb      	ldr	r3, [r7, #24]
	}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3720      	adds	r7, #32
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
 8008b90:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b96:	6879      	ldr	r1, [r7, #4]
 8008b98:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008b9c:	440b      	add	r3, r1
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4413      	add	r3, r2
 8008ba2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	f023 0307 	bic.w	r3, r3, #7
 8008baa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	f003 0307 	and.w	r3, r3, #7
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d00b      	beq.n	8008bce <prvInitialiseNewTask+0x4a>
 8008bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bba:	b672      	cpsid	i
 8008bbc:	f383 8811 	msr	BASEPRI, r3
 8008bc0:	f3bf 8f6f 	isb	sy
 8008bc4:	f3bf 8f4f 	dsb	sy
 8008bc8:	b662      	cpsie	i
 8008bca:	617b      	str	r3, [r7, #20]
 8008bcc:	e7fe      	b.n	8008bcc <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d01f      	beq.n	8008c14 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	61fb      	str	r3, [r7, #28]
 8008bd8:	e012      	b.n	8008c00 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008bda:	68ba      	ldr	r2, [r7, #8]
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	4413      	add	r3, r2
 8008be0:	7819      	ldrb	r1, [r3, #0]
 8008be2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	4413      	add	r3, r2
 8008be8:	3334      	adds	r3, #52	; 0x34
 8008bea:	460a      	mov	r2, r1
 8008bec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008bee:	68ba      	ldr	r2, [r7, #8]
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d006      	beq.n	8008c08 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	61fb      	str	r3, [r7, #28]
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	2b0f      	cmp	r3, #15
 8008c04:	d9e9      	bls.n	8008bda <prvInitialiseNewTask+0x56>
 8008c06:	e000      	b.n	8008c0a <prvInitialiseNewTask+0x86>
			{
				break;
 8008c08:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c12:	e003      	b.n	8008c1c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c16:	2200      	movs	r2, #0
 8008c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c1e:	2b06      	cmp	r3, #6
 8008c20:	d901      	bls.n	8008c26 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c22:	2306      	movs	r3, #6
 8008c24:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c2a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c30:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c34:	2200      	movs	r2, #0
 8008c36:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7fe ff07 	bl	8007a50 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c44:	3318      	adds	r3, #24
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7fe ff02 	bl	8007a50 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c50:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c54:	f1c3 0207 	rsb	r2, r3, #7
 8008c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c5a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c60:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c64:	2200      	movs	r2, #0
 8008c66:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	68f9      	ldr	r1, [r7, #12]
 8008c74:	69b8      	ldr	r0, [r7, #24]
 8008c76:	f000 ff13 	bl	8009aa0 <pxPortInitialiseStack>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d002      	beq.n	8008c8c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c8a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c8c:	bf00      	nop
 8008c8e:	3720      	adds	r7, #32
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008c9c:	f001 f80c 	bl	8009cb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008ca0:	4b2a      	ldr	r3, [pc, #168]	; (8008d4c <prvAddNewTaskToReadyList+0xb8>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	4a29      	ldr	r2, [pc, #164]	; (8008d4c <prvAddNewTaskToReadyList+0xb8>)
 8008ca8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008caa:	4b29      	ldr	r3, [pc, #164]	; (8008d50 <prvAddNewTaskToReadyList+0xbc>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d109      	bne.n	8008cc6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008cb2:	4a27      	ldr	r2, [pc, #156]	; (8008d50 <prvAddNewTaskToReadyList+0xbc>)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008cb8:	4b24      	ldr	r3, [pc, #144]	; (8008d4c <prvAddNewTaskToReadyList+0xb8>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d110      	bne.n	8008ce2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008cc0:	f000 fbf6 	bl	80094b0 <prvInitialiseTaskLists>
 8008cc4:	e00d      	b.n	8008ce2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008cc6:	4b23      	ldr	r3, [pc, #140]	; (8008d54 <prvAddNewTaskToReadyList+0xc0>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d109      	bne.n	8008ce2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008cce:	4b20      	ldr	r3, [pc, #128]	; (8008d50 <prvAddNewTaskToReadyList+0xbc>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d802      	bhi.n	8008ce2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008cdc:	4a1c      	ldr	r2, [pc, #112]	; (8008d50 <prvAddNewTaskToReadyList+0xbc>)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008ce2:	4b1d      	ldr	r3, [pc, #116]	; (8008d58 <prvAddNewTaskToReadyList+0xc4>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	4a1b      	ldr	r2, [pc, #108]	; (8008d58 <prvAddNewTaskToReadyList+0xc4>)
 8008cea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	409a      	lsls	r2, r3
 8008cf4:	4b19      	ldr	r3, [pc, #100]	; (8008d5c <prvAddNewTaskToReadyList+0xc8>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	4a18      	ldr	r2, [pc, #96]	; (8008d5c <prvAddNewTaskToReadyList+0xc8>)
 8008cfc:	6013      	str	r3, [r2, #0]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d02:	4613      	mov	r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	4413      	add	r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	4a15      	ldr	r2, [pc, #84]	; (8008d60 <prvAddNewTaskToReadyList+0xcc>)
 8008d0c:	441a      	add	r2, r3
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	3304      	adds	r3, #4
 8008d12:	4619      	mov	r1, r3
 8008d14:	4610      	mov	r0, r2
 8008d16:	f7fe fea8 	bl	8007a6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d1a:	f000 ffff 	bl	8009d1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d1e:	4b0d      	ldr	r3, [pc, #52]	; (8008d54 <prvAddNewTaskToReadyList+0xc0>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00e      	beq.n	8008d44 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d26:	4b0a      	ldr	r3, [pc, #40]	; (8008d50 <prvAddNewTaskToReadyList+0xbc>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d207      	bcs.n	8008d44 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d34:	4b0b      	ldr	r3, [pc, #44]	; (8008d64 <prvAddNewTaskToReadyList+0xd0>)
 8008d36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d3a:	601a      	str	r2, [r3, #0]
 8008d3c:	f3bf 8f4f 	dsb	sy
 8008d40:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d44:	bf00      	nop
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	20000404 	.word	0x20000404
 8008d50:	20000304 	.word	0x20000304
 8008d54:	20000410 	.word	0x20000410
 8008d58:	20000420 	.word	0x20000420
 8008d5c:	2000040c 	.word	0x2000040c
 8008d60:	20000308 	.word	0x20000308
 8008d64:	e000ed04 	.word	0xe000ed04

08008d68 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d70:	2300      	movs	r3, #0
 8008d72:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d018      	beq.n	8008dac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d7a:	4b14      	ldr	r3, [pc, #80]	; (8008dcc <vTaskDelay+0x64>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00b      	beq.n	8008d9a <vTaskDelay+0x32>
 8008d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d86:	b672      	cpsid	i
 8008d88:	f383 8811 	msr	BASEPRI, r3
 8008d8c:	f3bf 8f6f 	isb	sy
 8008d90:	f3bf 8f4f 	dsb	sy
 8008d94:	b662      	cpsie	i
 8008d96:	60bb      	str	r3, [r7, #8]
 8008d98:	e7fe      	b.n	8008d98 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8008d9a:	f000 f87d 	bl	8008e98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d9e:	2100      	movs	r1, #0
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 fe17 	bl	80099d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008da6:	f000 f885 	bl	8008eb4 <xTaskResumeAll>
 8008daa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d107      	bne.n	8008dc2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008db2:	4b07      	ldr	r3, [pc, #28]	; (8008dd0 <vTaskDelay+0x68>)
 8008db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008db8:	601a      	str	r2, [r3, #0]
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008dc2:	bf00      	nop
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	2000042c 	.word	0x2000042c
 8008dd0:	e000ed04 	.word	0xe000ed04

08008dd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b08a      	sub	sp, #40	; 0x28
 8008dd8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008dde:	2300      	movs	r3, #0
 8008de0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008de2:	463a      	mov	r2, r7
 8008de4:	1d39      	adds	r1, r7, #4
 8008de6:	f107 0308 	add.w	r3, r7, #8
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7f7 fc10 	bl	8000610 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008df0:	6839      	ldr	r1, [r7, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	9202      	str	r2, [sp, #8]
 8008df8:	9301      	str	r3, [sp, #4]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	9300      	str	r3, [sp, #0]
 8008dfe:	2300      	movs	r3, #0
 8008e00:	460a      	mov	r2, r1
 8008e02:	491f      	ldr	r1, [pc, #124]	; (8008e80 <vTaskStartScheduler+0xac>)
 8008e04:	481f      	ldr	r0, [pc, #124]	; (8008e84 <vTaskStartScheduler+0xb0>)
 8008e06:	f7ff fe18 	bl	8008a3a <xTaskCreateStatic>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	4b1e      	ldr	r3, [pc, #120]	; (8008e88 <vTaskStartScheduler+0xb4>)
 8008e0e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e10:	4b1d      	ldr	r3, [pc, #116]	; (8008e88 <vTaskStartScheduler+0xb4>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d002      	beq.n	8008e1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	617b      	str	r3, [r7, #20]
 8008e1c:	e001      	b.n	8008e22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d117      	bne.n	8008e58 <vTaskStartScheduler+0x84>
 8008e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e2c:	b672      	cpsid	i
 8008e2e:	f383 8811 	msr	BASEPRI, r3
 8008e32:	f3bf 8f6f 	isb	sy
 8008e36:	f3bf 8f4f 	dsb	sy
 8008e3a:	b662      	cpsie	i
 8008e3c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e3e:	4b13      	ldr	r3, [pc, #76]	; (8008e8c <vTaskStartScheduler+0xb8>)
 8008e40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e46:	4b12      	ldr	r3, [pc, #72]	; (8008e90 <vTaskStartScheduler+0xbc>)
 8008e48:	2201      	movs	r2, #1
 8008e4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008e4c:	4b11      	ldr	r3, [pc, #68]	; (8008e94 <vTaskStartScheduler+0xc0>)
 8008e4e:	2200      	movs	r2, #0
 8008e50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e52:	f000 feb5 	bl	8009bc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e56:	e00f      	b.n	8008e78 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e5e:	d10b      	bne.n	8008e78 <vTaskStartScheduler+0xa4>
 8008e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e64:	b672      	cpsid	i
 8008e66:	f383 8811 	msr	BASEPRI, r3
 8008e6a:	f3bf 8f6f 	isb	sy
 8008e6e:	f3bf 8f4f 	dsb	sy
 8008e72:	b662      	cpsie	i
 8008e74:	60fb      	str	r3, [r7, #12]
 8008e76:	e7fe      	b.n	8008e76 <vTaskStartScheduler+0xa2>
}
 8008e78:	bf00      	nop
 8008e7a:	3718      	adds	r7, #24
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	08016dd0 	.word	0x08016dd0
 8008e84:	08009481 	.word	0x08009481
 8008e88:	20000428 	.word	0x20000428
 8008e8c:	20000424 	.word	0x20000424
 8008e90:	20000410 	.word	0x20000410
 8008e94:	20000408 	.word	0x20000408

08008e98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e98:	b480      	push	{r7}
 8008e9a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008e9c:	4b04      	ldr	r3, [pc, #16]	; (8008eb0 <vTaskSuspendAll+0x18>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	4a03      	ldr	r2, [pc, #12]	; (8008eb0 <vTaskSuspendAll+0x18>)
 8008ea4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008ea6:	bf00      	nop
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr
 8008eb0:	2000042c 	.word	0x2000042c

08008eb4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b084      	sub	sp, #16
 8008eb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ec2:	4b42      	ldr	r3, [pc, #264]	; (8008fcc <xTaskResumeAll+0x118>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10b      	bne.n	8008ee2 <xTaskResumeAll+0x2e>
 8008eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ece:	b672      	cpsid	i
 8008ed0:	f383 8811 	msr	BASEPRI, r3
 8008ed4:	f3bf 8f6f 	isb	sy
 8008ed8:	f3bf 8f4f 	dsb	sy
 8008edc:	b662      	cpsie	i
 8008ede:	603b      	str	r3, [r7, #0]
 8008ee0:	e7fe      	b.n	8008ee0 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ee2:	f000 fee9 	bl	8009cb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ee6:	4b39      	ldr	r3, [pc, #228]	; (8008fcc <xTaskResumeAll+0x118>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	3b01      	subs	r3, #1
 8008eec:	4a37      	ldr	r2, [pc, #220]	; (8008fcc <xTaskResumeAll+0x118>)
 8008eee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ef0:	4b36      	ldr	r3, [pc, #216]	; (8008fcc <xTaskResumeAll+0x118>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d161      	bne.n	8008fbc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ef8:	4b35      	ldr	r3, [pc, #212]	; (8008fd0 <xTaskResumeAll+0x11c>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d05d      	beq.n	8008fbc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f00:	e02e      	b.n	8008f60 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f02:	4b34      	ldr	r3, [pc, #208]	; (8008fd4 <xTaskResumeAll+0x120>)
 8008f04:	68db      	ldr	r3, [r3, #12]
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	3318      	adds	r3, #24
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f7fe fe08 	bl	8007b24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	3304      	adds	r3, #4
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f7fe fe03 	bl	8007b24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f22:	2201      	movs	r2, #1
 8008f24:	409a      	lsls	r2, r3
 8008f26:	4b2c      	ldr	r3, [pc, #176]	; (8008fd8 <xTaskResumeAll+0x124>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	4a2a      	ldr	r2, [pc, #168]	; (8008fd8 <xTaskResumeAll+0x124>)
 8008f2e:	6013      	str	r3, [r2, #0]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f34:	4613      	mov	r3, r2
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	4413      	add	r3, r2
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4a27      	ldr	r2, [pc, #156]	; (8008fdc <xTaskResumeAll+0x128>)
 8008f3e:	441a      	add	r2, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	3304      	adds	r3, #4
 8008f44:	4619      	mov	r1, r3
 8008f46:	4610      	mov	r0, r2
 8008f48:	f7fe fd8f 	bl	8007a6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f50:	4b23      	ldr	r3, [pc, #140]	; (8008fe0 <xTaskResumeAll+0x12c>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d302      	bcc.n	8008f60 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008f5a:	4b22      	ldr	r3, [pc, #136]	; (8008fe4 <xTaskResumeAll+0x130>)
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f60:	4b1c      	ldr	r3, [pc, #112]	; (8008fd4 <xTaskResumeAll+0x120>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d1cc      	bne.n	8008f02 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d001      	beq.n	8008f72 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f6e:	f000 fb3b 	bl	80095e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008f72:	4b1d      	ldr	r3, [pc, #116]	; (8008fe8 <xTaskResumeAll+0x134>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d010      	beq.n	8008fa0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f7e:	f000 f859 	bl	8009034 <xTaskIncrementTick>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d002      	beq.n	8008f8e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008f88:	4b16      	ldr	r3, [pc, #88]	; (8008fe4 <xTaskResumeAll+0x130>)
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	3b01      	subs	r3, #1
 8008f92:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1f1      	bne.n	8008f7e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8008f9a:	4b13      	ldr	r3, [pc, #76]	; (8008fe8 <xTaskResumeAll+0x134>)
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008fa0:	4b10      	ldr	r3, [pc, #64]	; (8008fe4 <xTaskResumeAll+0x130>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d009      	beq.n	8008fbc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008fac:	4b0f      	ldr	r3, [pc, #60]	; (8008fec <xTaskResumeAll+0x138>)
 8008fae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fb2:	601a      	str	r2, [r3, #0]
 8008fb4:	f3bf 8f4f 	dsb	sy
 8008fb8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fbc:	f000 feae 	bl	8009d1c <vPortExitCritical>

	return xAlreadyYielded;
 8008fc0:	68bb      	ldr	r3, [r7, #8]
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	2000042c 	.word	0x2000042c
 8008fd0:	20000404 	.word	0x20000404
 8008fd4:	200003c4 	.word	0x200003c4
 8008fd8:	2000040c 	.word	0x2000040c
 8008fdc:	20000308 	.word	0x20000308
 8008fe0:	20000304 	.word	0x20000304
 8008fe4:	20000418 	.word	0x20000418
 8008fe8:	20000414 	.word	0x20000414
 8008fec:	e000ed04 	.word	0xe000ed04

08008ff0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008ff6:	4b05      	ldr	r3, [pc, #20]	; (800900c <xTaskGetTickCount+0x1c>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ffc:	687b      	ldr	r3, [r7, #4]
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	370c      	adds	r7, #12
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr
 800900a:	bf00      	nop
 800900c:	20000408 	.word	0x20000408

08009010 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009016:	f000 ff2f 	bl	8009e78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800901a:	2300      	movs	r3, #0
 800901c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800901e:	4b04      	ldr	r3, [pc, #16]	; (8009030 <xTaskGetTickCountFromISR+0x20>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009024:	683b      	ldr	r3, [r7, #0]
}
 8009026:	4618      	mov	r0, r3
 8009028:	3708      	adds	r7, #8
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	20000408 	.word	0x20000408

08009034 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b086      	sub	sp, #24
 8009038:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800903a:	2300      	movs	r3, #0
 800903c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800903e:	4b4f      	ldr	r3, [pc, #316]	; (800917c <xTaskIncrementTick+0x148>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	f040 8089 	bne.w	800915a <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009048:	4b4d      	ldr	r3, [pc, #308]	; (8009180 <xTaskIncrementTick+0x14c>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	3301      	adds	r3, #1
 800904e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009050:	4a4b      	ldr	r2, [pc, #300]	; (8009180 <xTaskIncrementTick+0x14c>)
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d121      	bne.n	80090a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800905c:	4b49      	ldr	r3, [pc, #292]	; (8009184 <xTaskIncrementTick+0x150>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d00b      	beq.n	800907e <xTaskIncrementTick+0x4a>
 8009066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800906a:	b672      	cpsid	i
 800906c:	f383 8811 	msr	BASEPRI, r3
 8009070:	f3bf 8f6f 	isb	sy
 8009074:	f3bf 8f4f 	dsb	sy
 8009078:	b662      	cpsie	i
 800907a:	603b      	str	r3, [r7, #0]
 800907c:	e7fe      	b.n	800907c <xTaskIncrementTick+0x48>
 800907e:	4b41      	ldr	r3, [pc, #260]	; (8009184 <xTaskIncrementTick+0x150>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	60fb      	str	r3, [r7, #12]
 8009084:	4b40      	ldr	r3, [pc, #256]	; (8009188 <xTaskIncrementTick+0x154>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a3e      	ldr	r2, [pc, #248]	; (8009184 <xTaskIncrementTick+0x150>)
 800908a:	6013      	str	r3, [r2, #0]
 800908c:	4a3e      	ldr	r2, [pc, #248]	; (8009188 <xTaskIncrementTick+0x154>)
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6013      	str	r3, [r2, #0]
 8009092:	4b3e      	ldr	r3, [pc, #248]	; (800918c <xTaskIncrementTick+0x158>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3301      	adds	r3, #1
 8009098:	4a3c      	ldr	r2, [pc, #240]	; (800918c <xTaskIncrementTick+0x158>)
 800909a:	6013      	str	r3, [r2, #0]
 800909c:	f000 faa4 	bl	80095e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80090a0:	4b3b      	ldr	r3, [pc, #236]	; (8009190 <xTaskIncrementTick+0x15c>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d348      	bcc.n	800913c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090aa:	4b36      	ldr	r3, [pc, #216]	; (8009184 <xTaskIncrementTick+0x150>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d104      	bne.n	80090be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090b4:	4b36      	ldr	r3, [pc, #216]	; (8009190 <xTaskIncrementTick+0x15c>)
 80090b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80090ba:	601a      	str	r2, [r3, #0]
					break;
 80090bc:	e03e      	b.n	800913c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090be:	4b31      	ldr	r3, [pc, #196]	; (8009184 <xTaskIncrementTick+0x150>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d203      	bcs.n	80090de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80090d6:	4a2e      	ldr	r2, [pc, #184]	; (8009190 <xTaskIncrementTick+0x15c>)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80090dc:	e02e      	b.n	800913c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	3304      	adds	r3, #4
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7fe fd1e 	bl	8007b24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d004      	beq.n	80090fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	3318      	adds	r3, #24
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7fe fd15 	bl	8007b24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090fe:	2201      	movs	r2, #1
 8009100:	409a      	lsls	r2, r3
 8009102:	4b24      	ldr	r3, [pc, #144]	; (8009194 <xTaskIncrementTick+0x160>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4313      	orrs	r3, r2
 8009108:	4a22      	ldr	r2, [pc, #136]	; (8009194 <xTaskIncrementTick+0x160>)
 800910a:	6013      	str	r3, [r2, #0]
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009110:	4613      	mov	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	4413      	add	r3, r2
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	4a1f      	ldr	r2, [pc, #124]	; (8009198 <xTaskIncrementTick+0x164>)
 800911a:	441a      	add	r2, r3
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	3304      	adds	r3, #4
 8009120:	4619      	mov	r1, r3
 8009122:	4610      	mov	r0, r2
 8009124:	f7fe fca1 	bl	8007a6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800912c:	4b1b      	ldr	r3, [pc, #108]	; (800919c <xTaskIncrementTick+0x168>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009132:	429a      	cmp	r2, r3
 8009134:	d3b9      	bcc.n	80090aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009136:	2301      	movs	r3, #1
 8009138:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800913a:	e7b6      	b.n	80090aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800913c:	4b17      	ldr	r3, [pc, #92]	; (800919c <xTaskIncrementTick+0x168>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009142:	4915      	ldr	r1, [pc, #84]	; (8009198 <xTaskIncrementTick+0x164>)
 8009144:	4613      	mov	r3, r2
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	4413      	add	r3, r2
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	440b      	add	r3, r1
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d907      	bls.n	8009164 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8009154:	2301      	movs	r3, #1
 8009156:	617b      	str	r3, [r7, #20]
 8009158:	e004      	b.n	8009164 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800915a:	4b11      	ldr	r3, [pc, #68]	; (80091a0 <xTaskIncrementTick+0x16c>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	3301      	adds	r3, #1
 8009160:	4a0f      	ldr	r2, [pc, #60]	; (80091a0 <xTaskIncrementTick+0x16c>)
 8009162:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009164:	4b0f      	ldr	r3, [pc, #60]	; (80091a4 <xTaskIncrementTick+0x170>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d001      	beq.n	8009170 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800916c:	2301      	movs	r3, #1
 800916e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009170:	697b      	ldr	r3, [r7, #20]
}
 8009172:	4618      	mov	r0, r3
 8009174:	3718      	adds	r7, #24
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	2000042c 	.word	0x2000042c
 8009180:	20000408 	.word	0x20000408
 8009184:	200003bc 	.word	0x200003bc
 8009188:	200003c0 	.word	0x200003c0
 800918c:	2000041c 	.word	0x2000041c
 8009190:	20000424 	.word	0x20000424
 8009194:	2000040c 	.word	0x2000040c
 8009198:	20000308 	.word	0x20000308
 800919c:	20000304 	.word	0x20000304
 80091a0:	20000414 	.word	0x20000414
 80091a4:	20000418 	.word	0x20000418

080091a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80091a8:	b480      	push	{r7}
 80091aa:	b087      	sub	sp, #28
 80091ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80091ae:	4b27      	ldr	r3, [pc, #156]	; (800924c <vTaskSwitchContext+0xa4>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d003      	beq.n	80091be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80091b6:	4b26      	ldr	r3, [pc, #152]	; (8009250 <vTaskSwitchContext+0xa8>)
 80091b8:	2201      	movs	r2, #1
 80091ba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80091bc:	e040      	b.n	8009240 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80091be:	4b24      	ldr	r3, [pc, #144]	; (8009250 <vTaskSwitchContext+0xa8>)
 80091c0:	2200      	movs	r2, #0
 80091c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091c4:	4b23      	ldr	r3, [pc, #140]	; (8009254 <vTaskSwitchContext+0xac>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	fab3 f383 	clz	r3, r3
 80091d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80091d2:	7afb      	ldrb	r3, [r7, #11]
 80091d4:	f1c3 031f 	rsb	r3, r3, #31
 80091d8:	617b      	str	r3, [r7, #20]
 80091da:	491f      	ldr	r1, [pc, #124]	; (8009258 <vTaskSwitchContext+0xb0>)
 80091dc:	697a      	ldr	r2, [r7, #20]
 80091de:	4613      	mov	r3, r2
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	4413      	add	r3, r2
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	440b      	add	r3, r1
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d10b      	bne.n	8009206 <vTaskSwitchContext+0x5e>
	__asm volatile
 80091ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f2:	b672      	cpsid	i
 80091f4:	f383 8811 	msr	BASEPRI, r3
 80091f8:	f3bf 8f6f 	isb	sy
 80091fc:	f3bf 8f4f 	dsb	sy
 8009200:	b662      	cpsie	i
 8009202:	607b      	str	r3, [r7, #4]
 8009204:	e7fe      	b.n	8009204 <vTaskSwitchContext+0x5c>
 8009206:	697a      	ldr	r2, [r7, #20]
 8009208:	4613      	mov	r3, r2
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	4413      	add	r3, r2
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	4a11      	ldr	r2, [pc, #68]	; (8009258 <vTaskSwitchContext+0xb0>)
 8009212:	4413      	add	r3, r2
 8009214:	613b      	str	r3, [r7, #16]
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	685a      	ldr	r2, [r3, #4]
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	605a      	str	r2, [r3, #4]
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	685a      	ldr	r2, [r3, #4]
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	3308      	adds	r3, #8
 8009228:	429a      	cmp	r2, r3
 800922a:	d104      	bne.n	8009236 <vTaskSwitchContext+0x8e>
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	685a      	ldr	r2, [r3, #4]
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	605a      	str	r2, [r3, #4]
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	68db      	ldr	r3, [r3, #12]
 800923c:	4a07      	ldr	r2, [pc, #28]	; (800925c <vTaskSwitchContext+0xb4>)
 800923e:	6013      	str	r3, [r2, #0]
}
 8009240:	bf00      	nop
 8009242:	371c      	adds	r7, #28
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr
 800924c:	2000042c 	.word	0x2000042c
 8009250:	20000418 	.word	0x20000418
 8009254:	2000040c 	.word	0x2000040c
 8009258:	20000308 	.word	0x20000308
 800925c:	20000304 	.word	0x20000304

08009260 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10b      	bne.n	8009288 <vTaskPlaceOnEventList+0x28>
 8009270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009274:	b672      	cpsid	i
 8009276:	f383 8811 	msr	BASEPRI, r3
 800927a:	f3bf 8f6f 	isb	sy
 800927e:	f3bf 8f4f 	dsb	sy
 8009282:	b662      	cpsie	i
 8009284:	60fb      	str	r3, [r7, #12]
 8009286:	e7fe      	b.n	8009286 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009288:	4b07      	ldr	r3, [pc, #28]	; (80092a8 <vTaskPlaceOnEventList+0x48>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	3318      	adds	r3, #24
 800928e:	4619      	mov	r1, r3
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f7fe fc0e 	bl	8007ab2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009296:	2101      	movs	r1, #1
 8009298:	6838      	ldr	r0, [r7, #0]
 800929a:	f000 fb9b 	bl	80099d4 <prvAddCurrentTaskToDelayedList>
}
 800929e:	bf00      	nop
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	20000304 	.word	0x20000304

080092ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b086      	sub	sp, #24
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	68db      	ldr	r3, [r3, #12]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d10b      	bne.n	80092da <xTaskRemoveFromEventList+0x2e>
 80092c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c6:	b672      	cpsid	i
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	b662      	cpsie	i
 80092d6:	60fb      	str	r3, [r7, #12]
 80092d8:	e7fe      	b.n	80092d8 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	3318      	adds	r3, #24
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fe fc20 	bl	8007b24 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092e4:	4b1d      	ldr	r3, [pc, #116]	; (800935c <xTaskRemoveFromEventList+0xb0>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d11c      	bne.n	8009326 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	3304      	adds	r3, #4
 80092f0:	4618      	mov	r0, r3
 80092f2:	f7fe fc17 	bl	8007b24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092fa:	2201      	movs	r2, #1
 80092fc:	409a      	lsls	r2, r3
 80092fe:	4b18      	ldr	r3, [pc, #96]	; (8009360 <xTaskRemoveFromEventList+0xb4>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4313      	orrs	r3, r2
 8009304:	4a16      	ldr	r2, [pc, #88]	; (8009360 <xTaskRemoveFromEventList+0xb4>)
 8009306:	6013      	str	r3, [r2, #0]
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800930c:	4613      	mov	r3, r2
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	4413      	add	r3, r2
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	4a13      	ldr	r2, [pc, #76]	; (8009364 <xTaskRemoveFromEventList+0xb8>)
 8009316:	441a      	add	r2, r3
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	3304      	adds	r3, #4
 800931c:	4619      	mov	r1, r3
 800931e:	4610      	mov	r0, r2
 8009320:	f7fe fba3 	bl	8007a6a <vListInsertEnd>
 8009324:	e005      	b.n	8009332 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	3318      	adds	r3, #24
 800932a:	4619      	mov	r1, r3
 800932c:	480e      	ldr	r0, [pc, #56]	; (8009368 <xTaskRemoveFromEventList+0xbc>)
 800932e:	f7fe fb9c 	bl	8007a6a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009336:	4b0d      	ldr	r3, [pc, #52]	; (800936c <xTaskRemoveFromEventList+0xc0>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800933c:	429a      	cmp	r2, r3
 800933e:	d905      	bls.n	800934c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009340:	2301      	movs	r3, #1
 8009342:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009344:	4b0a      	ldr	r3, [pc, #40]	; (8009370 <xTaskRemoveFromEventList+0xc4>)
 8009346:	2201      	movs	r2, #1
 8009348:	601a      	str	r2, [r3, #0]
 800934a:	e001      	b.n	8009350 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800934c:	2300      	movs	r3, #0
 800934e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009350:	697b      	ldr	r3, [r7, #20]
}
 8009352:	4618      	mov	r0, r3
 8009354:	3718      	adds	r7, #24
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	2000042c 	.word	0x2000042c
 8009360:	2000040c 	.word	0x2000040c
 8009364:	20000308 	.word	0x20000308
 8009368:	200003c4 	.word	0x200003c4
 800936c:	20000304 	.word	0x20000304
 8009370:	20000418 	.word	0x20000418

08009374 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800937c:	4b06      	ldr	r3, [pc, #24]	; (8009398 <vTaskInternalSetTimeOutState+0x24>)
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009384:	4b05      	ldr	r3, [pc, #20]	; (800939c <vTaskInternalSetTimeOutState+0x28>)
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	605a      	str	r2, [r3, #4]
}
 800938c:	bf00      	nop
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	2000041c 	.word	0x2000041c
 800939c:	20000408 	.word	0x20000408

080093a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b088      	sub	sp, #32
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10b      	bne.n	80093c8 <xTaskCheckForTimeOut+0x28>
 80093b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b4:	b672      	cpsid	i
 80093b6:	f383 8811 	msr	BASEPRI, r3
 80093ba:	f3bf 8f6f 	isb	sy
 80093be:	f3bf 8f4f 	dsb	sy
 80093c2:	b662      	cpsie	i
 80093c4:	613b      	str	r3, [r7, #16]
 80093c6:	e7fe      	b.n	80093c6 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10b      	bne.n	80093e6 <xTaskCheckForTimeOut+0x46>
 80093ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d2:	b672      	cpsid	i
 80093d4:	f383 8811 	msr	BASEPRI, r3
 80093d8:	f3bf 8f6f 	isb	sy
 80093dc:	f3bf 8f4f 	dsb	sy
 80093e0:	b662      	cpsie	i
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	e7fe      	b.n	80093e4 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 80093e6:	f000 fc67 	bl	8009cb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80093ea:	4b1d      	ldr	r3, [pc, #116]	; (8009460 <xTaskCheckForTimeOut+0xc0>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	69ba      	ldr	r2, [r7, #24]
 80093f6:	1ad3      	subs	r3, r2, r3
 80093f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009402:	d102      	bne.n	800940a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009404:	2300      	movs	r3, #0
 8009406:	61fb      	str	r3, [r7, #28]
 8009408:	e023      	b.n	8009452 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	4b15      	ldr	r3, [pc, #84]	; (8009464 <xTaskCheckForTimeOut+0xc4>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	429a      	cmp	r2, r3
 8009414:	d007      	beq.n	8009426 <xTaskCheckForTimeOut+0x86>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	69ba      	ldr	r2, [r7, #24]
 800941c:	429a      	cmp	r2, r3
 800941e:	d302      	bcc.n	8009426 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009420:	2301      	movs	r3, #1
 8009422:	61fb      	str	r3, [r7, #28]
 8009424:	e015      	b.n	8009452 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	697a      	ldr	r2, [r7, #20]
 800942c:	429a      	cmp	r2, r3
 800942e:	d20b      	bcs.n	8009448 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	1ad2      	subs	r2, r2, r3
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f7ff ff99 	bl	8009374 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009442:	2300      	movs	r3, #0
 8009444:	61fb      	str	r3, [r7, #28]
 8009446:	e004      	b.n	8009452 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	2200      	movs	r2, #0
 800944c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800944e:	2301      	movs	r3, #1
 8009450:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009452:	f000 fc63 	bl	8009d1c <vPortExitCritical>

	return xReturn;
 8009456:	69fb      	ldr	r3, [r7, #28]
}
 8009458:	4618      	mov	r0, r3
 800945a:	3720      	adds	r7, #32
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}
 8009460:	20000408 	.word	0x20000408
 8009464:	2000041c 	.word	0x2000041c

08009468 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009468:	b480      	push	{r7}
 800946a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800946c:	4b03      	ldr	r3, [pc, #12]	; (800947c <vTaskMissedYield+0x14>)
 800946e:	2201      	movs	r2, #1
 8009470:	601a      	str	r2, [r3, #0]
}
 8009472:	bf00      	nop
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr
 800947c:	20000418 	.word	0x20000418

08009480 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009488:	f000 f852 	bl	8009530 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800948c:	4b06      	ldr	r3, [pc, #24]	; (80094a8 <prvIdleTask+0x28>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2b01      	cmp	r3, #1
 8009492:	d9f9      	bls.n	8009488 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009494:	4b05      	ldr	r3, [pc, #20]	; (80094ac <prvIdleTask+0x2c>)
 8009496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800949a:	601a      	str	r2, [r3, #0]
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80094a4:	e7f0      	b.n	8009488 <prvIdleTask+0x8>
 80094a6:	bf00      	nop
 80094a8:	20000308 	.word	0x20000308
 80094ac:	e000ed04 	.word	0xe000ed04

080094b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094b6:	2300      	movs	r3, #0
 80094b8:	607b      	str	r3, [r7, #4]
 80094ba:	e00c      	b.n	80094d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	4613      	mov	r3, r2
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	4413      	add	r3, r2
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	4a12      	ldr	r2, [pc, #72]	; (8009510 <prvInitialiseTaskLists+0x60>)
 80094c8:	4413      	add	r3, r2
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7fe faa0 	bl	8007a10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	3301      	adds	r3, #1
 80094d4:	607b      	str	r3, [r7, #4]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2b06      	cmp	r3, #6
 80094da:	d9ef      	bls.n	80094bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80094dc:	480d      	ldr	r0, [pc, #52]	; (8009514 <prvInitialiseTaskLists+0x64>)
 80094de:	f7fe fa97 	bl	8007a10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80094e2:	480d      	ldr	r0, [pc, #52]	; (8009518 <prvInitialiseTaskLists+0x68>)
 80094e4:	f7fe fa94 	bl	8007a10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80094e8:	480c      	ldr	r0, [pc, #48]	; (800951c <prvInitialiseTaskLists+0x6c>)
 80094ea:	f7fe fa91 	bl	8007a10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80094ee:	480c      	ldr	r0, [pc, #48]	; (8009520 <prvInitialiseTaskLists+0x70>)
 80094f0:	f7fe fa8e 	bl	8007a10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80094f4:	480b      	ldr	r0, [pc, #44]	; (8009524 <prvInitialiseTaskLists+0x74>)
 80094f6:	f7fe fa8b 	bl	8007a10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80094fa:	4b0b      	ldr	r3, [pc, #44]	; (8009528 <prvInitialiseTaskLists+0x78>)
 80094fc:	4a05      	ldr	r2, [pc, #20]	; (8009514 <prvInitialiseTaskLists+0x64>)
 80094fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009500:	4b0a      	ldr	r3, [pc, #40]	; (800952c <prvInitialiseTaskLists+0x7c>)
 8009502:	4a05      	ldr	r2, [pc, #20]	; (8009518 <prvInitialiseTaskLists+0x68>)
 8009504:	601a      	str	r2, [r3, #0]
}
 8009506:	bf00      	nop
 8009508:	3708      	adds	r7, #8
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop
 8009510:	20000308 	.word	0x20000308
 8009514:	20000394 	.word	0x20000394
 8009518:	200003a8 	.word	0x200003a8
 800951c:	200003c4 	.word	0x200003c4
 8009520:	200003d8 	.word	0x200003d8
 8009524:	200003f0 	.word	0x200003f0
 8009528:	200003bc 	.word	0x200003bc
 800952c:	200003c0 	.word	0x200003c0

08009530 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b082      	sub	sp, #8
 8009534:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009536:	e019      	b.n	800956c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009538:	f000 fbbe 	bl	8009cb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800953c:	4b0f      	ldr	r3, [pc, #60]	; (800957c <prvCheckTasksWaitingTermination+0x4c>)
 800953e:	68db      	ldr	r3, [r3, #12]
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	3304      	adds	r3, #4
 8009548:	4618      	mov	r0, r3
 800954a:	f7fe faeb 	bl	8007b24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800954e:	4b0c      	ldr	r3, [pc, #48]	; (8009580 <prvCheckTasksWaitingTermination+0x50>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	3b01      	subs	r3, #1
 8009554:	4a0a      	ldr	r2, [pc, #40]	; (8009580 <prvCheckTasksWaitingTermination+0x50>)
 8009556:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009558:	4b0a      	ldr	r3, [pc, #40]	; (8009584 <prvCheckTasksWaitingTermination+0x54>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	3b01      	subs	r3, #1
 800955e:	4a09      	ldr	r2, [pc, #36]	; (8009584 <prvCheckTasksWaitingTermination+0x54>)
 8009560:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009562:	f000 fbdb 	bl	8009d1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f000 f80e 	bl	8009588 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800956c:	4b05      	ldr	r3, [pc, #20]	; (8009584 <prvCheckTasksWaitingTermination+0x54>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1e1      	bne.n	8009538 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009574:	bf00      	nop
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}
 800957c:	200003d8 	.word	0x200003d8
 8009580:	20000404 	.word	0x20000404
 8009584:	200003ec 	.word	0x200003ec

08009588 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009596:	2b00      	cmp	r3, #0
 8009598:	d108      	bne.n	80095ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800959e:	4618      	mov	r0, r3
 80095a0:	f000 fd74 	bl	800a08c <vPortFree>
				vPortFree( pxTCB );
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 fd71 	bl	800a08c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80095aa:	e019      	b.n	80095e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d103      	bne.n	80095be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 fd68 	bl	800a08c <vPortFree>
	}
 80095bc:	e010      	b.n	80095e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095c4:	2b02      	cmp	r3, #2
 80095c6:	d00b      	beq.n	80095e0 <prvDeleteTCB+0x58>
 80095c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095cc:	b672      	cpsid	i
 80095ce:	f383 8811 	msr	BASEPRI, r3
 80095d2:	f3bf 8f6f 	isb	sy
 80095d6:	f3bf 8f4f 	dsb	sy
 80095da:	b662      	cpsie	i
 80095dc:	60fb      	str	r3, [r7, #12]
 80095de:	e7fe      	b.n	80095de <prvDeleteTCB+0x56>
	}
 80095e0:	bf00      	nop
 80095e2:	3710      	adds	r7, #16
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80095e8:	b480      	push	{r7}
 80095ea:	b083      	sub	sp, #12
 80095ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095ee:	4b0c      	ldr	r3, [pc, #48]	; (8009620 <prvResetNextTaskUnblockTime+0x38>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d104      	bne.n	8009602 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80095f8:	4b0a      	ldr	r3, [pc, #40]	; (8009624 <prvResetNextTaskUnblockTime+0x3c>)
 80095fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80095fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009600:	e008      	b.n	8009614 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009602:	4b07      	ldr	r3, [pc, #28]	; (8009620 <prvResetNextTaskUnblockTime+0x38>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	68db      	ldr	r3, [r3, #12]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	4a04      	ldr	r2, [pc, #16]	; (8009624 <prvResetNextTaskUnblockTime+0x3c>)
 8009612:	6013      	str	r3, [r2, #0]
}
 8009614:	bf00      	nop
 8009616:	370c      	adds	r7, #12
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr
 8009620:	200003bc 	.word	0x200003bc
 8009624:	20000424 	.word	0x20000424

08009628 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800962e:	4b0b      	ldr	r3, [pc, #44]	; (800965c <xTaskGetSchedulerState+0x34>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d102      	bne.n	800963c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009636:	2301      	movs	r3, #1
 8009638:	607b      	str	r3, [r7, #4]
 800963a:	e008      	b.n	800964e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800963c:	4b08      	ldr	r3, [pc, #32]	; (8009660 <xTaskGetSchedulerState+0x38>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d102      	bne.n	800964a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009644:	2302      	movs	r3, #2
 8009646:	607b      	str	r3, [r7, #4]
 8009648:	e001      	b.n	800964e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800964a:	2300      	movs	r3, #0
 800964c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800964e:	687b      	ldr	r3, [r7, #4]
	}
 8009650:	4618      	mov	r0, r3
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr
 800965c:	20000410 	.word	0x20000410
 8009660:	2000042c 	.word	0x2000042c

08009664 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009670:	2300      	movs	r3, #0
 8009672:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d069      	beq.n	800974e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800967e:	4b36      	ldr	r3, [pc, #216]	; (8009758 <xTaskPriorityInherit+0xf4>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009684:	429a      	cmp	r2, r3
 8009686:	d259      	bcs.n	800973c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	699b      	ldr	r3, [r3, #24]
 800968c:	2b00      	cmp	r3, #0
 800968e:	db06      	blt.n	800969e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009690:	4b31      	ldr	r3, [pc, #196]	; (8009758 <xTaskPriorityInherit+0xf4>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009696:	f1c3 0207 	rsb	r2, r3, #7
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	6959      	ldr	r1, [r3, #20]
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096a6:	4613      	mov	r3, r2
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	4413      	add	r3, r2
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	4a2b      	ldr	r2, [pc, #172]	; (800975c <xTaskPriorityInherit+0xf8>)
 80096b0:	4413      	add	r3, r2
 80096b2:	4299      	cmp	r1, r3
 80096b4:	d13a      	bne.n	800972c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	3304      	adds	r3, #4
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7fe fa32 	bl	8007b24 <uxListRemove>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d115      	bne.n	80096f2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ca:	4924      	ldr	r1, [pc, #144]	; (800975c <xTaskPriorityInherit+0xf8>)
 80096cc:	4613      	mov	r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	440b      	add	r3, r1
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10a      	bne.n	80096f2 <xTaskPriorityInherit+0x8e>
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e0:	2201      	movs	r2, #1
 80096e2:	fa02 f303 	lsl.w	r3, r2, r3
 80096e6:	43da      	mvns	r2, r3
 80096e8:	4b1d      	ldr	r3, [pc, #116]	; (8009760 <xTaskPriorityInherit+0xfc>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4013      	ands	r3, r2
 80096ee:	4a1c      	ldr	r2, [pc, #112]	; (8009760 <xTaskPriorityInherit+0xfc>)
 80096f0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80096f2:	4b19      	ldr	r3, [pc, #100]	; (8009758 <xTaskPriorityInherit+0xf4>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009700:	2201      	movs	r2, #1
 8009702:	409a      	lsls	r2, r3
 8009704:	4b16      	ldr	r3, [pc, #88]	; (8009760 <xTaskPriorityInherit+0xfc>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4313      	orrs	r3, r2
 800970a:	4a15      	ldr	r2, [pc, #84]	; (8009760 <xTaskPriorityInherit+0xfc>)
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009712:	4613      	mov	r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	4413      	add	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4a10      	ldr	r2, [pc, #64]	; (800975c <xTaskPriorityInherit+0xf8>)
 800971c:	441a      	add	r2, r3
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	3304      	adds	r3, #4
 8009722:	4619      	mov	r1, r3
 8009724:	4610      	mov	r0, r2
 8009726:	f7fe f9a0 	bl	8007a6a <vListInsertEnd>
 800972a:	e004      	b.n	8009736 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800972c:	4b0a      	ldr	r3, [pc, #40]	; (8009758 <xTaskPriorityInherit+0xf4>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009736:	2301      	movs	r3, #1
 8009738:	60fb      	str	r3, [r7, #12]
 800973a:	e008      	b.n	800974e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009740:	4b05      	ldr	r3, [pc, #20]	; (8009758 <xTaskPriorityInherit+0xf4>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009746:	429a      	cmp	r2, r3
 8009748:	d201      	bcs.n	800974e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800974a:	2301      	movs	r3, #1
 800974c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800974e:	68fb      	ldr	r3, [r7, #12]
	}
 8009750:	4618      	mov	r0, r3
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	20000304 	.word	0x20000304
 800975c:	20000308 	.word	0x20000308
 8009760:	2000040c 	.word	0x2000040c

08009764 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009770:	2300      	movs	r3, #0
 8009772:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d070      	beq.n	800985c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800977a:	4b3b      	ldr	r3, [pc, #236]	; (8009868 <xTaskPriorityDisinherit+0x104>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	693a      	ldr	r2, [r7, #16]
 8009780:	429a      	cmp	r2, r3
 8009782:	d00b      	beq.n	800979c <xTaskPriorityDisinherit+0x38>
 8009784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009788:	b672      	cpsid	i
 800978a:	f383 8811 	msr	BASEPRI, r3
 800978e:	f3bf 8f6f 	isb	sy
 8009792:	f3bf 8f4f 	dsb	sy
 8009796:	b662      	cpsie	i
 8009798:	60fb      	str	r3, [r7, #12]
 800979a:	e7fe      	b.n	800979a <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d10b      	bne.n	80097bc <xTaskPriorityDisinherit+0x58>
 80097a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097a8:	b672      	cpsid	i
 80097aa:	f383 8811 	msr	BASEPRI, r3
 80097ae:	f3bf 8f6f 	isb	sy
 80097b2:	f3bf 8f4f 	dsb	sy
 80097b6:	b662      	cpsie	i
 80097b8:	60bb      	str	r3, [r7, #8]
 80097ba:	e7fe      	b.n	80097ba <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097c0:	1e5a      	subs	r2, r3, #1
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d044      	beq.n	800985c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d140      	bne.n	800985c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	3304      	adds	r3, #4
 80097de:	4618      	mov	r0, r3
 80097e0:	f7fe f9a0 	bl	8007b24 <uxListRemove>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d115      	bne.n	8009816 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ee:	491f      	ldr	r1, [pc, #124]	; (800986c <xTaskPriorityDisinherit+0x108>)
 80097f0:	4613      	mov	r3, r2
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	4413      	add	r3, r2
 80097f6:	009b      	lsls	r3, r3, #2
 80097f8:	440b      	add	r3, r1
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d10a      	bne.n	8009816 <xTaskPriorityDisinherit+0xb2>
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009804:	2201      	movs	r2, #1
 8009806:	fa02 f303 	lsl.w	r3, r2, r3
 800980a:	43da      	mvns	r2, r3
 800980c:	4b18      	ldr	r3, [pc, #96]	; (8009870 <xTaskPriorityDisinherit+0x10c>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4013      	ands	r3, r2
 8009812:	4a17      	ldr	r2, [pc, #92]	; (8009870 <xTaskPriorityDisinherit+0x10c>)
 8009814:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009822:	f1c3 0207 	rsb	r2, r3, #7
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800982e:	2201      	movs	r2, #1
 8009830:	409a      	lsls	r2, r3
 8009832:	4b0f      	ldr	r3, [pc, #60]	; (8009870 <xTaskPriorityDisinherit+0x10c>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4313      	orrs	r3, r2
 8009838:	4a0d      	ldr	r2, [pc, #52]	; (8009870 <xTaskPriorityDisinherit+0x10c>)
 800983a:	6013      	str	r3, [r2, #0]
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009840:	4613      	mov	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	4413      	add	r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	4a08      	ldr	r2, [pc, #32]	; (800986c <xTaskPriorityDisinherit+0x108>)
 800984a:	441a      	add	r2, r3
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	3304      	adds	r3, #4
 8009850:	4619      	mov	r1, r3
 8009852:	4610      	mov	r0, r2
 8009854:	f7fe f909 	bl	8007a6a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009858:	2301      	movs	r3, #1
 800985a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800985c:	697b      	ldr	r3, [r7, #20]
	}
 800985e:	4618      	mov	r0, r3
 8009860:	3718      	adds	r7, #24
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	20000304 	.word	0x20000304
 800986c:	20000308 	.word	0x20000308
 8009870:	2000040c 	.word	0x2000040c

08009874 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009874:	b580      	push	{r7, lr}
 8009876:	b088      	sub	sp, #32
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009882:	2301      	movs	r3, #1
 8009884:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2b00      	cmp	r3, #0
 800988a:	f000 8085 	beq.w	8009998 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009892:	2b00      	cmp	r3, #0
 8009894:	d10b      	bne.n	80098ae <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8009896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989a:	b672      	cpsid	i
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	b662      	cpsie	i
 80098aa:	60fb      	str	r3, [r7, #12]
 80098ac:	e7fe      	b.n	80098ac <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80098ae:	69bb      	ldr	r3, [r7, #24]
 80098b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098b2:	683a      	ldr	r2, [r7, #0]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d902      	bls.n	80098be <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	61fb      	str	r3, [r7, #28]
 80098bc:	e002      	b.n	80098c4 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098c2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80098c4:	69bb      	ldr	r3, [r7, #24]
 80098c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c8:	69fa      	ldr	r2, [r7, #28]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d064      	beq.n	8009998 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80098ce:	69bb      	ldr	r3, [r7, #24]
 80098d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098d2:	697a      	ldr	r2, [r7, #20]
 80098d4:	429a      	cmp	r2, r3
 80098d6:	d15f      	bne.n	8009998 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80098d8:	4b31      	ldr	r3, [pc, #196]	; (80099a0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	69ba      	ldr	r2, [r7, #24]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d10b      	bne.n	80098fa <vTaskPriorityDisinheritAfterTimeout+0x86>
 80098e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e6:	b672      	cpsid	i
 80098e8:	f383 8811 	msr	BASEPRI, r3
 80098ec:	f3bf 8f6f 	isb	sy
 80098f0:	f3bf 8f4f 	dsb	sy
 80098f4:	b662      	cpsie	i
 80098f6:	60bb      	str	r3, [r7, #8]
 80098f8:	e7fe      	b.n	80098f8 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80098fa:	69bb      	ldr	r3, [r7, #24]
 80098fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098fe:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	69fa      	ldr	r2, [r7, #28]
 8009904:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	699b      	ldr	r3, [r3, #24]
 800990a:	2b00      	cmp	r3, #0
 800990c:	db04      	blt.n	8009918 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	f1c3 0207 	rsb	r2, r3, #7
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	6959      	ldr	r1, [r3, #20]
 800991c:	693a      	ldr	r2, [r7, #16]
 800991e:	4613      	mov	r3, r2
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	4413      	add	r3, r2
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	4a1f      	ldr	r2, [pc, #124]	; (80099a4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8009928:	4413      	add	r3, r2
 800992a:	4299      	cmp	r1, r3
 800992c:	d134      	bne.n	8009998 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800992e:	69bb      	ldr	r3, [r7, #24]
 8009930:	3304      	adds	r3, #4
 8009932:	4618      	mov	r0, r3
 8009934:	f7fe f8f6 	bl	8007b24 <uxListRemove>
 8009938:	4603      	mov	r3, r0
 800993a:	2b00      	cmp	r3, #0
 800993c:	d115      	bne.n	800996a <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009942:	4918      	ldr	r1, [pc, #96]	; (80099a4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8009944:	4613      	mov	r3, r2
 8009946:	009b      	lsls	r3, r3, #2
 8009948:	4413      	add	r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	440b      	add	r3, r1
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10a      	bne.n	800996a <vTaskPriorityDisinheritAfterTimeout+0xf6>
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009958:	2201      	movs	r2, #1
 800995a:	fa02 f303 	lsl.w	r3, r2, r3
 800995e:	43da      	mvns	r2, r3
 8009960:	4b11      	ldr	r3, [pc, #68]	; (80099a8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4013      	ands	r3, r2
 8009966:	4a10      	ldr	r2, [pc, #64]	; (80099a8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8009968:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800996e:	2201      	movs	r2, #1
 8009970:	409a      	lsls	r2, r3
 8009972:	4b0d      	ldr	r3, [pc, #52]	; (80099a8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4313      	orrs	r3, r2
 8009978:	4a0b      	ldr	r2, [pc, #44]	; (80099a8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800997a:	6013      	str	r3, [r2, #0]
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009980:	4613      	mov	r3, r2
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	4413      	add	r3, r2
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	4a06      	ldr	r2, [pc, #24]	; (80099a4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800998a:	441a      	add	r2, r3
 800998c:	69bb      	ldr	r3, [r7, #24]
 800998e:	3304      	adds	r3, #4
 8009990:	4619      	mov	r1, r3
 8009992:	4610      	mov	r0, r2
 8009994:	f7fe f869 	bl	8007a6a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009998:	bf00      	nop
 800999a:	3720      	adds	r7, #32
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	20000304 	.word	0x20000304
 80099a4:	20000308 	.word	0x20000308
 80099a8:	2000040c 	.word	0x2000040c

080099ac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80099ac:	b480      	push	{r7}
 80099ae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80099b0:	4b07      	ldr	r3, [pc, #28]	; (80099d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d004      	beq.n	80099c2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80099b8:	4b05      	ldr	r3, [pc, #20]	; (80099d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80099be:	3201      	adds	r2, #1
 80099c0:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80099c2:	4b03      	ldr	r3, [pc, #12]	; (80099d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80099c4:	681b      	ldr	r3, [r3, #0]
	}
 80099c6:	4618      	mov	r0, r3
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr
 80099d0:	20000304 	.word	0x20000304

080099d4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80099de:	4b29      	ldr	r3, [pc, #164]	; (8009a84 <prvAddCurrentTaskToDelayedList+0xb0>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099e4:	4b28      	ldr	r3, [pc, #160]	; (8009a88 <prvAddCurrentTaskToDelayedList+0xb4>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	3304      	adds	r3, #4
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7fe f89a 	bl	8007b24 <uxListRemove>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10b      	bne.n	8009a0e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80099f6:	4b24      	ldr	r3, [pc, #144]	; (8009a88 <prvAddCurrentTaskToDelayedList+0xb4>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099fc:	2201      	movs	r2, #1
 80099fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009a02:	43da      	mvns	r2, r3
 8009a04:	4b21      	ldr	r3, [pc, #132]	; (8009a8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4013      	ands	r3, r2
 8009a0a:	4a20      	ldr	r2, [pc, #128]	; (8009a8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009a0c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a14:	d10a      	bne.n	8009a2c <prvAddCurrentTaskToDelayedList+0x58>
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d007      	beq.n	8009a2c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a1c:	4b1a      	ldr	r3, [pc, #104]	; (8009a88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	3304      	adds	r3, #4
 8009a22:	4619      	mov	r1, r3
 8009a24:	481a      	ldr	r0, [pc, #104]	; (8009a90 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009a26:	f7fe f820 	bl	8007a6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a2a:	e026      	b.n	8009a7a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009a2c:	68fa      	ldr	r2, [r7, #12]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	4413      	add	r3, r2
 8009a32:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a34:	4b14      	ldr	r3, [pc, #80]	; (8009a88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68ba      	ldr	r2, [r7, #8]
 8009a3a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009a3c:	68ba      	ldr	r2, [r7, #8]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d209      	bcs.n	8009a58 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a44:	4b13      	ldr	r3, [pc, #76]	; (8009a94 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	4b0f      	ldr	r3, [pc, #60]	; (8009a88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	3304      	adds	r3, #4
 8009a4e:	4619      	mov	r1, r3
 8009a50:	4610      	mov	r0, r2
 8009a52:	f7fe f82e 	bl	8007ab2 <vListInsert>
}
 8009a56:	e010      	b.n	8009a7a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a58:	4b0f      	ldr	r3, [pc, #60]	; (8009a98 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	4b0a      	ldr	r3, [pc, #40]	; (8009a88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	3304      	adds	r3, #4
 8009a62:	4619      	mov	r1, r3
 8009a64:	4610      	mov	r0, r2
 8009a66:	f7fe f824 	bl	8007ab2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a6a:	4b0c      	ldr	r3, [pc, #48]	; (8009a9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	68ba      	ldr	r2, [r7, #8]
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d202      	bcs.n	8009a7a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009a74:	4a09      	ldr	r2, [pc, #36]	; (8009a9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	6013      	str	r3, [r2, #0]
}
 8009a7a:	bf00      	nop
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop
 8009a84:	20000408 	.word	0x20000408
 8009a88:	20000304 	.word	0x20000304
 8009a8c:	2000040c 	.word	0x2000040c
 8009a90:	200003f0 	.word	0x200003f0
 8009a94:	200003c0 	.word	0x200003c0
 8009a98:	200003bc 	.word	0x200003bc
 8009a9c:	20000424 	.word	0x20000424

08009aa0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b085      	sub	sp, #20
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	3b04      	subs	r3, #4
 8009ab0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009ab8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	3b04      	subs	r3, #4
 8009abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	f023 0201 	bic.w	r2, r3, #1
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3b04      	subs	r3, #4
 8009ace:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ad0:	4a0c      	ldr	r2, [pc, #48]	; (8009b04 <pxPortInitialiseStack+0x64>)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	3b14      	subs	r3, #20
 8009ada:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	3b04      	subs	r3, #4
 8009ae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f06f 0202 	mvn.w	r2, #2
 8009aee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	3b20      	subs	r3, #32
 8009af4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009af6:	68fb      	ldr	r3, [r7, #12]
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3714      	adds	r7, #20
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr
 8009b04:	08009b09 	.word	0x08009b09

08009b08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009b12:	4b13      	ldr	r3, [pc, #76]	; (8009b60 <prvTaskExitError+0x58>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b1a:	d00b      	beq.n	8009b34 <prvTaskExitError+0x2c>
 8009b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b20:	b672      	cpsid	i
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	b662      	cpsie	i
 8009b30:	60fb      	str	r3, [r7, #12]
 8009b32:	e7fe      	b.n	8009b32 <prvTaskExitError+0x2a>
 8009b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b38:	b672      	cpsid	i
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	b662      	cpsie	i
 8009b48:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b4a:	bf00      	nop
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d0fc      	beq.n	8009b4c <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b52:	bf00      	nop
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop
 8009b60:	2000000c 	.word	0x2000000c
	...

08009b70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009b70:	4b07      	ldr	r3, [pc, #28]	; (8009b90 <pxCurrentTCBConst2>)
 8009b72:	6819      	ldr	r1, [r3, #0]
 8009b74:	6808      	ldr	r0, [r1, #0]
 8009b76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b7a:	f380 8809 	msr	PSP, r0
 8009b7e:	f3bf 8f6f 	isb	sy
 8009b82:	f04f 0000 	mov.w	r0, #0
 8009b86:	f380 8811 	msr	BASEPRI, r0
 8009b8a:	4770      	bx	lr
 8009b8c:	f3af 8000 	nop.w

08009b90 <pxCurrentTCBConst2>:
 8009b90:	20000304 	.word	0x20000304
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009b94:	bf00      	nop
 8009b96:	bf00      	nop

08009b98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009b98:	4808      	ldr	r0, [pc, #32]	; (8009bbc <prvPortStartFirstTask+0x24>)
 8009b9a:	6800      	ldr	r0, [r0, #0]
 8009b9c:	6800      	ldr	r0, [r0, #0]
 8009b9e:	f380 8808 	msr	MSP, r0
 8009ba2:	f04f 0000 	mov.w	r0, #0
 8009ba6:	f380 8814 	msr	CONTROL, r0
 8009baa:	b662      	cpsie	i
 8009bac:	b661      	cpsie	f
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	f3bf 8f6f 	isb	sy
 8009bb6:	df00      	svc	0
 8009bb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009bba:	bf00      	nop
 8009bbc:	e000ed08 	.word	0xe000ed08

08009bc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009bc6:	4b36      	ldr	r3, [pc, #216]	; (8009ca0 <xPortStartScheduler+0xe0>)
 8009bc8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	22ff      	movs	r2, #255	; 0xff
 8009bd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	781b      	ldrb	r3, [r3, #0]
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009be0:	78fb      	ldrb	r3, [r7, #3]
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009be8:	b2da      	uxtb	r2, r3
 8009bea:	4b2e      	ldr	r3, [pc, #184]	; (8009ca4 <xPortStartScheduler+0xe4>)
 8009bec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009bee:	4b2e      	ldr	r3, [pc, #184]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009bf0:	2207      	movs	r2, #7
 8009bf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009bf4:	e009      	b.n	8009c0a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009bf6:	4b2c      	ldr	r3, [pc, #176]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	3b01      	subs	r3, #1
 8009bfc:	4a2a      	ldr	r2, [pc, #168]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009bfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c00:	78fb      	ldrb	r3, [r7, #3]
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	005b      	lsls	r3, r3, #1
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c0a:	78fb      	ldrb	r3, [r7, #3]
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c12:	2b80      	cmp	r3, #128	; 0x80
 8009c14:	d0ef      	beq.n	8009bf6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c16:	4b24      	ldr	r3, [pc, #144]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f1c3 0307 	rsb	r3, r3, #7
 8009c1e:	2b04      	cmp	r3, #4
 8009c20:	d00b      	beq.n	8009c3a <xPortStartScheduler+0x7a>
 8009c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c26:	b672      	cpsid	i
 8009c28:	f383 8811 	msr	BASEPRI, r3
 8009c2c:	f3bf 8f6f 	isb	sy
 8009c30:	f3bf 8f4f 	dsb	sy
 8009c34:	b662      	cpsie	i
 8009c36:	60bb      	str	r3, [r7, #8]
 8009c38:	e7fe      	b.n	8009c38 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009c3a:	4b1b      	ldr	r3, [pc, #108]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	021b      	lsls	r3, r3, #8
 8009c40:	4a19      	ldr	r2, [pc, #100]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009c42:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009c44:	4b18      	ldr	r3, [pc, #96]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009c4c:	4a16      	ldr	r2, [pc, #88]	; (8009ca8 <xPortStartScheduler+0xe8>)
 8009c4e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	b2da      	uxtb	r2, r3
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009c58:	4b14      	ldr	r3, [pc, #80]	; (8009cac <xPortStartScheduler+0xec>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4a13      	ldr	r2, [pc, #76]	; (8009cac <xPortStartScheduler+0xec>)
 8009c5e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009c62:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009c64:	4b11      	ldr	r3, [pc, #68]	; (8009cac <xPortStartScheduler+0xec>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4a10      	ldr	r2, [pc, #64]	; (8009cac <xPortStartScheduler+0xec>)
 8009c6a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009c6e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009c70:	f000 f8d4 	bl	8009e1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009c74:	4b0e      	ldr	r3, [pc, #56]	; (8009cb0 <xPortStartScheduler+0xf0>)
 8009c76:	2200      	movs	r2, #0
 8009c78:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009c7a:	f000 f8f3 	bl	8009e64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009c7e:	4b0d      	ldr	r3, [pc, #52]	; (8009cb4 <xPortStartScheduler+0xf4>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a0c      	ldr	r2, [pc, #48]	; (8009cb4 <xPortStartScheduler+0xf4>)
 8009c84:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009c88:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009c8a:	f7ff ff85 	bl	8009b98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009c8e:	f7ff fa8b 	bl	80091a8 <vTaskSwitchContext>
	prvTaskExitError();
 8009c92:	f7ff ff39 	bl	8009b08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009c96:	2300      	movs	r3, #0
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}
 8009ca0:	e000e400 	.word	0xe000e400
 8009ca4:	20000430 	.word	0x20000430
 8009ca8:	20000434 	.word	0x20000434
 8009cac:	e000ed20 	.word	0xe000ed20
 8009cb0:	2000000c 	.word	0x2000000c
 8009cb4:	e000ef34 	.word	0xe000ef34

08009cb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b083      	sub	sp, #12
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc2:	b672      	cpsid	i
 8009cc4:	f383 8811 	msr	BASEPRI, r3
 8009cc8:	f3bf 8f6f 	isb	sy
 8009ccc:	f3bf 8f4f 	dsb	sy
 8009cd0:	b662      	cpsie	i
 8009cd2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009cd4:	4b0f      	ldr	r3, [pc, #60]	; (8009d14 <vPortEnterCritical+0x5c>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	4a0e      	ldr	r2, [pc, #56]	; (8009d14 <vPortEnterCritical+0x5c>)
 8009cdc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009cde:	4b0d      	ldr	r3, [pc, #52]	; (8009d14 <vPortEnterCritical+0x5c>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2b01      	cmp	r3, #1
 8009ce4:	d110      	bne.n	8009d08 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ce6:	4b0c      	ldr	r3, [pc, #48]	; (8009d18 <vPortEnterCritical+0x60>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d00b      	beq.n	8009d08 <vPortEnterCritical+0x50>
 8009cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf4:	b672      	cpsid	i
 8009cf6:	f383 8811 	msr	BASEPRI, r3
 8009cfa:	f3bf 8f6f 	isb	sy
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	b662      	cpsie	i
 8009d04:	603b      	str	r3, [r7, #0]
 8009d06:	e7fe      	b.n	8009d06 <vPortEnterCritical+0x4e>
	}
}
 8009d08:	bf00      	nop
 8009d0a:	370c      	adds	r7, #12
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr
 8009d14:	2000000c 	.word	0x2000000c
 8009d18:	e000ed04 	.word	0xe000ed04

08009d1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009d22:	4b12      	ldr	r3, [pc, #72]	; (8009d6c <vPortExitCritical+0x50>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d10b      	bne.n	8009d42 <vPortExitCritical+0x26>
 8009d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d2e:	b672      	cpsid	i
 8009d30:	f383 8811 	msr	BASEPRI, r3
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	f3bf 8f4f 	dsb	sy
 8009d3c:	b662      	cpsie	i
 8009d3e:	607b      	str	r3, [r7, #4]
 8009d40:	e7fe      	b.n	8009d40 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8009d42:	4b0a      	ldr	r3, [pc, #40]	; (8009d6c <vPortExitCritical+0x50>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3b01      	subs	r3, #1
 8009d48:	4a08      	ldr	r2, [pc, #32]	; (8009d6c <vPortExitCritical+0x50>)
 8009d4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009d4c:	4b07      	ldr	r3, [pc, #28]	; (8009d6c <vPortExitCritical+0x50>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d104      	bne.n	8009d5e <vPortExitCritical+0x42>
 8009d54:	2300      	movs	r3, #0
 8009d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009d5e:	bf00      	nop
 8009d60:	370c      	adds	r7, #12
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	2000000c 	.word	0x2000000c

08009d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009d70:	f3ef 8009 	mrs	r0, PSP
 8009d74:	f3bf 8f6f 	isb	sy
 8009d78:	4b15      	ldr	r3, [pc, #84]	; (8009dd0 <pxCurrentTCBConst>)
 8009d7a:	681a      	ldr	r2, [r3, #0]
 8009d7c:	f01e 0f10 	tst.w	lr, #16
 8009d80:	bf08      	it	eq
 8009d82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009d86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d8a:	6010      	str	r0, [r2, #0]
 8009d8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009d90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009d94:	b672      	cpsid	i
 8009d96:	f380 8811 	msr	BASEPRI, r0
 8009d9a:	f3bf 8f4f 	dsb	sy
 8009d9e:	f3bf 8f6f 	isb	sy
 8009da2:	b662      	cpsie	i
 8009da4:	f7ff fa00 	bl	80091a8 <vTaskSwitchContext>
 8009da8:	f04f 0000 	mov.w	r0, #0
 8009dac:	f380 8811 	msr	BASEPRI, r0
 8009db0:	bc09      	pop	{r0, r3}
 8009db2:	6819      	ldr	r1, [r3, #0]
 8009db4:	6808      	ldr	r0, [r1, #0]
 8009db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dba:	f01e 0f10 	tst.w	lr, #16
 8009dbe:	bf08      	it	eq
 8009dc0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009dc4:	f380 8809 	msr	PSP, r0
 8009dc8:	f3bf 8f6f 	isb	sy
 8009dcc:	4770      	bx	lr
 8009dce:	bf00      	nop

08009dd0 <pxCurrentTCBConst>:
 8009dd0:	20000304 	.word	0x20000304
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009dd4:	bf00      	nop
 8009dd6:	bf00      	nop

08009dd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b082      	sub	sp, #8
 8009ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8009dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de2:	b672      	cpsid	i
 8009de4:	f383 8811 	msr	BASEPRI, r3
 8009de8:	f3bf 8f6f 	isb	sy
 8009dec:	f3bf 8f4f 	dsb	sy
 8009df0:	b662      	cpsie	i
 8009df2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009df4:	f7ff f91e 	bl	8009034 <xTaskIncrementTick>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d003      	beq.n	8009e06 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009dfe:	4b06      	ldr	r3, [pc, #24]	; (8009e18 <SysTick_Handler+0x40>)
 8009e00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e04:	601a      	str	r2, [r3, #0]
 8009e06:	2300      	movs	r3, #0
 8009e08:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8009e10:	bf00      	nop
 8009e12:	3708      	adds	r7, #8
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}
 8009e18:	e000ed04 	.word	0xe000ed04

08009e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009e20:	4b0b      	ldr	r3, [pc, #44]	; (8009e50 <vPortSetupTimerInterrupt+0x34>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009e26:	4b0b      	ldr	r3, [pc, #44]	; (8009e54 <vPortSetupTimerInterrupt+0x38>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009e2c:	4b0a      	ldr	r3, [pc, #40]	; (8009e58 <vPortSetupTimerInterrupt+0x3c>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a0a      	ldr	r2, [pc, #40]	; (8009e5c <vPortSetupTimerInterrupt+0x40>)
 8009e32:	fba2 2303 	umull	r2, r3, r2, r3
 8009e36:	099b      	lsrs	r3, r3, #6
 8009e38:	4a09      	ldr	r2, [pc, #36]	; (8009e60 <vPortSetupTimerInterrupt+0x44>)
 8009e3a:	3b01      	subs	r3, #1
 8009e3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009e3e:	4b04      	ldr	r3, [pc, #16]	; (8009e50 <vPortSetupTimerInterrupt+0x34>)
 8009e40:	2207      	movs	r2, #7
 8009e42:	601a      	str	r2, [r3, #0]
}
 8009e44:	bf00      	nop
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	e000e010 	.word	0xe000e010
 8009e54:	e000e018 	.word	0xe000e018
 8009e58:	20000000 	.word	0x20000000
 8009e5c:	10624dd3 	.word	0x10624dd3
 8009e60:	e000e014 	.word	0xe000e014

08009e64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009e64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009e74 <vPortEnableVFP+0x10>
 8009e68:	6801      	ldr	r1, [r0, #0]
 8009e6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009e6e:	6001      	str	r1, [r0, #0]
 8009e70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009e72:	bf00      	nop
 8009e74:	e000ed88 	.word	0xe000ed88

08009e78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009e78:	b480      	push	{r7}
 8009e7a:	b085      	sub	sp, #20
 8009e7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009e7e:	f3ef 8305 	mrs	r3, IPSR
 8009e82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2b0f      	cmp	r3, #15
 8009e88:	d915      	bls.n	8009eb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009e8a:	4a18      	ldr	r2, [pc, #96]	; (8009eec <vPortValidateInterruptPriority+0x74>)
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	4413      	add	r3, r2
 8009e90:	781b      	ldrb	r3, [r3, #0]
 8009e92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009e94:	4b16      	ldr	r3, [pc, #88]	; (8009ef0 <vPortValidateInterruptPriority+0x78>)
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	7afa      	ldrb	r2, [r7, #11]
 8009e9a:	429a      	cmp	r2, r3
 8009e9c:	d20b      	bcs.n	8009eb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea2:	b672      	cpsid	i
 8009ea4:	f383 8811 	msr	BASEPRI, r3
 8009ea8:	f3bf 8f6f 	isb	sy
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	b662      	cpsie	i
 8009eb2:	607b      	str	r3, [r7, #4]
 8009eb4:	e7fe      	b.n	8009eb4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009eb6:	4b0f      	ldr	r3, [pc, #60]	; (8009ef4 <vPortValidateInterruptPriority+0x7c>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009ebe:	4b0e      	ldr	r3, [pc, #56]	; (8009ef8 <vPortValidateInterruptPriority+0x80>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d90b      	bls.n	8009ede <vPortValidateInterruptPriority+0x66>
 8009ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eca:	b672      	cpsid	i
 8009ecc:	f383 8811 	msr	BASEPRI, r3
 8009ed0:	f3bf 8f6f 	isb	sy
 8009ed4:	f3bf 8f4f 	dsb	sy
 8009ed8:	b662      	cpsie	i
 8009eda:	603b      	str	r3, [r7, #0]
 8009edc:	e7fe      	b.n	8009edc <vPortValidateInterruptPriority+0x64>
	}
 8009ede:	bf00      	nop
 8009ee0:	3714      	adds	r7, #20
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee8:	4770      	bx	lr
 8009eea:	bf00      	nop
 8009eec:	e000e3f0 	.word	0xe000e3f0
 8009ef0:	20000430 	.word	0x20000430
 8009ef4:	e000ed0c 	.word	0xe000ed0c
 8009ef8:	20000434 	.word	0x20000434

08009efc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b08a      	sub	sp, #40	; 0x28
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f04:	2300      	movs	r3, #0
 8009f06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f08:	f7fe ffc6 	bl	8008e98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f0c:	4b5a      	ldr	r3, [pc, #360]	; (800a078 <pvPortMalloc+0x17c>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d101      	bne.n	8009f18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f14:	f000 f916 	bl	800a144 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f18:	4b58      	ldr	r3, [pc, #352]	; (800a07c <pvPortMalloc+0x180>)
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	4013      	ands	r3, r2
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	f040 8090 	bne.w	800a046 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d01e      	beq.n	8009f6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009f2c:	2208      	movs	r2, #8
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	4413      	add	r3, r2
 8009f32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f003 0307 	and.w	r3, r3, #7
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d015      	beq.n	8009f6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f023 0307 	bic.w	r3, r3, #7
 8009f44:	3308      	adds	r3, #8
 8009f46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f003 0307 	and.w	r3, r3, #7
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00b      	beq.n	8009f6a <pvPortMalloc+0x6e>
 8009f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f56:	b672      	cpsid	i
 8009f58:	f383 8811 	msr	BASEPRI, r3
 8009f5c:	f3bf 8f6f 	isb	sy
 8009f60:	f3bf 8f4f 	dsb	sy
 8009f64:	b662      	cpsie	i
 8009f66:	617b      	str	r3, [r7, #20]
 8009f68:	e7fe      	b.n	8009f68 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d06a      	beq.n	800a046 <pvPortMalloc+0x14a>
 8009f70:	4b43      	ldr	r3, [pc, #268]	; (800a080 <pvPortMalloc+0x184>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	687a      	ldr	r2, [r7, #4]
 8009f76:	429a      	cmp	r2, r3
 8009f78:	d865      	bhi.n	800a046 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009f7a:	4b42      	ldr	r3, [pc, #264]	; (800a084 <pvPortMalloc+0x188>)
 8009f7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009f7e:	4b41      	ldr	r3, [pc, #260]	; (800a084 <pvPortMalloc+0x188>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f84:	e004      	b.n	8009f90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d903      	bls.n	8009fa2 <pvPortMalloc+0xa6>
 8009f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d1f1      	bne.n	8009f86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009fa2:	4b35      	ldr	r3, [pc, #212]	; (800a078 <pvPortMalloc+0x17c>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d04c      	beq.n	800a046 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009fac:	6a3b      	ldr	r3, [r7, #32]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2208      	movs	r2, #8
 8009fb2:	4413      	add	r3, r2
 8009fb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	6a3b      	ldr	r3, [r7, #32]
 8009fbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc0:	685a      	ldr	r2, [r3, #4]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	1ad2      	subs	r2, r2, r3
 8009fc6:	2308      	movs	r3, #8
 8009fc8:	005b      	lsls	r3, r3, #1
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d920      	bls.n	800a010 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4413      	add	r3, r2
 8009fd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	f003 0307 	and.w	r3, r3, #7
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d00b      	beq.n	8009ff8 <pvPortMalloc+0xfc>
 8009fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe4:	b672      	cpsid	i
 8009fe6:	f383 8811 	msr	BASEPRI, r3
 8009fea:	f3bf 8f6f 	isb	sy
 8009fee:	f3bf 8f4f 	dsb	sy
 8009ff2:	b662      	cpsie	i
 8009ff4:	613b      	str	r3, [r7, #16]
 8009ff6:	e7fe      	b.n	8009ff6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffa:	685a      	ldr	r2, [r3, #4]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	1ad2      	subs	r2, r2, r3
 800a000:	69bb      	ldr	r3, [r7, #24]
 800a002:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a006:	687a      	ldr	r2, [r7, #4]
 800a008:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a00a:	69b8      	ldr	r0, [r7, #24]
 800a00c:	f000 f8fc 	bl	800a208 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a010:	4b1b      	ldr	r3, [pc, #108]	; (800a080 <pvPortMalloc+0x184>)
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	1ad3      	subs	r3, r2, r3
 800a01a:	4a19      	ldr	r2, [pc, #100]	; (800a080 <pvPortMalloc+0x184>)
 800a01c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a01e:	4b18      	ldr	r3, [pc, #96]	; (800a080 <pvPortMalloc+0x184>)
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	4b19      	ldr	r3, [pc, #100]	; (800a088 <pvPortMalloc+0x18c>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	429a      	cmp	r2, r3
 800a028:	d203      	bcs.n	800a032 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a02a:	4b15      	ldr	r3, [pc, #84]	; (800a080 <pvPortMalloc+0x184>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4a16      	ldr	r2, [pc, #88]	; (800a088 <pvPortMalloc+0x18c>)
 800a030:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a034:	685a      	ldr	r2, [r3, #4]
 800a036:	4b11      	ldr	r3, [pc, #68]	; (800a07c <pvPortMalloc+0x180>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	431a      	orrs	r2, r3
 800a03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a042:	2200      	movs	r2, #0
 800a044:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a046:	f7fe ff35 	bl	8008eb4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a04a:	69fb      	ldr	r3, [r7, #28]
 800a04c:	f003 0307 	and.w	r3, r3, #7
 800a050:	2b00      	cmp	r3, #0
 800a052:	d00b      	beq.n	800a06c <pvPortMalloc+0x170>
 800a054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a058:	b672      	cpsid	i
 800a05a:	f383 8811 	msr	BASEPRI, r3
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	f3bf 8f4f 	dsb	sy
 800a066:	b662      	cpsie	i
 800a068:	60fb      	str	r3, [r7, #12]
 800a06a:	e7fe      	b.n	800a06a <pvPortMalloc+0x16e>
	return pvReturn;
 800a06c:	69fb      	ldr	r3, [r7, #28]
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3728      	adds	r7, #40	; 0x28
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	20004040 	.word	0x20004040
 800a07c:	2000404c 	.word	0x2000404c
 800a080:	20004044 	.word	0x20004044
 800a084:	20004038 	.word	0x20004038
 800a088:	20004048 	.word	0x20004048

0800a08c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b086      	sub	sp, #24
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d04a      	beq.n	800a134 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a09e:	2308      	movs	r3, #8
 800a0a0:	425b      	negs	r3, r3
 800a0a2:	697a      	ldr	r2, [r7, #20]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	685a      	ldr	r2, [r3, #4]
 800a0b0:	4b22      	ldr	r3, [pc, #136]	; (800a13c <vPortFree+0xb0>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	4013      	ands	r3, r2
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d10b      	bne.n	800a0d2 <vPortFree+0x46>
 800a0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0be:	b672      	cpsid	i
 800a0c0:	f383 8811 	msr	BASEPRI, r3
 800a0c4:	f3bf 8f6f 	isb	sy
 800a0c8:	f3bf 8f4f 	dsb	sy
 800a0cc:	b662      	cpsie	i
 800a0ce:	60fb      	str	r3, [r7, #12]
 800a0d0:	e7fe      	b.n	800a0d0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d00b      	beq.n	800a0f2 <vPortFree+0x66>
 800a0da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0de:	b672      	cpsid	i
 800a0e0:	f383 8811 	msr	BASEPRI, r3
 800a0e4:	f3bf 8f6f 	isb	sy
 800a0e8:	f3bf 8f4f 	dsb	sy
 800a0ec:	b662      	cpsie	i
 800a0ee:	60bb      	str	r3, [r7, #8]
 800a0f0:	e7fe      	b.n	800a0f0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	685a      	ldr	r2, [r3, #4]
 800a0f6:	4b11      	ldr	r3, [pc, #68]	; (800a13c <vPortFree+0xb0>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4013      	ands	r3, r2
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d019      	beq.n	800a134 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d115      	bne.n	800a134 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	685a      	ldr	r2, [r3, #4]
 800a10c:	4b0b      	ldr	r3, [pc, #44]	; (800a13c <vPortFree+0xb0>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	43db      	mvns	r3, r3
 800a112:	401a      	ands	r2, r3
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a118:	f7fe febe 	bl	8008e98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	685a      	ldr	r2, [r3, #4]
 800a120:	4b07      	ldr	r3, [pc, #28]	; (800a140 <vPortFree+0xb4>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4413      	add	r3, r2
 800a126:	4a06      	ldr	r2, [pc, #24]	; (800a140 <vPortFree+0xb4>)
 800a128:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a12a:	6938      	ldr	r0, [r7, #16]
 800a12c:	f000 f86c 	bl	800a208 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a130:	f7fe fec0 	bl	8008eb4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a134:	bf00      	nop
 800a136:	3718      	adds	r7, #24
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}
 800a13c:	2000404c 	.word	0x2000404c
 800a140:	20004044 	.word	0x20004044

0800a144 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a144:	b480      	push	{r7}
 800a146:	b085      	sub	sp, #20
 800a148:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a14a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a14e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a150:	4b27      	ldr	r3, [pc, #156]	; (800a1f0 <prvHeapInit+0xac>)
 800a152:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	f003 0307 	and.w	r3, r3, #7
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d00c      	beq.n	800a178 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	3307      	adds	r3, #7
 800a162:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	f023 0307 	bic.w	r3, r3, #7
 800a16a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a16c:	68ba      	ldr	r2, [r7, #8]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	1ad3      	subs	r3, r2, r3
 800a172:	4a1f      	ldr	r2, [pc, #124]	; (800a1f0 <prvHeapInit+0xac>)
 800a174:	4413      	add	r3, r2
 800a176:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a17c:	4a1d      	ldr	r2, [pc, #116]	; (800a1f4 <prvHeapInit+0xb0>)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a182:	4b1c      	ldr	r3, [pc, #112]	; (800a1f4 <prvHeapInit+0xb0>)
 800a184:	2200      	movs	r2, #0
 800a186:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	68ba      	ldr	r2, [r7, #8]
 800a18c:	4413      	add	r3, r2
 800a18e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a190:	2208      	movs	r2, #8
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	1a9b      	subs	r3, r3, r2
 800a196:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	f023 0307 	bic.w	r3, r3, #7
 800a19e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	4a15      	ldr	r2, [pc, #84]	; (800a1f8 <prvHeapInit+0xb4>)
 800a1a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a1a6:	4b14      	ldr	r3, [pc, #80]	; (800a1f8 <prvHeapInit+0xb4>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a1ae:	4b12      	ldr	r3, [pc, #72]	; (800a1f8 <prvHeapInit+0xb4>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	1ad2      	subs	r2, r2, r3
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a1c4:	4b0c      	ldr	r3, [pc, #48]	; (800a1f8 <prvHeapInit+0xb4>)
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	4a0a      	ldr	r2, [pc, #40]	; (800a1fc <prvHeapInit+0xb8>)
 800a1d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	4a09      	ldr	r2, [pc, #36]	; (800a200 <prvHeapInit+0xbc>)
 800a1da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a1dc:	4b09      	ldr	r3, [pc, #36]	; (800a204 <prvHeapInit+0xc0>)
 800a1de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a1e2:	601a      	str	r2, [r3, #0]
}
 800a1e4:	bf00      	nop
 800a1e6:	3714      	adds	r7, #20
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr
 800a1f0:	20000438 	.word	0x20000438
 800a1f4:	20004038 	.word	0x20004038
 800a1f8:	20004040 	.word	0x20004040
 800a1fc:	20004048 	.word	0x20004048
 800a200:	20004044 	.word	0x20004044
 800a204:	2000404c 	.word	0x2000404c

0800a208 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a208:	b480      	push	{r7}
 800a20a:	b085      	sub	sp, #20
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a210:	4b28      	ldr	r3, [pc, #160]	; (800a2b4 <prvInsertBlockIntoFreeList+0xac>)
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	e002      	b.n	800a21c <prvInsertBlockIntoFreeList+0x14>
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	60fb      	str	r3, [r7, #12]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	429a      	cmp	r2, r3
 800a224:	d8f7      	bhi.n	800a216 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	4413      	add	r3, r2
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	429a      	cmp	r2, r3
 800a236:	d108      	bne.n	800a24a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	685a      	ldr	r2, [r3, #4]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	441a      	add	r2, r3
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	68ba      	ldr	r2, [r7, #8]
 800a254:	441a      	add	r2, r3
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d118      	bne.n	800a290 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	4b15      	ldr	r3, [pc, #84]	; (800a2b8 <prvInsertBlockIntoFreeList+0xb0>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	429a      	cmp	r2, r3
 800a268:	d00d      	beq.n	800a286 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	685a      	ldr	r2, [r3, #4]
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	441a      	add	r2, r3
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	681a      	ldr	r2, [r3, #0]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	601a      	str	r2, [r3, #0]
 800a284:	e008      	b.n	800a298 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a286:	4b0c      	ldr	r3, [pc, #48]	; (800a2b8 <prvInsertBlockIntoFreeList+0xb0>)
 800a288:	681a      	ldr	r2, [r3, #0]
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	601a      	str	r2, [r3, #0]
 800a28e:	e003      	b.n	800a298 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681a      	ldr	r2, [r3, #0]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a298:	68fa      	ldr	r2, [r7, #12]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d002      	beq.n	800a2a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2a6:	bf00      	nop
 800a2a8:	3714      	adds	r7, #20
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr
 800a2b2:	bf00      	nop
 800a2b4:	20004038 	.word	0x20004038
 800a2b8:	20004040 	.word	0x20004040

0800a2bc <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800a2c6:	f008 ffcd 	bl	8013264 <sys_timeouts_sleeptime>
 800a2ca:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2d2:	d10b      	bne.n	800a2ec <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800a2d4:	4813      	ldr	r0, [pc, #76]	; (800a324 <tcpip_timeouts_mbox_fetch+0x68>)
 800a2d6:	f00b fd36 	bl	8015d46 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800a2da:	2200      	movs	r2, #0
 800a2dc:	6839      	ldr	r1, [r7, #0]
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f00b fca8 	bl	8015c34 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800a2e4:	480f      	ldr	r0, [pc, #60]	; (800a324 <tcpip_timeouts_mbox_fetch+0x68>)
 800a2e6:	f00b fd1f 	bl	8015d28 <sys_mutex_lock>
    return;
 800a2ea:	e018      	b.n	800a31e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d102      	bne.n	800a2f8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800a2f2:	f008 ff7d 	bl	80131f0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a2f6:	e7e6      	b.n	800a2c6 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800a2f8:	480a      	ldr	r0, [pc, #40]	; (800a324 <tcpip_timeouts_mbox_fetch+0x68>)
 800a2fa:	f00b fd24 	bl	8015d46 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	6839      	ldr	r1, [r7, #0]
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f00b fc96 	bl	8015c34 <sys_arch_mbox_fetch>
 800a308:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800a30a:	4806      	ldr	r0, [pc, #24]	; (800a324 <tcpip_timeouts_mbox_fetch+0x68>)
 800a30c:	f00b fd0c 	bl	8015d28 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a316:	d102      	bne.n	800a31e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800a318:	f008 ff6a 	bl	80131f0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a31c:	e7d3      	b.n	800a2c6 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800a31e:	3710      	adds	r7, #16
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}
 800a324:	20007de8 	.word	0x20007de8

0800a328 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800a330:	4810      	ldr	r0, [pc, #64]	; (800a374 <tcpip_thread+0x4c>)
 800a332:	f00b fcf9 	bl	8015d28 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800a336:	4b10      	ldr	r3, [pc, #64]	; (800a378 <tcpip_thread+0x50>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d005      	beq.n	800a34a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800a33e:	4b0e      	ldr	r3, [pc, #56]	; (800a378 <tcpip_thread+0x50>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4a0e      	ldr	r2, [pc, #56]	; (800a37c <tcpip_thread+0x54>)
 800a344:	6812      	ldr	r2, [r2, #0]
 800a346:	4610      	mov	r0, r2
 800a348:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a34a:	f107 030c 	add.w	r3, r7, #12
 800a34e:	4619      	mov	r1, r3
 800a350:	480b      	ldr	r0, [pc, #44]	; (800a380 <tcpip_thread+0x58>)
 800a352:	f7ff ffb3 	bl	800a2bc <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d106      	bne.n	800a36a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a35c:	4b09      	ldr	r3, [pc, #36]	; (800a384 <tcpip_thread+0x5c>)
 800a35e:	2291      	movs	r2, #145	; 0x91
 800a360:	4909      	ldr	r1, [pc, #36]	; (800a388 <tcpip_thread+0x60>)
 800a362:	480a      	ldr	r0, [pc, #40]	; (800a38c <tcpip_thread+0x64>)
 800a364:	f00b fd86 	bl	8015e74 <iprintf>
      continue;
 800a368:	e003      	b.n	800a372 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	4618      	mov	r0, r3
 800a36e:	f000 f80f 	bl	800a390 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a372:	e7ea      	b.n	800a34a <tcpip_thread+0x22>
 800a374:	20007de8 	.word	0x20007de8
 800a378:	20004050 	.word	0x20004050
 800a37c:	20004054 	.word	0x20004054
 800a380:	20004058 	.word	0x20004058
 800a384:	08016dd8 	.word	0x08016dd8
 800a388:	08016e08 	.word	0x08016e08
 800a38c:	08016e28 	.word	0x08016e28

0800a390 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	781b      	ldrb	r3, [r3, #0]
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d018      	beq.n	800a3d2 <tcpip_thread_handle_msg+0x42>
 800a3a0:	2b02      	cmp	r3, #2
 800a3a2:	d021      	beq.n	800a3e8 <tcpip_thread_handle_msg+0x58>
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d126      	bne.n	800a3f6 <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	68db      	ldr	r3, [r3, #12]
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	6850      	ldr	r0, [r2, #4]
 800a3b0:	687a      	ldr	r2, [r7, #4]
 800a3b2:	6892      	ldr	r2, [r2, #8]
 800a3b4:	4611      	mov	r1, r2
 800a3b6:	4798      	blx	r3
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d004      	beq.n	800a3c8 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f002 fb10 	bl	800c9e8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a3c8:	6879      	ldr	r1, [r7, #4]
 800a3ca:	2009      	movs	r0, #9
 800a3cc:	f001 fc6c 	bl	800bca8 <memp_free>
      break;
 800a3d0:	e018      	b.n	800a404 <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	6892      	ldr	r2, [r2, #8]
 800a3da:	4610      	mov	r0, r2
 800a3dc:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800a3de:	6879      	ldr	r1, [r7, #4]
 800a3e0:	2008      	movs	r0, #8
 800a3e2:	f001 fc61 	bl	800bca8 <memp_free>
      break;
 800a3e6:	e00d      	b.n	800a404 <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	6892      	ldr	r2, [r2, #8]
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	4798      	blx	r3
      break;
 800a3f4:	e006      	b.n	800a404 <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a3f6:	4b05      	ldr	r3, [pc, #20]	; (800a40c <tcpip_thread_handle_msg+0x7c>)
 800a3f8:	22cf      	movs	r2, #207	; 0xcf
 800a3fa:	4905      	ldr	r1, [pc, #20]	; (800a410 <tcpip_thread_handle_msg+0x80>)
 800a3fc:	4805      	ldr	r0, [pc, #20]	; (800a414 <tcpip_thread_handle_msg+0x84>)
 800a3fe:	f00b fd39 	bl	8015e74 <iprintf>
      break;
 800a402:	bf00      	nop
  }
}
 800a404:	bf00      	nop
 800a406:	3708      	adds	r7, #8
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	08016dd8 	.word	0x08016dd8
 800a410:	08016e08 	.word	0x08016e08
 800a414:	08016e28 	.word	0x08016e28

0800a418 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b086      	sub	sp, #24
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60f8      	str	r0, [r7, #12]
 800a420:	60b9      	str	r1, [r7, #8]
 800a422:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a424:	481a      	ldr	r0, [pc, #104]	; (800a490 <tcpip_inpkt+0x78>)
 800a426:	f00b fc44 	bl	8015cb2 <sys_mbox_valid>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d105      	bne.n	800a43c <tcpip_inpkt+0x24>
 800a430:	4b18      	ldr	r3, [pc, #96]	; (800a494 <tcpip_inpkt+0x7c>)
 800a432:	22fc      	movs	r2, #252	; 0xfc
 800a434:	4918      	ldr	r1, [pc, #96]	; (800a498 <tcpip_inpkt+0x80>)
 800a436:	4819      	ldr	r0, [pc, #100]	; (800a49c <tcpip_inpkt+0x84>)
 800a438:	f00b fd1c 	bl	8015e74 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800a43c:	2009      	movs	r0, #9
 800a43e:	f001 fbe1 	bl	800bc04 <memp_malloc>
 800a442:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d102      	bne.n	800a450 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800a44a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a44e:	e01a      	b.n	800a486 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	2200      	movs	r2, #0
 800a454:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a468:	6979      	ldr	r1, [r7, #20]
 800a46a:	4809      	ldr	r0, [pc, #36]	; (800a490 <tcpip_inpkt+0x78>)
 800a46c:	f00b fbc8 	bl	8015c00 <sys_mbox_trypost>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d006      	beq.n	800a484 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a476:	6979      	ldr	r1, [r7, #20]
 800a478:	2009      	movs	r0, #9
 800a47a:	f001 fc15 	bl	800bca8 <memp_free>
    return ERR_MEM;
 800a47e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a482:	e000      	b.n	800a486 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800a484:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800a486:	4618      	mov	r0, r3
 800a488:	3718      	adds	r7, #24
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	20004058 	.word	0x20004058
 800a494:	08016dd8 	.word	0x08016dd8
 800a498:	08016e50 	.word	0x08016e50
 800a49c:	08016e28 	.word	0x08016e28

0800a4a0 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b082      	sub	sp, #8
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a4b0:	f003 0318 	and.w	r3, r3, #24
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d006      	beq.n	800a4c6 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800a4b8:	4a08      	ldr	r2, [pc, #32]	; (800a4dc <tcpip_input+0x3c>)
 800a4ba:	6839      	ldr	r1, [r7, #0]
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f7ff ffab 	bl	800a418 <tcpip_inpkt>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	e005      	b.n	800a4d2 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800a4c6:	4a06      	ldr	r2, [pc, #24]	; (800a4e0 <tcpip_input+0x40>)
 800a4c8:	6839      	ldr	r1, [r7, #0]
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f7ff ffa4 	bl	800a418 <tcpip_inpkt>
 800a4d0:	4603      	mov	r3, r0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3708      	adds	r7, #8
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	08015a11 	.word	0x08015a11
 800a4e0:	08014931 	.word	0x08014931

0800a4e4 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a4ee:	4819      	ldr	r0, [pc, #100]	; (800a554 <tcpip_try_callback+0x70>)
 800a4f0:	f00b fbdf 	bl	8015cb2 <sys_mbox_valid>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d106      	bne.n	800a508 <tcpip_try_callback+0x24>
 800a4fa:	4b17      	ldr	r3, [pc, #92]	; (800a558 <tcpip_try_callback+0x74>)
 800a4fc:	f240 125d 	movw	r2, #349	; 0x15d
 800a500:	4916      	ldr	r1, [pc, #88]	; (800a55c <tcpip_try_callback+0x78>)
 800a502:	4817      	ldr	r0, [pc, #92]	; (800a560 <tcpip_try_callback+0x7c>)
 800a504:	f00b fcb6 	bl	8015e74 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800a508:	2008      	movs	r0, #8
 800a50a:	f001 fb7b 	bl	800bc04 <memp_malloc>
 800a50e:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d102      	bne.n	800a51c <tcpip_try_callback+0x38>
    return ERR_MEM;
 800a516:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a51a:	e017      	b.n	800a54c <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2201      	movs	r2, #1
 800a520:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	687a      	ldr	r2, [r7, #4]
 800a526:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	683a      	ldr	r2, [r7, #0]
 800a52c:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a52e:	68f9      	ldr	r1, [r7, #12]
 800a530:	4808      	ldr	r0, [pc, #32]	; (800a554 <tcpip_try_callback+0x70>)
 800a532:	f00b fb65 	bl	8015c00 <sys_mbox_trypost>
 800a536:	4603      	mov	r3, r0
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d006      	beq.n	800a54a <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800a53c:	68f9      	ldr	r1, [r7, #12]
 800a53e:	2008      	movs	r0, #8
 800a540:	f001 fbb2 	bl	800bca8 <memp_free>
    return ERR_MEM;
 800a544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a548:	e000      	b.n	800a54c <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800a54a:	2300      	movs	r3, #0
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3710      	adds	r7, #16
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}
 800a554:	20004058 	.word	0x20004058
 800a558:	08016dd8 	.word	0x08016dd8
 800a55c:	08016e50 	.word	0x08016e50
 800a560:	08016e28 	.word	0x08016e28

0800a564 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af02      	add	r7, sp, #8
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  lwip_init();
 800a56e:	f000 fec1 	bl	800b2f4 <lwip_init>

  tcpip_init_done = initfunc;
 800a572:	4a17      	ldr	r2, [pc, #92]	; (800a5d0 <tcpip_init+0x6c>)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800a578:	4a16      	ldr	r2, [pc, #88]	; (800a5d4 <tcpip_init+0x70>)
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a57e:	2106      	movs	r1, #6
 800a580:	4815      	ldr	r0, [pc, #84]	; (800a5d8 <tcpip_init+0x74>)
 800a582:	f00b fb1b 	bl	8015bbc <sys_mbox_new>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d006      	beq.n	800a59a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800a58c:	4b13      	ldr	r3, [pc, #76]	; (800a5dc <tcpip_init+0x78>)
 800a58e:	f240 2261 	movw	r2, #609	; 0x261
 800a592:	4913      	ldr	r1, [pc, #76]	; (800a5e0 <tcpip_init+0x7c>)
 800a594:	4813      	ldr	r0, [pc, #76]	; (800a5e4 <tcpip_init+0x80>)
 800a596:	f00b fc6d 	bl	8015e74 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a59a:	4813      	ldr	r0, [pc, #76]	; (800a5e8 <tcpip_init+0x84>)
 800a59c:	f00b fba8 	bl	8015cf0 <sys_mutex_new>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d006      	beq.n	800a5b4 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800a5a6:	4b0d      	ldr	r3, [pc, #52]	; (800a5dc <tcpip_init+0x78>)
 800a5a8:	f240 2265 	movw	r2, #613	; 0x265
 800a5ac:	490f      	ldr	r1, [pc, #60]	; (800a5ec <tcpip_init+0x88>)
 800a5ae:	480d      	ldr	r0, [pc, #52]	; (800a5e4 <tcpip_init+0x80>)
 800a5b0:	f00b fc60 	bl	8015e74 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	9300      	str	r3, [sp, #0]
 800a5b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5bc:	2200      	movs	r2, #0
 800a5be:	490c      	ldr	r1, [pc, #48]	; (800a5f0 <tcpip_init+0x8c>)
 800a5c0:	480c      	ldr	r0, [pc, #48]	; (800a5f4 <tcpip_init+0x90>)
 800a5c2:	f00b fbcd 	bl	8015d60 <sys_thread_new>
}
 800a5c6:	bf00      	nop
 800a5c8:	3708      	adds	r7, #8
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	20004050 	.word	0x20004050
 800a5d4:	20004054 	.word	0x20004054
 800a5d8:	20004058 	.word	0x20004058
 800a5dc:	08016dd8 	.word	0x08016dd8
 800a5e0:	08016e60 	.word	0x08016e60
 800a5e4:	08016e28 	.word	0x08016e28
 800a5e8:	20007de8 	.word	0x20007de8
 800a5ec:	08016e84 	.word	0x08016e84
 800a5f0:	0800a329 	.word	0x0800a329
 800a5f4:	08016ea8 	.word	0x08016ea8

0800a5f8 <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d002      	beq.n	800a60e <fs_open+0x16>
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d102      	bne.n	800a614 <fs_open+0x1c>
    return ERR_ARG;
 800a60e:	f06f 030f 	mvn.w	r3, #15
 800a612:	e028      	b.n	800a666 <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 800a614:	4b16      	ldr	r3, [pc, #88]	; (800a670 <fs_open+0x78>)
 800a616:	60fb      	str	r3, [r7, #12]
 800a618:	e020      	b.n	800a65c <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	685b      	ldr	r3, [r3, #4]
 800a61e:	4619      	mov	r1, r3
 800a620:	6838      	ldr	r0, [r7, #0]
 800a622:	f7f5 fe0d 	bl	8000240 <strcmp>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d114      	bne.n	800a656 <fs_open+0x5e>
      file->data = (const char *)f->data;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	689a      	ldr	r2, [r3, #8]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	68da      	ldr	r2, [r3, #12]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	68da      	ldr	r2, [r3, #12]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	7c1a      	ldrb	r2, [r3, #16]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 800a652:	2300      	movs	r3, #0
 800a654:	e007      	b.n	800a666 <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	60fb      	str	r3, [r7, #12]
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d1db      	bne.n	800a61a <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 800a662:	f06f 0305 	mvn.w	r3, #5
}
 800a666:	4618      	mov	r0, r3
 800a668:	3710      	adds	r7, #16
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}
 800a66e:	bf00      	nop
 800a670:	0802a5a4 	.word	0x0802a5a4

0800a674 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <fs_bytes_left>:
}
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  return file->len - file->index;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	685a      	ldr	r2, [r3, #4]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	689b      	ldr	r3, [r3, #8]
 800a698:	1ad3      	subs	r3, r2, r3
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	370c      	adds	r7, #12
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr

0800a6a6 <http_state_init>:

/** Initialize a struct http_state.
 */
static void
http_state_init(struct http_state *hs)
{
 800a6a6:	b580      	push	{r7, lr}
 800a6a8:	b082      	sub	sp, #8
 800a6aa:	af00      	add	r7, sp, #0
 800a6ac:	6078      	str	r0, [r7, #4]
  /* Initialize the structure. */
  memset(hs, 0, sizeof(struct http_state));
 800a6ae:	222c      	movs	r2, #44	; 0x2c
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f00b fbd6 	bl	8015e64 <memset>
#if LWIP_HTTPD_DYNAMIC_HEADERS
  /* Indicate that the headers are not yet valid */
  hs->hdr_index = NUM_FILE_HDR_STRINGS;
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */
}
 800a6b8:	bf00      	nop
 800a6ba:	3708      	adds	r7, #8
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}

0800a6c0 <http_state_alloc>:

/** Allocate a struct http_state. */
static struct http_state *
http_state_alloc(void)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af00      	add	r7, sp, #0
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 800a6c6:	202c      	movs	r0, #44	; 0x2c
 800a6c8:	f001 f91a 	bl	800b900 <mem_malloc>
 800a6cc:	6078      	str	r0, [r7, #4]
  if (ret == NULL) {
    http_kill_oldest_connection(0);
    ret = HTTP_ALLOC_HTTP_STATE();
  }
#endif /* LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED */
  if (ret != NULL) {
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d002      	beq.n	800a6da <http_state_alloc+0x1a>
    http_state_init(ret);
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f7ff ffe6 	bl	800a6a6 <http_state_init>
    http_add_connection(ret);
  }
  return ret;
 800a6da:	687b      	ldr	r3, [r7, #4]
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3708      	adds	r7, #8
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <http_state_eof>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_eof(struct http_state *hs)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b082      	sub	sp, #8
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  if (hs->handle) {
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	695b      	ldr	r3, [r3, #20]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d007      	beq.n	800a704 <http_state_eof+0x20>
    u32_t ms_needed = sys_now() - hs->time_started;
    u32_t needed = LWIP_MAX(1, (ms_needed / 100));
    LWIP_DEBUGF(HTTPD_DEBUG_TIMING, ("httpd: needed %"U32_F" ms to send file of %d bytes -> %"U32_F" bytes/sec\n",
                                     ms_needed, hs->handle->len, ((((u32_t)hs->handle->len) * 10) / needed)));
#endif /* LWIP_HTTPD_TIMING */
    fs_close(hs->handle);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	695b      	ldr	r3, [r3, #20]
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f7ff ffbb 	bl	800a674 <fs_close>
    hs->handle = NULL;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	615a      	str	r2, [r3, #20]
    http_ssi_state_free(hs->ssi);
    hs->ssi = NULL;
  }
#endif /* LWIP_HTTPD_SSI */
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  if (hs->req) {
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6a1b      	ldr	r3, [r3, #32]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d007      	beq.n	800a71c <http_state_eof+0x38>
    pbuf_free(hs->req);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6a1b      	ldr	r3, [r3, #32]
 800a710:	4618      	mov	r0, r3
 800a712:	f002 f969 	bl	800c9e8 <pbuf_free>
    hs->req = NULL;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2200      	movs	r2, #0
 800a71a:	621a      	str	r2, [r3, #32]
  }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
}
 800a71c:	bf00      	nop
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <http_state_free>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_free(struct http_state *hs)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  if (hs != NULL) {
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d005      	beq.n	800a73e <http_state_free+0x1a>
    http_state_eof(hs);
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f7ff ffd6 	bl	800a6e4 <http_state_eof>
    http_remove_connection(hs);
    HTTP_FREE_HTTP_STATE(hs);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 ff47 	bl	800b5cc <mem_free>
  }
}
 800a73e:	bf00      	nop
 800a740:	3708      	adds	r7, #8
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
	...

0800a748 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b086      	sub	sp, #24
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
 800a754:	70fb      	strb	r3, [r7, #3]
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d106      	bne.n	800a76a <http_write+0x22>
 800a75c:	4b2c      	ldr	r3, [pc, #176]	; (800a810 <http_write+0xc8>)
 800a75e:	f240 2219 	movw	r2, #537	; 0x219
 800a762:	492c      	ldr	r1, [pc, #176]	; (800a814 <http_write+0xcc>)
 800a764:	482c      	ldr	r0, [pc, #176]	; (800a818 <http_write+0xd0>)
 800a766:	f00b fb85 	bl	8015e74 <iprintf>
  len = *length;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	881b      	ldrh	r3, [r3, #0]
 800a76e:	82fb      	strh	r3, [r7, #22]
  if (len == 0) {
 800a770:	8afb      	ldrh	r3, [r7, #22]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d101      	bne.n	800a77a <http_write+0x32>
    return ERR_OK;
 800a776:	2300      	movs	r3, #0
 800a778:	e045      	b.n	800a806 <http_write+0xbe>
  }
  /* We cannot send more data than space available in the send buffer. */
  max_len = altcp_sndbuf(pcb);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a780:	82bb      	strh	r3, [r7, #20]
  if (max_len < len) {
 800a782:	8aba      	ldrh	r2, [r7, #20]
 800a784:	8afb      	ldrh	r3, [r7, #22]
 800a786:	429a      	cmp	r2, r3
 800a788:	d201      	bcs.n	800a78e <http_write+0x46>
    len = max_len;
 800a78a:	8abb      	ldrh	r3, [r7, #20]
 800a78c:	82fb      	strh	r3, [r7, #22]
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a792:	005b      	lsls	r3, r3, #1
 800a794:	82bb      	strh	r3, [r7, #20]
  if (len > max_len) {
 800a796:	8afa      	ldrh	r2, [r7, #22]
 800a798:	8abb      	ldrh	r3, [r7, #20]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d901      	bls.n	800a7a2 <http_write+0x5a>
    len = max_len;
 800a79e:	8abb      	ldrh	r3, [r7, #20]
 800a7a0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 800a7a2:	78fb      	ldrb	r3, [r7, #3]
 800a7a4:	8afa      	ldrh	r2, [r7, #22]
 800a7a6:	68b9      	ldr	r1, [r7, #8]
 800a7a8:	68f8      	ldr	r0, [r7, #12]
 800a7aa:	f006 fea7 	bl	80114fc <tcp_write>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	74fb      	strb	r3, [r7, #19]
    if (err == ERR_MEM) {
 800a7b2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800a7b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7ba:	d10f      	bne.n	800a7dc <http_write+0x94>
      if ((altcp_sndbuf(pcb) == 0) ||
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d004      	beq.n	800a7d0 <http_write+0x88>
          (altcp_sndqueuelen(pcb) >= TCP_SND_QUEUELEN)) {
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      if ((altcp_sndbuf(pcb) == 0) ||
 800a7cc:	2b08      	cmp	r3, #8
 800a7ce:	d902      	bls.n	800a7d6 <http_write+0x8e>
        /* no need to try smaller sizes */
        len = 1;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	82fb      	strh	r3, [r7, #22]
 800a7d4:	e002      	b.n	800a7dc <http_write+0x94>
      } else {
        len /= 2;
 800a7d6:	8afb      	ldrh	r3, [r7, #22]
 800a7d8:	085b      	lsrs	r3, r3, #1
 800a7da:	82fb      	strh	r3, [r7, #22]
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));
 800a7dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800a7e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7e4:	d102      	bne.n	800a7ec <http_write+0xa4>
 800a7e6:	8afb      	ldrh	r3, [r7, #22]
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d8da      	bhi.n	800a7a2 <http_write+0x5a>

  if (err == ERR_OK) {
 800a7ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d103      	bne.n	800a7fc <http_write+0xb4>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	8afa      	ldrh	r2, [r7, #22]
 800a7f8:	801a      	strh	r2, [r3, #0]
 800a7fa:	e002      	b.n	800a802 <http_write+0xba>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2200      	movs	r2, #0
 800a800:	801a      	strh	r2, [r3, #0]
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
#endif

  return err;
 800a802:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3718      	adds	r7, #24
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	08016ef8 	.word	0x08016ef8
 800a814:	08016f30 	.word	0x08016f30
 800a818:	08016f40 	.word	0x08016f40

0800a81c <http_close_or_abort_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b086      	sub	sp, #24
 800a820:	af00      	add	r7, sp, #0
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	4613      	mov	r3, r2
 800a828:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_POST*/


  altcp_arg(pcb, NULL);
 800a82a:	2100      	movs	r1, #0
 800a82c:	68f8      	ldr	r0, [r7, #12]
 800a82e:	f003 ff29 	bl	800e684 <tcp_arg>
  altcp_recv(pcb, NULL);
 800a832:	2100      	movs	r1, #0
 800a834:	68f8      	ldr	r0, [r7, #12]
 800a836:	f003 ff37 	bl	800e6a8 <tcp_recv>
  altcp_err(pcb, NULL);
 800a83a:	2100      	movs	r1, #0
 800a83c:	68f8      	ldr	r0, [r7, #12]
 800a83e:	f003 ff77 	bl	800e730 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 800a842:	2200      	movs	r2, #0
 800a844:	2100      	movs	r1, #0
 800a846:	68f8      	ldr	r0, [r7, #12]
 800a848:	f003 ffac 	bl	800e7a4 <tcp_poll>
  altcp_sent(pcb, NULL);
 800a84c:	2100      	movs	r1, #0
 800a84e:	68f8      	ldr	r0, [r7, #12]
 800a850:	f003 ff4c 	bl	800e6ec <tcp_sent>
  if (hs != NULL) {
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d002      	beq.n	800a860 <http_close_or_abort_conn+0x44>
    http_state_free(hs);
 800a85a:	68b8      	ldr	r0, [r7, #8]
 800a85c:	f7ff ff62 	bl	800a724 <http_state_free>
  }

  if (abort_conn) {
 800a860:	79fb      	ldrb	r3, [r7, #7]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d004      	beq.n	800a870 <http_close_or_abort_conn+0x54>
    altcp_abort(pcb);
 800a866:	68f8      	ldr	r0, [r7, #12]
 800a868:	f002 fe4a 	bl	800d500 <tcp_abort>
    return ERR_OK;
 800a86c:	2300      	movs	r3, #0
 800a86e:	e00f      	b.n	800a890 <http_close_or_abort_conn+0x74>
  }
  err = altcp_close(pcb);
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f002 fd5b 	bl	800d32c <tcp_close>
 800a876:	4603      	mov	r3, r0
 800a878:	75fb      	strb	r3, [r7, #23]
  if (err != ERR_OK) {
 800a87a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d004      	beq.n	800a88c <http_close_or_abort_conn+0x70>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Error %d closing %p\n", err, (void *)pcb));
    /* error closing, try again later in poll */
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 800a882:	2204      	movs	r2, #4
 800a884:	4904      	ldr	r1, [pc, #16]	; (800a898 <http_close_or_abort_conn+0x7c>)
 800a886:	68f8      	ldr	r0, [r7, #12]
 800a888:	f003 ff8c 	bl	800e7a4 <tcp_poll>
  }
  return err;
 800a88c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a890:	4618      	mov	r0, r3
 800a892:	3718      	adds	r7, #24
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	0800af5f 	.word	0x0800af5f

0800a89c <http_close_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_conn(struct altcp_pcb *pcb, struct http_state *hs)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b082      	sub	sp, #8
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
  return http_close_or_abort_conn(pcb, hs, 0);
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	6839      	ldr	r1, [r7, #0]
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f7ff ffb6 	bl	800a81c <http_close_or_abort_conn>
 800a8b0:	4603      	mov	r3, r0
}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	3708      	adds	r7, #8
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}

0800a8ba <http_eof>:
/** End of file: either close the connection (Connection: close) or
 * close the file (Connection: keep-alive)
 */
static void
http_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b082      	sub	sp, #8
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	6078      	str	r0, [r7, #4]
 800a8c2:	6039      	str	r1, [r7, #0]
    /* ensure nagle doesn't interfere with sending all data as fast as possible: */
    altcp_nagle_disable(pcb);
  } else
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  {
    http_close_conn(pcb, hs);
 800a8c4:	6839      	ldr	r1, [r7, #0]
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f7ff ffe8 	bl	800a89c <http_close_conn>
  }
}
 800a8cc:	bf00      	nop
 800a8ce:	3708      	adds	r7, #8
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}

0800a8d4 <http_check_eof>:
 * @returns: 0 if the file is finished or no data has been read
 *           1 if the file is not finished and data has been read
 */
static u8_t
http_check_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b084      	sub	sp, #16
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	6039      	str	r1, [r7, #0]
  int max_write_len;
#endif /* HTTPD_MAX_WRITE_LEN */
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ */

  /* Do we have a valid file handle? */
  if (hs->handle == NULL) {
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	695b      	ldr	r3, [r3, #20]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d105      	bne.n	800a8f2 <http_check_eof+0x1e>
    /* No - close the connection. */
    http_eof(pcb, hs);
 800a8e6:	6839      	ldr	r1, [r7, #0]
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f7ff ffe6 	bl	800a8ba <http_eof>
    return 0;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	e016      	b.n	800a920 <http_check_eof+0x4c>
  }
  bytes_left = fs_bytes_left(hs->handle);
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	695b      	ldr	r3, [r3, #20]
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7ff fec6 	bl	800a688 <fs_bytes_left>
 800a8fc:	60f8      	str	r0, [r7, #12]
  if (bytes_left <= 0) {
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	2b00      	cmp	r3, #0
 800a902:	dc05      	bgt.n	800a910 <http_check_eof+0x3c>
    /* We reached the end of the file so this request is done. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 800a904:	6839      	ldr	r1, [r7, #0]
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f7ff ffd7 	bl	800a8ba <http_eof>
    return 0;
 800a90c:	2300      	movs	r3, #0
 800a90e:	e007      	b.n	800a920 <http_check_eof+0x4c>
    hs->ssi->parse_left = count;
    hs->ssi->parsed = hs->buf;
  }
#endif /* LWIP_HTTPD_SSI */
#else /* LWIP_HTTPD_DYNAMIC_FILE_READ */
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 800a910:	4b05      	ldr	r3, [pc, #20]	; (800a928 <http_check_eof+0x54>)
 800a912:	f240 429d 	movw	r2, #1181	; 0x49d
 800a916:	4905      	ldr	r1, [pc, #20]	; (800a92c <http_check_eof+0x58>)
 800a918:	4805      	ldr	r0, [pc, #20]	; (800a930 <http_check_eof+0x5c>)
 800a91a:	f00b faab 	bl	8015e74 <iprintf>
#endif /* LWIP_HTTPD_SSI || LWIP_HTTPD_DYNAMIC_HEADERS */
  return 1;
 800a91e:	2301      	movs	r3, #1
}
 800a920:	4618      	mov	r0, r3
 800a922:	3710      	adds	r7, #16
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}
 800a928:	08016ef8 	.word	0x08016ef8
 800a92c:	08016f68 	.word	0x08016f68
 800a930:	08016f40 	.word	0x08016f40

0800a934 <http_send_data_nonssi>:
 * @returns: - 1: data has been written (so call tcp_ouput)
 *           - 0: no data has been written (no need to call tcp_output)
 */
static u8_t
http_send_data_nonssi(struct altcp_pcb *pcb, struct http_state *hs)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b084      	sub	sp, #16
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
 800a93c:	6039      	str	r1, [r7, #0]
  err_t err;
  u16_t len;
  u8_t data_to_send = 0;
 800a93e:	2300      	movs	r3, #0
 800a940:	73fb      	strb	r3, [r7, #15]

  /* We are not processing an SHTML file so no tag checking is necessary.
   * Just send the data as we received it from the file. */
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a946:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d803      	bhi.n	800a956 <http_send_data_nonssi+0x22>
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a952:	b29b      	uxth	r3, r3
 800a954:	e001      	b.n	800a95a <http_send_data_nonssi+0x26>
 800a956:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a95a:	81bb      	strh	r3, [r7, #12]

  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	6999      	ldr	r1, [r3, #24]
 800a960:	f107 020c 	add.w	r2, r7, #12
 800a964:	2300      	movs	r3, #0
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f7ff feee 	bl	800a748 <http_write>
 800a96c:	4603      	mov	r3, r0
 800a96e:	73bb      	strb	r3, [r7, #14]
  if (err == ERR_OK) {
 800a970:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10d      	bne.n	800a994 <http_send_data_nonssi+0x60>
    data_to_send = 1;
 800a978:	2301      	movs	r3, #1
 800a97a:	73fb      	strb	r3, [r7, #15]
    hs->file += len;
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	699b      	ldr	r3, [r3, #24]
 800a980:	89ba      	ldrh	r2, [r7, #12]
 800a982:	441a      	add	r2, r3
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	619a      	str	r2, [r3, #24]
    hs->left -= len;
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a98c:	89ba      	ldrh	r2, [r7, #12]
 800a98e:	1a9a      	subs	r2, r3, r2
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	625a      	str	r2, [r3, #36]	; 0x24
  }

  return data_to_send;
 800a994:	7bfb      	ldrb	r3, [r7, #15]
}
 800a996:	4618      	mov	r0, r3
 800a998:	3710      	adds	r7, #16
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <http_send>:
 * @param pcb the pcb to send data
 * @param hs connection state
 */
static u8_t
http_send(struct altcp_pcb *pcb, struct http_state *hs)
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b084      	sub	sp, #16
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
 800a9a6:	6039      	str	r1, [r7, #0]
  u8_t data_to_send = HTTP_NO_DATA_TO_SEND;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	73fb      	strb	r3, [r7, #15]
    return 0;
  }
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */

  /* If we were passed a NULL state structure pointer, ignore the call. */
  if (hs == NULL) {
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d101      	bne.n	800a9b6 <http_send+0x18>
    return 0;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	e025      	b.n	800aa02 <http_send+0x64>
  }
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */

  /* Have we run out of file data to send? If so, we need to read the next
   * block from the file. */
  if (hs->left == 0) {
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d108      	bne.n	800a9d0 <http_send+0x32>
    if (!http_check_eof(pcb, hs)) {
 800a9be:	6839      	ldr	r1, [r7, #0]
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f7ff ff87 	bl	800a8d4 <http_check_eof>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d101      	bne.n	800a9d0 <http_send+0x32>
      return 0;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	e018      	b.n	800aa02 <http_send+0x64>
  if (hs->ssi) {
    data_to_send = http_send_data_ssi(pcb, hs);
  } else
#endif /* LWIP_HTTPD_SSI */
  {
    data_to_send = http_send_data_nonssi(pcb, hs);
 800a9d0:	6839      	ldr	r1, [r7, #0]
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f7ff ffae 	bl	800a934 <http_send_data_nonssi>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	73fb      	strb	r3, [r7, #15]
  }

  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d10d      	bne.n	800aa00 <http_send+0x62>
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	695b      	ldr	r3, [r3, #20]
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f7ff fe4d 	bl	800a688 <fs_bytes_left>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	dc05      	bgt.n	800aa00 <http_send+0x62>
    /* We reached the end of the file so this request is done.
     * This adds the FIN flag right into the last data segment. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 800a9f4:	6839      	ldr	r1, [r7, #0]
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f7ff ff5f 	bl	800a8ba <http_eof>
    return 0;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	e000      	b.n	800aa02 <http_send+0x64>
  }
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("send_data end.\n"));
  return data_to_send;
 800aa00:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
	...

0800aa0c <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
  err_t err;

  *uri = "/404.html";
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	4a1c      	ldr	r2, [pc, #112]	; (800aa8c <http_get_404_file+0x80>)
 800aa1a:	601a      	str	r2, [r3, #0]
  err = fs_open(&hs->file_handle, *uri);
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	4619      	mov	r1, r3
 800aa24:	4610      	mov	r0, r2
 800aa26:	f7ff fde7 	bl	800a5f8 <fs_open>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800aa2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d024      	beq.n	800aa80 <http_get_404_file+0x74>
    /* 404.html doesn't exist. Try 404.htm instead. */
    *uri = "/404.htm";
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	4a15      	ldr	r2, [pc, #84]	; (800aa90 <http_get_404_file+0x84>)
 800aa3a:	601a      	str	r2, [r3, #0]
    err = fs_open(&hs->file_handle, *uri);
 800aa3c:	687a      	ldr	r2, [r7, #4]
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	4619      	mov	r1, r3
 800aa44:	4610      	mov	r0, r2
 800aa46:	f7ff fdd7 	bl	800a5f8 <fs_open>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800aa4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d014      	beq.n	800aa80 <http_get_404_file+0x74>
      /* 404.htm doesn't exist either. Try 404.shtml instead. */
      *uri = "/404.shtml";
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	4a0e      	ldr	r2, [pc, #56]	; (800aa94 <http_get_404_file+0x88>)
 800aa5a:	601a      	str	r2, [r3, #0]
      err = fs_open(&hs->file_handle, *uri);
 800aa5c:	687a      	ldr	r2, [r7, #4]
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4619      	mov	r1, r3
 800aa64:	4610      	mov	r0, r2
 800aa66:	f7ff fdc7 	bl	800a5f8 <fs_open>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	73fb      	strb	r3, [r7, #15]
      if (err != ERR_OK) {
 800aa6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d004      	beq.n	800aa80 <http_get_404_file+0x74>
        /* 404.htm doesn't exist either. Indicate to the caller that it should
         * send back a default 404 page.
         */
        *uri = NULL;
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	601a      	str	r2, [r3, #0]
        return NULL;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	e000      	b.n	800aa82 <http_get_404_file+0x76>
      }
    }
  }

  return &hs->file_handle;
 800aa80:	687b      	ldr	r3, [r7, #4]
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3710      	adds	r7, #16
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	08016fa0 	.word	0x08016fa0
 800aa90:	08016fac 	.word	0x08016fac
 800aa94:	08016fb8 	.word	0x08016fb8

0800aa98 <http_parse_request>:
 *         ERR_INPROGRESS if request was OK so far but not fully received
 *         another err_t otherwise
 */
static err_t
http_parse_request(struct pbuf *inp, struct http_state *hs, struct altcp_pcb *pcb)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b08e      	sub	sp, #56	; 0x38
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
  char *data;
  char *crlf;
  u16_t data_len;
  struct pbuf *p = inp;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	627b      	str	r3, [r7, #36]	; 0x24
#if LWIP_HTTPD_SUPPORT_POST
  err_t err;
#endif /* LWIP_HTTPD_SUPPORT_POST */

  LWIP_UNUSED_ARG(pcb); /* only used for post */
  LWIP_ASSERT("p != NULL", p != NULL);
 800aaa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d106      	bne.n	800aabc <http_parse_request+0x24>
 800aaae:	4b65      	ldr	r3, [pc, #404]	; (800ac44 <http_parse_request+0x1ac>)
 800aab0:	f240 72ae 	movw	r2, #1966	; 0x7ae
 800aab4:	4964      	ldr	r1, [pc, #400]	; (800ac48 <http_parse_request+0x1b0>)
 800aab6:	4865      	ldr	r0, [pc, #404]	; (800ac4c <http_parse_request+0x1b4>)
 800aab8:	f00b f9dc 	bl	8015e74 <iprintf>
  LWIP_ASSERT("hs != NULL", hs != NULL);
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d106      	bne.n	800aad0 <http_parse_request+0x38>
 800aac2:	4b60      	ldr	r3, [pc, #384]	; (800ac44 <http_parse_request+0x1ac>)
 800aac4:	f240 72af 	movw	r2, #1967	; 0x7af
 800aac8:	4961      	ldr	r1, [pc, #388]	; (800ac50 <http_parse_request+0x1b8>)
 800aaca:	4860      	ldr	r0, [pc, #384]	; (800ac4c <http_parse_request+0x1b4>)
 800aacc:	f00b f9d2 	bl	8015e74 <iprintf>

  if ((hs->handle != NULL) || (hs->file != NULL)) {
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	695b      	ldr	r3, [r3, #20]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d103      	bne.n	800aae0 <http_parse_request+0x48>
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	699b      	ldr	r3, [r3, #24]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d002      	beq.n	800aae6 <http_parse_request+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Received data while sending a file\n"));
    /* already sending a file */
    /* @todo: abort? */
    return ERR_USE;
 800aae0:	f06f 0307 	mvn.w	r3, #7
 800aae4:	e0aa      	b.n	800ac3c <http_parse_request+0x1a4>
  LWIP_DEBUGF(HTTPD_DEBUG, ("Received %"U16_F" bytes\n", p->tot_len));

  /* first check allowed characters in this pbuf? */

  /* enqueue the pbuf */
  if (hs->req == NULL) {
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	6a1b      	ldr	r3, [r3, #32]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d103      	bne.n	800aaf6 <http_parse_request+0x5e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("First pbuf\n"));
    hs->req = p;
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaf2:	621a      	str	r2, [r3, #32]
 800aaf4:	e005      	b.n	800ab02 <http_parse_request+0x6a>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG, ("pbuf enqueued\n"));
    pbuf_cat(hs->req, p);
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	6a1b      	ldr	r3, [r3, #32]
 800aafa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aafc:	4618      	mov	r0, r3
 800aafe:	f002 f841 	bl	800cb84 <pbuf_cat>
  }
  /* increase pbuf ref counter as it is freed when we return but we want to
     keep it on the req list */
  pbuf_ref(p);
 800ab02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ab04:	f002 f816 	bl	800cb34 <pbuf_ref>

  if (hs->req->next != NULL) {
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	6a1b      	ldr	r3, [r3, #32]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d012      	beq.n	800ab38 <http_parse_request+0xa0>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	6a1b      	ldr	r3, [r3, #32]
 800ab16:	891b      	ldrh	r3, [r3, #8]
 800ab18:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	bf28      	it	cs
 800ab20:	4613      	movcs	r3, r2
 800ab22:	867b      	strh	r3, [r7, #50]	; 0x32
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	6a18      	ldr	r0, [r3, #32]
 800ab28:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	4949      	ldr	r1, [pc, #292]	; (800ac54 <http_parse_request+0x1bc>)
 800ab2e:	f002 f951 	bl	800cdd4 <pbuf_copy_partial>
    data = httpd_req_buf;
 800ab32:	4b48      	ldr	r3, [pc, #288]	; (800ac54 <http_parse_request+0x1bc>)
 800ab34:	637b      	str	r3, [r7, #52]	; 0x34
 800ab36:	e005      	b.n	800ab44 <http_parse_request+0xac>
  } else
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
  {
    data = (char *)p->payload;
 800ab38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab3a:	685b      	ldr	r3, [r3, #4]
 800ab3c:	637b      	str	r3, [r7, #52]	; 0x34
    data_len = p->len;
 800ab3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab40:	895b      	ldrh	r3, [r3, #10]
 800ab42:	867b      	strh	r3, [r7, #50]	; 0x32
      LWIP_DEBUGF(HTTPD_DEBUG, ("Warning: incomplete header due to chained pbufs\n"));
    }
  }

  /* received enough data for minimal request? */
  if (data_len >= MIN_REQ_LEN) {
 800ab44:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800ab46:	2b06      	cmp	r3, #6
 800ab48:	d963      	bls.n	800ac12 <http_parse_request+0x17a>
    /* wait for CRLF before parsing anything */
    crlf = lwip_strnstr(data, CRLF, data_len);
 800ab4a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	4942      	ldr	r1, [pc, #264]	; (800ac58 <http_parse_request+0x1c0>)
 800ab50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ab52:	f000 fb99 	bl	800b288 <lwip_strnstr>
 800ab56:	6238      	str	r0, [r7, #32]
    if (crlf != NULL) {
 800ab58:	6a3b      	ldr	r3, [r7, #32]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d059      	beq.n	800ac12 <http_parse_request+0x17a>
#if LWIP_HTTPD_SUPPORT_POST
      int is_post = 0;
#endif /* LWIP_HTTPD_SUPPORT_POST */
      int is_09 = 0;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	62fb      	str	r3, [r7, #44]	; 0x2c
      char *sp1, *sp2;
      u16_t left_len, uri_len;
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("CRLF received, parsing request\n"));
      /* parse method */
      if (!strncmp(data, "GET ", 4)) {
 800ab62:	2204      	movs	r2, #4
 800ab64:	493d      	ldr	r1, [pc, #244]	; (800ac5c <http_parse_request+0x1c4>)
 800ab66:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ab68:	f00b f9dd 	bl	8015f26 <strncmp>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d117      	bne.n	800aba2 <http_parse_request+0x10a>
        sp1 = data + 3;
 800ab72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab74:	3303      	adds	r3, #3
 800ab76:	61fb      	str	r3, [r7, #28]
        LWIP_DEBUGF(HTTPD_DEBUG, ("Unsupported request method (not implemented): \"%s\"\n",
                                  data));
        return http_find_error_file(hs, 501);
      }
      /* if we come here, method is OK, parse URI */
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 800ab78:	69fb      	ldr	r3, [r7, #28]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	461a      	mov	r2, r3
 800ab7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab80:	1ad3      	subs	r3, r2, r3
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800ab86:	1ad3      	subs	r3, r2, r3
 800ab88:	837b      	strh	r3, [r7, #26]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 800ab8a:	69fb      	ldr	r3, [r7, #28]
 800ab8c:	3301      	adds	r3, #1
 800ab8e:	8b7a      	ldrh	r2, [r7, #26]
 800ab90:	4933      	ldr	r1, [pc, #204]	; (800ac60 <http_parse_request+0x1c8>)
 800ab92:	4618      	mov	r0, r3
 800ab94:	f000 fb78 	bl	800b288 <lwip_strnstr>
 800ab98:	62b8      	str	r0, [r7, #40]	; 0x28
#if LWIP_HTTPD_SUPPORT_V09
      if (sp2 == NULL) {
 800ab9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d111      	bne.n	800abc4 <http_parse_request+0x12c>
 800aba0:	e006      	b.n	800abb0 <http_parse_request+0x118>
        data[4] = 0;
 800aba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aba4:	3304      	adds	r3, #4
 800aba6:	2200      	movs	r2, #0
 800aba8:	701a      	strb	r2, [r3, #0]
        return http_find_error_file(hs, 501);
 800abaa:	f06f 030f 	mvn.w	r3, #15
 800abae:	e045      	b.n	800ac3c <http_parse_request+0x1a4>
        /* HTTP 0.9: respond with correct protocol version */
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	3301      	adds	r3, #1
 800abb4:	8b7a      	ldrh	r2, [r7, #26]
 800abb6:	4928      	ldr	r1, [pc, #160]	; (800ac58 <http_parse_request+0x1c0>)
 800abb8:	4618      	mov	r0, r3
 800abba:	f000 fb65 	bl	800b288 <lwip_strnstr>
 800abbe:	62b8      	str	r0, [r7, #40]	; 0x28
        is_09 = 1;
 800abc0:	2301      	movs	r3, #1
 800abc2:	62fb      	str	r3, [r7, #44]	; 0x2c
          goto badrequest;
        }
#endif /* LWIP_HTTPD_SUPPORT_POST */
      }
#endif /* LWIP_HTTPD_SUPPORT_V09 */
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 800abc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abc6:	69fa      	ldr	r2, [r7, #28]
 800abc8:	3201      	adds	r2, #1
 800abca:	1a9b      	subs	r3, r3, r2
 800abcc:	833b      	strh	r3, [r7, #24]
      if ((sp2 != 0) && (sp2 > sp1)) {
 800abce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d01e      	beq.n	800ac12 <http_parse_request+0x17a>
 800abd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d91a      	bls.n	800ac12 <http_parse_request+0x17a>
        /* wait for CRLFCRLF (indicating end of HTTP headers) before parsing anything */
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 800abdc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800abde:	461a      	mov	r2, r3
 800abe0:	4920      	ldr	r1, [pc, #128]	; (800ac64 <http_parse_request+0x1cc>)
 800abe2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800abe4:	f000 fb50 	bl	800b288 <lwip_strnstr>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d011      	beq.n	800ac12 <http_parse_request+0x17a>
          char *uri = sp1 + 1;
 800abee:	69fb      	ldr	r3, [r7, #28]
 800abf0:	3301      	adds	r3, #1
 800abf2:	617b      	str	r3, [r7, #20]
          } else {
            hs->keepalive = 0;
          }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
          /* null-terminate the METHOD (pbuf is freed anyway wen returning) */
          *sp1 = 0;
 800abf4:	69fb      	ldr	r3, [r7, #28]
 800abf6:	2200      	movs	r2, #0
 800abf8:	701a      	strb	r2, [r3, #0]
          uri[uri_len] = 0;
 800abfa:	8b3b      	ldrh	r3, [r7, #24]
 800abfc:	697a      	ldr	r2, [r7, #20]
 800abfe:	4413      	add	r3, r2
 800ac00:	2200      	movs	r2, #0
 800ac02:	701a      	strb	r2, [r3, #0]
            }
            return err;
          } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
          {
            return http_find_file(hs, uri, is_09);
 800ac04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac06:	6979      	ldr	r1, [r7, #20]
 800ac08:	68b8      	ldr	r0, [r7, #8]
 800ac0a:	f000 f82d 	bl	800ac68 <http_find_file>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	e014      	b.n	800ac3c <http_parse_request+0x1a4>
      }
    }
  }

#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  clen = pbuf_clen(hs->req);
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	6a1b      	ldr	r3, [r3, #32]
 800ac16:	4618      	mov	r0, r3
 800ac18:	f001 ff74 	bl	800cb04 <pbuf_clen>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	827b      	strh	r3, [r7, #18]
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	6a1b      	ldr	r3, [r3, #32]
 800ac24:	891b      	ldrh	r3, [r3, #8]
 800ac26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac2a:	d205      	bcs.n	800ac38 <http_parse_request+0x1a0>
 800ac2c:	8a7b      	ldrh	r3, [r7, #18]
 800ac2e:	2b05      	cmp	r3, #5
 800ac30:	d802      	bhi.n	800ac38 <http_parse_request+0x1a0>
      (clen <= LWIP_HTTPD_REQ_QUEUELEN)) {
    /* request not fully received (too short or CRLF is missing) */
    return ERR_INPROGRESS;
 800ac32:	f06f 0304 	mvn.w	r3, #4
 800ac36:	e001      	b.n	800ac3c <http_parse_request+0x1a4>
#if LWIP_HTTPD_SUPPORT_POST
badrequest:
#endif /* LWIP_HTTPD_SUPPORT_POST */
    LWIP_DEBUGF(HTTPD_DEBUG, ("bad request\n"));
    /* could not parse request */
    return http_find_error_file(hs, 400);
 800ac38:	f06f 030f 	mvn.w	r3, #15
  }
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3738      	adds	r7, #56	; 0x38
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	08016ef8 	.word	0x08016ef8
 800ac48:	08016fc4 	.word	0x08016fc4
 800ac4c:	08016f40 	.word	0x08016f40
 800ac50:	08016fd0 	.word	0x08016fd0
 800ac54:	2000405c 	.word	0x2000405c
 800ac58:	08016fdc 	.word	0x08016fdc
 800ac5c:	08016fe0 	.word	0x08016fe0
 800ac60:	08016fe8 	.word	0x08016fe8
 800ac64:	08016fec 	.word	0x08016fec

0800ac68 <http_find_file>:
 * @return ERR_OK if file was found and hs has been initialized correctly
 *         another err_t otherwise
 */
static err_t
http_find_file(struct http_state *hs, const char *uri, int is_09)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b092      	sub	sp, #72	; 0x48
 800ac6c:	af02      	add	r7, sp, #8
 800ac6e:	60f8      	str	r0, [r7, #12]
 800ac70:	60b9      	str	r1, [r7, #8]
 800ac72:	607a      	str	r2, [r7, #4]
  size_t loop;
  struct fs_file *file = NULL;
 800ac74:	2300      	movs	r3, #0
 800ac76:	63bb      	str	r3, [r7, #56]	; 0x38
  char *params = NULL;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	637b      	str	r3, [r7, #52]	; 0x34
#endif /* LWIP_HTTPD_CGI */
#if !LWIP_HTTPD_SSI
  const
#endif /* !LWIP_HTTPD_SSI */
  /* By default, assume we will not be processing server-side-includes tags */
  u8_t tag_check = 0;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Have we been asked for the default file (in root or a directory) ? */
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
  size_t uri_len = strlen(uri);
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	4618      	mov	r0, r3
 800ac86:	f7f5 fae5 	bl	8000254 <strlen>
 800ac8a:	62b8      	str	r0, [r7, #40]	; 0x28
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 800ac8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d06b      	beq.n	800ad6a <http_find_file+0x102>
 800ac92:	68ba      	ldr	r2, [r7, #8]
 800ac94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac96:	3b01      	subs	r3, #1
 800ac98:	4413      	add	r3, r2
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	2b2f      	cmp	r3, #47	; 0x2f
 800ac9e:	d164      	bne.n	800ad6a <http_find_file+0x102>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 800aca0:	68bb      	ldr	r3, [r7, #8]
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 800aca2:	4a53      	ldr	r2, [pc, #332]	; (800adf0 <http_find_file+0x188>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d102      	bne.n	800acae <http_find_file+0x46>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 800aca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acaa:	2b01      	cmp	r3, #1
 800acac:	d15d      	bne.n	800ad6a <http_find_file+0x102>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 800acae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb0:	3b01      	subs	r3, #1
 800acb2:	2b3f      	cmp	r3, #63	; 0x3f
 800acb4:	bf28      	it	cs
 800acb6:	233f      	movcs	r3, #63	; 0x3f
 800acb8:	627b      	str	r3, [r7, #36]	; 0x24
    if (copy_len > 0) {
 800acba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00a      	beq.n	800acd6 <http_find_file+0x6e>
      MEMCPY(http_uri_buf, uri, copy_len);
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acc4:	4619      	mov	r1, r3
 800acc6:	484a      	ldr	r0, [pc, #296]	; (800adf0 <http_find_file+0x188>)
 800acc8:	f00b f8c1 	bl	8015e4e <memcpy>
      http_uri_buf[copy_len] = 0;
 800accc:	4a48      	ldr	r2, [pc, #288]	; (800adf0 <http_find_file+0x188>)
 800acce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acd0:	4413      	add	r3, r2
 800acd2:	2200      	movs	r2, #0
 800acd4:	701a      	strb	r2, [r3, #0]
#else /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
  if ((uri[0] == '/') &&  (uri[1] == 0)) {
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
    /* Try each of the configured default filenames until we find one
       that exists. */
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 800acd6:	2300      	movs	r3, #0
 800acd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acda:	e043      	b.n	800ad64 <http_find_file+0xfc>
      const char *file_name;
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
      if (copy_len > 0) {
 800acdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d028      	beq.n	800ad34 <http_find_file+0xcc>
        size_t len_left = sizeof(http_uri_buf) - copy_len - 1;
 800ace2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ace4:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 800ace8:	623b      	str	r3, [r7, #32]
        if (len_left > 0) {
 800acea:	6a3b      	ldr	r3, [r7, #32]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d01e      	beq.n	800ad2e <http_find_file+0xc6>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 800acf0:	4a40      	ldr	r2, [pc, #256]	; (800adf4 <http_find_file+0x18c>)
 800acf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acf4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800acf8:	4618      	mov	r0, r3
 800acfa:	f7f5 faab 	bl	8000254 <strlen>
 800acfe:	61f8      	str	r0, [r7, #28]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 800ad00:	69fa      	ldr	r2, [r7, #28]
 800ad02:	6a3b      	ldr	r3, [r7, #32]
 800ad04:	4293      	cmp	r3, r2
 800ad06:	bf28      	it	cs
 800ad08:	4613      	movcs	r3, r2
 800ad0a:	61bb      	str	r3, [r7, #24]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 800ad0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad0e:	4a38      	ldr	r2, [pc, #224]	; (800adf0 <http_find_file+0x188>)
 800ad10:	1898      	adds	r0, r3, r2
 800ad12:	4a38      	ldr	r2, [pc, #224]	; (800adf4 <http_find_file+0x18c>)
 800ad14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad16:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ad1a:	69ba      	ldr	r2, [r7, #24]
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	f00b f896 	bl	8015e4e <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 800ad22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	4413      	add	r3, r2
 800ad28:	4a31      	ldr	r2, [pc, #196]	; (800adf0 <http_find_file+0x188>)
 800ad2a:	2100      	movs	r1, #0
 800ad2c:	54d1      	strb	r1, [r2, r3]
        }
        file_name = http_uri_buf;
 800ad2e:	4b30      	ldr	r3, [pc, #192]	; (800adf0 <http_find_file+0x188>)
 800ad30:	633b      	str	r3, [r7, #48]	; 0x30
 800ad32:	e004      	b.n	800ad3e <http_find_file+0xd6>
      } else
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
      {
        file_name = httpd_default_filenames[loop].name;
 800ad34:	4a2f      	ldr	r2, [pc, #188]	; (800adf4 <http_find_file+0x18c>)
 800ad36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ad3c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Looking for %s...\n", file_name));
      err = fs_open(&hs->file_handle, file_name);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ad42:	4618      	mov	r0, r3
 800ad44:	f7ff fc58 	bl	800a5f8 <fs_open>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	75fb      	strb	r3, [r7, #23]
      if (err == ERR_OK) {
 800ad4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d104      	bne.n	800ad5e <http_find_file+0xf6>
        uri = file_name;
 800ad54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad56:	60bb      	str	r3, [r7, #8]
        file = &hs->file_handle;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	63bb      	str	r3, [r7, #56]	; 0x38
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opened.\n"));
#if LWIP_HTTPD_SSI
        tag_check = httpd_default_filenames[loop].shtml;
#endif /* LWIP_HTTPD_SSI */
        break;
 800ad5c:	e005      	b.n	800ad6a <http_find_file+0x102>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 800ad5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad60:	3301      	adds	r3, #1
 800ad62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad66:	2b04      	cmp	r3, #4
 800ad68:	d9b8      	bls.n	800acdc <http_find_file+0x74>
      }
    }
  }
  if (file == NULL) {
 800ad6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d124      	bne.n	800adba <http_find_file+0x152>
    /* No - we've been asked for a specific file. */
    /* First, isolate the base URI (without any parameters) */
    params = (char *)strchr(uri, '?');
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	213f      	movs	r1, #63	; 0x3f
 800ad74:	4618      	mov	r0, r3
 800ad76:	f00b f8c9 	bl	8015f0c <strchr>
 800ad7a:	6378      	str	r0, [r7, #52]	; 0x34
    if (params != NULL) {
 800ad7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d005      	beq.n	800ad8e <http_find_file+0x126>
      /* URI contains parameters. NULL-terminate the base URI */
      *params = '\0';
 800ad82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad84:	2200      	movs	r2, #0
 800ad86:	701a      	strb	r2, [r3, #0]
      params++;
 800ad88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	637b      	str	r3, [r7, #52]	; 0x34
    }
#endif /* LWIP_HTTPD_CGI */

    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opening %s\n", uri));

    err = fs_open(&hs->file_handle, uri);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	68ba      	ldr	r2, [r7, #8]
 800ad92:	4611      	mov	r1, r2
 800ad94:	4618      	mov	r0, r3
 800ad96:	f7ff fc2f 	bl	800a5f8 <fs_open>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 800ad9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d102      	bne.n	800adac <http_find_file+0x144>
      file = &hs->file_handle;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	63bb      	str	r3, [r7, #56]	; 0x38
 800adaa:	e006      	b.n	800adba <http_find_file+0x152>
    } else {
      file = http_get_404_file(hs, &uri);
 800adac:	f107 0308 	add.w	r3, r7, #8
 800adb0:	4619      	mov	r1, r3
 800adb2:	68f8      	ldr	r0, [r7, #12]
 800adb4:	f7ff fe2a 	bl	800aa0c <http_get_404_file>
 800adb8:	63b8      	str	r0, [r7, #56]	; 0x38
#endif /* LWIP_HTTPD_SSI_BY_FILE_EXTENSION */
      }
    }
#endif /* LWIP_HTTPD_SSI */
  }
  if (file == NULL) {
 800adba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d106      	bne.n	800adce <http_find_file+0x166>
    /* None of the default filenames exist so send back a 404 page */
    file = http_get_404_file(hs, &uri);
 800adc0:	f107 0308 	add.w	r3, r7, #8
 800adc4:	4619      	mov	r1, r3
 800adc6:	68f8      	ldr	r0, [r7, #12]
 800adc8:	f7ff fe20 	bl	800aa0c <http_get_404_file>
 800adcc:	63b8      	str	r0, [r7, #56]	; 0x38
  }
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 800adce:	68ba      	ldr	r2, [r7, #8]
 800add0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800add2:	9301      	str	r3, [sp, #4]
 800add4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800add8:	9300      	str	r3, [sp, #0]
 800adda:	4613      	mov	r3, r2
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ade0:	68f8      	ldr	r0, [r7, #12]
 800ade2:	f000 f809 	bl	800adf8 <http_init_file>
 800ade6:	4603      	mov	r3, r0
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3740      	adds	r7, #64	; 0x40
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}
 800adf0:	2000445c 	.word	0x2000445c
 800adf4:	0802a5b8 	.word	0x0802a5b8

0800adf8 <http_init_file>:
 *         another err_t otherwise
 */
static err_t
http_init_file(struct http_state *hs, struct fs_file *file, int is_09, const char *uri,
               u8_t tag_check, char *params)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b086      	sub	sp, #24
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	60b9      	str	r1, [r7, #8]
 800ae02:	607a      	str	r2, [r7, #4]
 800ae04:	603b      	str	r3, [r7, #0]
#if !LWIP_HTTPD_SUPPORT_V09
  LWIP_UNUSED_ARG(is_09);
#endif
  if (file != NULL) {
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d05d      	beq.n	800aec8 <http_init_file+0xd0>
    /* file opened, initialise struct http_state */
#if !LWIP_HTTPD_DYNAMIC_FILE_READ
    /* If dynamic read is disabled, file data must be in one piece and available now */
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d106      	bne.n	800ae22 <http_init_file+0x2a>
 800ae14:	4b35      	ldr	r3, [pc, #212]	; (800aeec <http_init_file+0xf4>)
 800ae16:	f640 120b 	movw	r2, #2315	; 0x90b
 800ae1a:	4935      	ldr	r1, [pc, #212]	; (800aef0 <http_init_file+0xf8>)
 800ae1c:	4835      	ldr	r0, [pc, #212]	; (800aef4 <http_init_file+0xfc>)
 800ae1e:	f00b f829 	bl	8015e74 <iprintf>
      }
    }
#else /* LWIP_HTTPD_SSI */
    LWIP_UNUSED_ARG(tag_check);
#endif /* LWIP_HTTPD_SSI */
    hs->handle = file;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	68ba      	ldr	r2, [r7, #8]
 800ae26:	615a      	str	r2, [r3, #20]
                       );
    }
#else /* LWIP_HTTPD_CGI_SSI */
    LWIP_UNUSED_ARG(params);
#endif /* LWIP_HTTPD_CGI_SSI */
    hs->file = file->data;
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	619a      	str	r2, [r3, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	da06      	bge.n	800ae46 <http_init_file+0x4e>
 800ae38:	4b2c      	ldr	r3, [pc, #176]	; (800aeec <http_init_file+0xf4>)
 800ae3a:	f640 1234 	movw	r2, #2356	; 0x934
 800ae3e:	492e      	ldr	r1, [pc, #184]	; (800aef8 <http_init_file+0x100>)
 800ae40:	482c      	ldr	r0, [pc, #176]	; (800aef4 <http_init_file+0xfc>)
 800ae42:	f00b f817 	bl	8015e74 <iprintf>
      /* custom file, need to read data first (via fs_read_custom) */
      hs->left = 0;
    } else
#endif /* LWIP_HTTPD_CUSTOM_FILES */
    {
      hs->left = (u32_t)file->len;
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	685b      	ldr	r3, [r3, #4]
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	625a      	str	r2, [r3, #36]	; 0x24
    }
    hs->retries = 0;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	2200      	movs	r2, #0
 800ae54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
#if LWIP_HTTPD_TIMING
    hs->time_started = sys_now();
#endif /* LWIP_HTTPD_TIMING */
#if !LWIP_HTTPD_DYNAMIC_HEADERS
    LWIP_ASSERT("HTTP headers not included in file system",
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	695b      	ldr	r3, [r3, #20]
 800ae5c:	7c1b      	ldrb	r3, [r3, #16]
 800ae5e:	f003 0301 	and.w	r3, r3, #1
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d106      	bne.n	800ae74 <http_init_file+0x7c>
 800ae66:	4b21      	ldr	r3, [pc, #132]	; (800aeec <http_init_file+0xf4>)
 800ae68:	f640 1244 	movw	r2, #2372	; 0x944
 800ae6c:	4923      	ldr	r1, [pc, #140]	; (800aefc <http_init_file+0x104>)
 800ae6e:	4821      	ldr	r0, [pc, #132]	; (800aef4 <http_init_file+0xfc>)
 800ae70:	f00b f800 	bl	8015e74 <iprintf>
                (hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0);
#endif /* !LWIP_HTTPD_DYNAMIC_HEADERS */
#if LWIP_HTTPD_SUPPORT_V09
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d033      	beq.n	800aee2 <http_init_file+0xea>
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	695b      	ldr	r3, [r3, #20]
 800ae7e:	7c1b      	ldrb	r3, [r3, #16]
 800ae80:	f003 0301 	and.w	r3, r3, #1
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d02c      	beq.n	800aee2 <http_init_file+0xea>
      /* HTTP/0.9 responses are sent without HTTP header,
         search for the end of the header. */
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	6998      	ldr	r0, [r3, #24]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae90:	461a      	mov	r2, r3
 800ae92:	491b      	ldr	r1, [pc, #108]	; (800af00 <http_init_file+0x108>)
 800ae94:	f000 f9f8 	bl	800b288 <lwip_strnstr>
 800ae98:	6178      	str	r0, [r7, #20]
      if (file_start != NULL) {
 800ae9a:	697b      	ldr	r3, [r7, #20]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d020      	beq.n	800aee2 <http_init_file+0xea>
        int diff = file_start + 4 - hs->file;
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	3304      	adds	r3, #4
 800aea4:	461a      	mov	r2, r3
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	699b      	ldr	r3, [r3, #24]
 800aeaa:	1ad3      	subs	r3, r2, r3
 800aeac:	613b      	str	r3, [r7, #16]
        hs->file += diff;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	699a      	ldr	r2, [r3, #24]
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	441a      	add	r2, r3
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	619a      	str	r2, [r3, #24]
        hs->left -= (u32_t)diff;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	1ad2      	subs	r2, r2, r3
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	625a      	str	r2, [r3, #36]	; 0x24
 800aec6:	e00c      	b.n	800aee2 <http_init_file+0xea>
      }
    }
#endif /* LWIP_HTTPD_SUPPORT_V09*/
  } else {
    hs->handle = NULL;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2200      	movs	r2, #0
 800aecc:	615a      	str	r2, [r3, #20]
    hs->file = NULL;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2200      	movs	r2, #0
 800aed2:	619a      	str	r2, [r3, #24]
    hs->left = 0;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2200      	movs	r2, #0
 800aed8:	625a      	str	r2, [r3, #36]	; 0x24
    hs->retries = 0;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2200      	movs	r2, #0
 800aede:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        hs->keepalive = 0;
      }
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  return ERR_OK;
 800aee2:	2300      	movs	r3, #0
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3718      	adds	r7, #24
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}
 800aeec:	08016ef8 	.word	0x08016ef8
 800aef0:	08016ff4 	.word	0x08016ff4
 800aef4:	08016f40 	.word	0x08016f40
 800aef8:	08017008 	.word	0x08017008
 800aefc:	08017028 	.word	0x08017028
 800af00:	08016fec 	.word	0x08016fec

0800af04 <http_err>:
 * The pcb had an error and is already deallocated.
 * The argument might still be valid (if != NULL).
 */
static void
http_err(void *arg, err_t err)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	460b      	mov	r3, r1
 800af0e:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err);

  LWIP_DEBUGF(HTTPD_DEBUG, ("http_err: %s", lwip_strerr(err)));

  if (hs != NULL) {
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d002      	beq.n	800af20 <http_err+0x1c>
    http_state_free(hs);
 800af1a:	68f8      	ldr	r0, [r7, #12]
 800af1c:	f7ff fc02 	bl	800a724 <http_state_free>
  }
}
 800af20:	bf00      	nop
 800af22:	3710      	adds	r7, #16
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}

0800af28 <http_sent>:
 * Data has been sent and acknowledged by the remote host.
 * This means that more data can be sent.
 */
static err_t
http_sent(void *arg, struct altcp_pcb *pcb, u16_t len)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b086      	sub	sp, #24
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	4613      	mov	r3, r2
 800af34:	80fb      	strh	r3, [r7, #6]
  struct http_state *hs = (struct http_state *)arg;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	617b      	str	r3, [r7, #20]

  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_sent %p\n", (void *)pcb));

  LWIP_UNUSED_ARG(len);

  if (hs == NULL) {
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d101      	bne.n	800af44 <http_sent+0x1c>
    return ERR_OK;
 800af40:	2300      	movs	r3, #0
 800af42:	e008      	b.n	800af56 <http_sent+0x2e>
  }

  hs->retries = 0;
 800af44:	697b      	ldr	r3, [r7, #20]
 800af46:	2200      	movs	r2, #0
 800af48:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  http_send(pcb, hs);
 800af4c:	6979      	ldr	r1, [r7, #20]
 800af4e:	68b8      	ldr	r0, [r7, #8]
 800af50:	f7ff fd25 	bl	800a99e <http_send>

  return ERR_OK;
 800af54:	2300      	movs	r3, #0
}
 800af56:	4618      	mov	r0, r3
 800af58:	3718      	adds	r7, #24
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}

0800af5e <http_poll>:
 *
 * This could be increased, but we don't want to waste resources for bad connections.
 */
static err_t
http_poll(void *arg, struct altcp_pcb *pcb)
{
 800af5e:	b580      	push	{r7, lr}
 800af60:	b084      	sub	sp, #16
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
 800af66:	6039      	str	r1, [r7, #0]
  struct http_state *hs = (struct http_state *)arg;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: pcb=%p hs=%p pcb_state=%s\n",
              (void *)pcb, (void *)hs, tcp_debug_state_str(altcp_dbg_get_tcp_state(pcb))));

  if (hs == NULL) {
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d107      	bne.n	800af82 <http_poll+0x24>
    err_t closed;
    /* arg is null, close. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: arg is NULL, close\n"));
    closed = http_close_conn(pcb, NULL);
 800af72:	2100      	movs	r1, #0
 800af74:	6838      	ldr	r0, [r7, #0]
 800af76:	f7ff fc91 	bl	800a89c <http_close_conn>
 800af7a:	4603      	mov	r3, r0
 800af7c:	72fb      	strb	r3, [r7, #11]
    if (closed == ERR_MEM) {
      altcp_abort(pcb);
      return ERR_ABRT;
    }
#endif /* LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR */
    return ERR_OK;
 800af7e:	2300      	movs	r3, #0
 800af80:	e021      	b.n	800afc6 <http_poll+0x68>
  } else {
    hs->retries++;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af88:	3301      	adds	r3, #1
 800af8a:	b2da      	uxtb	r2, r3
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af98:	2b04      	cmp	r3, #4
 800af9a:	d105      	bne.n	800afa8 <http_poll+0x4a>
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: too many retries, close\n"));
      http_close_conn(pcb, hs);
 800af9c:	68f9      	ldr	r1, [r7, #12]
 800af9e:	6838      	ldr	r0, [r7, #0]
 800afa0:	f7ff fc7c 	bl	800a89c <http_close_conn>
      return ERR_OK;
 800afa4:	2300      	movs	r3, #0
 800afa6:	e00e      	b.n	800afc6 <http_poll+0x68>
    }

    /* If this connection has a file open, try to send some more data. If
     * it has not yet received a GET request, don't do this since it will
     * cause the connection to close immediately. */
    if (hs->handle) {
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	695b      	ldr	r3, [r3, #20]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d009      	beq.n	800afc4 <http_poll+0x66>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: try to send more data\n"));
      if (http_send(pcb, hs)) {
 800afb0:	68f9      	ldr	r1, [r7, #12]
 800afb2:	6838      	ldr	r0, [r7, #0]
 800afb4:	f7ff fcf3 	bl	800a99e <http_send>
 800afb8:	4603      	mov	r3, r0
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d002      	beq.n	800afc4 <http_poll+0x66>
        /* If we wrote anything to be sent, go ahead and send it now. */
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("tcp_output\n"));
        altcp_output(pcb);
 800afbe:	6838      	ldr	r0, [r7, #0]
 800afc0:	f007 f888 	bl	80120d4 <tcp_output>
      }
    }
  }

  return ERR_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3710      	adds	r7, #16
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
	...

0800afd0 <http_recv>:
 * Data has been received on this pcb.
 * For HTTP 1.0, this should normally only happen once (if the request fits in one packet).
 */
static err_t
http_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b086      	sub	sp, #24
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	60f8      	str	r0, [r7, #12]
 800afd8:	60b9      	str	r1, [r7, #8]
 800afda:	607a      	str	r2, [r7, #4]
 800afdc:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: pcb=%p pbuf=%p err=%s\n", (void *)pcb,
              (void *)p, lwip_strerr(err)));

  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 800afe2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d105      	bne.n	800aff6 <http_recv+0x26>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d002      	beq.n	800aff6 <http_recv+0x26>
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d111      	bne.n	800b01a <http_recv+0x4a>
    /* error or closed by other side? */
    if (p != NULL) {
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d008      	beq.n	800b00e <http_recv+0x3e>
      /* Inform TCP that we have taken the data. */
      altcp_recved(pcb, p->tot_len);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	891b      	ldrh	r3, [r3, #8]
 800b000:	4619      	mov	r1, r3
 800b002:	68b8      	ldr	r0, [r7, #8]
 800b004:	f002 fc56 	bl	800d8b4 <tcp_recved>
      pbuf_free(p);
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f001 fced 	bl	800c9e8 <pbuf_free>
    }
    if (hs == NULL) {
      /* this should not happen, only to be robust */
      LWIP_DEBUGF(HTTPD_DEBUG, ("Error, http_recv: hs is NULL, close\n"));
    }
    http_close_conn(pcb, hs);
 800b00e:	6979      	ldr	r1, [r7, #20]
 800b010:	68b8      	ldr	r0, [r7, #8]
 800b012:	f7ff fc43 	bl	800a89c <http_close_conn>
    return ERR_OK;
 800b016:	2300      	movs	r3, #0
 800b018:	e055      	b.n	800b0c6 <http_recv+0xf6>
    hs->unrecved_bytes += p->tot_len;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */
  {
    /* Inform TCP that we have taken the data. */
    altcp_recved(pcb, p->tot_len);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	891b      	ldrh	r3, [r3, #8]
 800b01e:	4619      	mov	r1, r3
 800b020:	68b8      	ldr	r0, [r7, #8]
 800b022:	f002 fc47 	bl	800d8b4 <tcp_recved>
    }
    return ERR_OK;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
  {
    if (hs->handle == NULL) {
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	695b      	ldr	r3, [r3, #20]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d147      	bne.n	800b0be <http_recv+0xee>
      err_t parsed = http_parse_request(p, hs, pcb);
 800b02e:	68ba      	ldr	r2, [r7, #8]
 800b030:	6979      	ldr	r1, [r7, #20]
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f7ff fd30 	bl	800aa98 <http_parse_request>
 800b038:	4603      	mov	r3, r0
 800b03a:	74fb      	strb	r3, [r7, #19]
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 800b03c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d015      	beq.n	800b070 <http_recv+0xa0>
 800b044:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b048:	f113 0f05 	cmn.w	r3, #5
 800b04c:	d010      	beq.n	800b070 <http_recv+0xa0>
 800b04e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b052:	f113 0f10 	cmn.w	r3, #16
 800b056:	d00b      	beq.n	800b070 <http_recv+0xa0>
 800b058:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b05c:	f113 0f08 	cmn.w	r3, #8
 800b060:	d006      	beq.n	800b070 <http_recv+0xa0>
 800b062:	4b1b      	ldr	r3, [pc, #108]	; (800b0d0 <http_recv+0x100>)
 800b064:	f640 2205 	movw	r2, #2565	; 0xa05
 800b068:	491a      	ldr	r1, [pc, #104]	; (800b0d4 <http_recv+0x104>)
 800b06a:	481b      	ldr	r0, [pc, #108]	; (800b0d8 <http_recv+0x108>)
 800b06c:	f00a ff02 	bl	8015e74 <iprintf>
                  || parsed == ERR_INPROGRESS || parsed == ERR_ARG || parsed == ERR_USE);
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
      if (parsed != ERR_INPROGRESS) {
 800b070:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b074:	f113 0f05 	cmn.w	r3, #5
 800b078:	d00b      	beq.n	800b092 <http_recv+0xc2>
        /* request fully parsed or error */
        if (hs->req != NULL) {
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	6a1b      	ldr	r3, [r3, #32]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d007      	beq.n	800b092 <http_recv+0xc2>
          pbuf_free(hs->req);
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	6a1b      	ldr	r3, [r3, #32]
 800b086:	4618      	mov	r0, r3
 800b088:	f001 fcae 	bl	800c9e8 <pbuf_free>
          hs->req = NULL;
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	2200      	movs	r2, #0
 800b090:	621a      	str	r2, [r3, #32]
        }
      }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
      pbuf_free(p);
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f001 fca8 	bl	800c9e8 <pbuf_free>
      if (parsed == ERR_OK) {
 800b098:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d104      	bne.n	800b0aa <http_recv+0xda>
#if LWIP_HTTPD_SUPPORT_POST
        if (hs->post_content_len_left == 0)
#endif /* LWIP_HTTPD_SUPPORT_POST */
        {
          LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: data %p len %"S32_F"\n", (const void *)hs->file, hs->left));
          http_send(pcb, hs);
 800b0a0:	6979      	ldr	r1, [r7, #20]
 800b0a2:	68b8      	ldr	r0, [r7, #8]
 800b0a4:	f7ff fc7b 	bl	800a99e <http_send>
 800b0a8:	e00c      	b.n	800b0c4 <http_recv+0xf4>
        }
      } else if (parsed == ERR_ARG) {
 800b0aa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b0ae:	f113 0f10 	cmn.w	r3, #16
 800b0b2:	d107      	bne.n	800b0c4 <http_recv+0xf4>
        /* @todo: close on ERR_USE? */
        http_close_conn(pcb, hs);
 800b0b4:	6979      	ldr	r1, [r7, #20]
 800b0b6:	68b8      	ldr	r0, [r7, #8]
 800b0b8:	f7ff fbf0 	bl	800a89c <http_close_conn>
 800b0bc:	e002      	b.n	800b0c4 <http_recv+0xf4>
      }
    } else {
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_recv: already sending data\n"));
      /* already sending but still receiving data, we might want to RST here? */
      pbuf_free(p);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f001 fc92 	bl	800c9e8 <pbuf_free>
    }
  }
  return ERR_OK;
 800b0c4:	2300      	movs	r3, #0
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3718      	adds	r7, #24
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
 800b0ce:	bf00      	nop
 800b0d0:	08016ef8 	.word	0x08016ef8
 800b0d4:	08017054 	.word	0x08017054
 800b0d8:	08016f40 	.word	0x08016f40

0800b0dc <http_accept>:
/**
 * A new incoming connection has been accepted.
 */
static err_t
http_accept(void *arg, struct altcp_pcb *pcb, err_t err)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b086      	sub	sp, #24
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	60f8      	str	r0, [r7, #12]
 800b0e4:	60b9      	str	r1, [r7, #8]
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	71fb      	strb	r3, [r7, #7]
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 800b0ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d102      	bne.n	800b0f8 <http_accept+0x1c>
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d102      	bne.n	800b0fe <http_accept+0x22>
    return ERR_VAL;
 800b0f8:	f06f 0305 	mvn.w	r3, #5
 800b0fc:	e025      	b.n	800b14a <http_accept+0x6e>
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 800b0fe:	2101      	movs	r1, #1
 800b100:	68b8      	ldr	r0, [r7, #8]
 800b102:	f003 f8b7 	bl	800e274 <tcp_setprio>

  /* Allocate memory for the structure that holds the state of the
     connection - initialized by that function. */
  hs = http_state_alloc();
 800b106:	f7ff fadb 	bl	800a6c0 <http_state_alloc>
 800b10a:	6178      	str	r0, [r7, #20]
  if (hs == NULL) {
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d102      	bne.n	800b118 <http_accept+0x3c>
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept: Out of memory, RST\n"));
    return ERR_MEM;
 800b112:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b116:	e018      	b.n	800b14a <http_accept+0x6e>
  }
  hs->pcb = pcb;
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	61da      	str	r2, [r3, #28]

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 800b11e:	6979      	ldr	r1, [r7, #20]
 800b120:	68b8      	ldr	r0, [r7, #8]
 800b122:	f003 faaf 	bl	800e684 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 800b126:	490b      	ldr	r1, [pc, #44]	; (800b154 <http_accept+0x78>)
 800b128:	68b8      	ldr	r0, [r7, #8]
 800b12a:	f003 fabd 	bl	800e6a8 <tcp_recv>
  altcp_err(pcb, http_err);
 800b12e:	490a      	ldr	r1, [pc, #40]	; (800b158 <http_accept+0x7c>)
 800b130:	68b8      	ldr	r0, [r7, #8]
 800b132:	f003 fafd 	bl	800e730 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 800b136:	2204      	movs	r2, #4
 800b138:	4908      	ldr	r1, [pc, #32]	; (800b15c <http_accept+0x80>)
 800b13a:	68b8      	ldr	r0, [r7, #8]
 800b13c:	f003 fb32 	bl	800e7a4 <tcp_poll>
  altcp_sent(pcb, http_sent);
 800b140:	4907      	ldr	r1, [pc, #28]	; (800b160 <http_accept+0x84>)
 800b142:	68b8      	ldr	r0, [r7, #8]
 800b144:	f003 fad2 	bl	800e6ec <tcp_sent>

  return ERR_OK;
 800b148:	2300      	movs	r3, #0
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3718      	adds	r7, #24
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop
 800b154:	0800afd1 	.word	0x0800afd1
 800b158:	0800af05 	.word	0x0800af05
 800b15c:	0800af5f 	.word	0x0800af5f
 800b160:	0800af29 	.word	0x0800af29

0800b164 <httpd_init_pcb>:

static void
httpd_init_pcb(struct altcp_pcb *pcb, u16_t port)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b084      	sub	sp, #16
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	460b      	mov	r3, r1
 800b16e:	807b      	strh	r3, [r7, #2]
  err_t err;

  if (pcb) {
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d029      	beq.n	800b1ca <httpd_init_pcb+0x66>
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 800b176:	2101      	movs	r1, #1
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f003 f87b 	bl	800e274 <tcp_setprio>
    /* set SOF_REUSEADDR here to explicitly bind httpd to multiple interfaces */
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 800b17e:	887b      	ldrh	r3, [r7, #2]
 800b180:	461a      	mov	r2, r3
 800b182:	4914      	ldr	r1, [pc, #80]	; (800b1d4 <httpd_init_pcb+0x70>)
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f002 f9c7 	bl	800d518 <tcp_bind>
 800b18a:	4603      	mov	r3, r0
 800b18c:	73fb      	strb	r3, [r7, #15]
    LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 800b18e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d006      	beq.n	800b1a4 <httpd_init_pcb+0x40>
 800b196:	4b10      	ldr	r3, [pc, #64]	; (800b1d8 <httpd_init_pcb+0x74>)
 800b198:	f640 2257 	movw	r2, #2647	; 0xa57
 800b19c:	490f      	ldr	r1, [pc, #60]	; (800b1dc <httpd_init_pcb+0x78>)
 800b19e:	4810      	ldr	r0, [pc, #64]	; (800b1e0 <httpd_init_pcb+0x7c>)
 800b1a0:	f00a fe68 	bl	8015e74 <iprintf>
    pcb = altcp_listen(pcb);
 800b1a4:	21ff      	movs	r1, #255	; 0xff
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f002 fa6e 	bl	800d688 <tcp_listen_with_backlog>
 800b1ac:	6078      	str	r0, [r7, #4]
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d106      	bne.n	800b1c2 <httpd_init_pcb+0x5e>
 800b1b4:	4b08      	ldr	r3, [pc, #32]	; (800b1d8 <httpd_init_pcb+0x74>)
 800b1b6:	f640 2259 	movw	r2, #2649	; 0xa59
 800b1ba:	490a      	ldr	r1, [pc, #40]	; (800b1e4 <httpd_init_pcb+0x80>)
 800b1bc:	4808      	ldr	r0, [pc, #32]	; (800b1e0 <httpd_init_pcb+0x7c>)
 800b1be:	f00a fe59 	bl	8015e74 <iprintf>
    altcp_accept(pcb, http_accept);
 800b1c2:	4909      	ldr	r1, [pc, #36]	; (800b1e8 <httpd_init_pcb+0x84>)
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f003 fad5 	bl	800e774 <tcp_accept>
  }
}
 800b1ca:	bf00      	nop
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	0802a6f0 	.word	0x0802a6f0
 800b1d8:	08016ef8 	.word	0x08016ef8
 800b1dc:	08017080 	.word	0x08017080
 800b1e0:	08016f40 	.word	0x08016f40
 800b1e4:	0801709c 	.word	0x0801709c
 800b1e8:	0800b0dd 	.word	0x0800b0dd

0800b1ec <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b082      	sub	sp, #8
 800b1f0:	af00      	add	r7, sp, #0
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 800b1f2:	202e      	movs	r0, #46	; 0x2e
 800b1f4:	f003 fa38 	bl	800e668 <tcp_new_ip_type>
 800b1f8:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d106      	bne.n	800b20e <httpd_init+0x22>
 800b200:	4b07      	ldr	r3, [pc, #28]	; (800b220 <httpd_init+0x34>)
 800b202:	f640 2272 	movw	r2, #2674	; 0xa72
 800b206:	4907      	ldr	r1, [pc, #28]	; (800b224 <httpd_init+0x38>)
 800b208:	4807      	ldr	r0, [pc, #28]	; (800b228 <httpd_init+0x3c>)
 800b20a:	f00a fe33 	bl	8015e74 <iprintf>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 800b20e:	2150      	movs	r1, #80	; 0x50
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f7ff ffa7 	bl	800b164 <httpd_init_pcb>
}
 800b216:	bf00      	nop
 800b218:	3708      	adds	r7, #8
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}
 800b21e:	bf00      	nop
 800b220:	08016ef8 	.word	0x08016ef8
 800b224:	080170bc 	.word	0x080170bc
 800b228:	08016f40 	.word	0x08016f40

0800b22c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b083      	sub	sp, #12
 800b230:	af00      	add	r7, sp, #0
 800b232:	4603      	mov	r3, r0
 800b234:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800b236:	88fb      	ldrh	r3, [r7, #6]
 800b238:	021b      	lsls	r3, r3, #8
 800b23a:	b21a      	sxth	r2, r3
 800b23c:	88fb      	ldrh	r3, [r7, #6]
 800b23e:	0a1b      	lsrs	r3, r3, #8
 800b240:	b29b      	uxth	r3, r3
 800b242:	b21b      	sxth	r3, r3
 800b244:	4313      	orrs	r3, r2
 800b246:	b21b      	sxth	r3, r3
 800b248:	b29b      	uxth	r3, r3
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	370c      	adds	r7, #12
 800b24e:	46bd      	mov	sp, r7
 800b250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b254:	4770      	bx	lr

0800b256 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800b256:	b480      	push	{r7}
 800b258:	b083      	sub	sp, #12
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	061a      	lsls	r2, r3, #24
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	021b      	lsls	r3, r3, #8
 800b266:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b26a:	431a      	orrs	r2, r3
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	0a1b      	lsrs	r3, r3, #8
 800b270:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b274:	431a      	orrs	r2, r3
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	0e1b      	lsrs	r3, r3, #24
 800b27a:	4313      	orrs	r3, r2
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	370c      	adds	r7, #12
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b086      	sub	sp, #24
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	60f8      	str	r0, [r7, #12]
 800b290:	60b9      	str	r1, [r7, #8]
 800b292:	607a      	str	r2, [r7, #4]
  const char *p;
  size_t tokenlen = strlen(token);
 800b294:	68b8      	ldr	r0, [r7, #8]
 800b296:	f7f4 ffdd 	bl	8000254 <strlen>
 800b29a:	6138      	str	r0, [r7, #16]
  if (tokenlen == 0) {
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d101      	bne.n	800b2a6 <lwip_strnstr+0x1e>
    return LWIP_CONST_CAST(char *, buffer);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	e022      	b.n	800b2ec <lwip_strnstr+0x64>
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	617b      	str	r3, [r7, #20]
 800b2aa:	e012      	b.n	800b2d2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	781a      	ldrb	r2, [r3, #0]
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	781b      	ldrb	r3, [r3, #0]
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d109      	bne.n	800b2cc <lwip_strnstr+0x44>
 800b2b8:	693a      	ldr	r2, [r7, #16]
 800b2ba:	68b9      	ldr	r1, [r7, #8]
 800b2bc:	6978      	ldr	r0, [r7, #20]
 800b2be:	f00a fe32 	bl	8015f26 <strncmp>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d101      	bne.n	800b2cc <lwip_strnstr+0x44>
      return LWIP_CONST_CAST(char *, p);
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	e00f      	b.n	800b2ec <lwip_strnstr+0x64>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	617b      	str	r3, [r7, #20]
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	781b      	ldrb	r3, [r3, #0]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d007      	beq.n	800b2ea <lwip_strnstr+0x62>
 800b2da:	697a      	ldr	r2, [r7, #20]
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	441a      	add	r2, r3
 800b2e0:	68f9      	ldr	r1, [r7, #12]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	440b      	add	r3, r1
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	d9e0      	bls.n	800b2ac <lwip_strnstr+0x24>
    }
  }
  return NULL;
 800b2ea:	2300      	movs	r3, #0
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3718      	adds	r7, #24
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800b2fe:	f00a fce9 	bl	8015cd4 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800b302:	f000 f8d5 	bl	800b4b0 <mem_init>
  memp_init();
 800b306:	f000 fc31 	bl	800bb6c <memp_init>
  pbuf_init();
  netif_init();
 800b30a:	f000 fcf7 	bl	800bcfc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b30e:	f007 ffe1 	bl	80132d4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b312:	f001 fe03 	bl	800cf1c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b316:	f007 ff25 	bl	8013164 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b31a:	bf00      	nop
 800b31c:	3708      	adds	r7, #8
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
	...

0800b324 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b324:	b480      	push	{r7}
 800b326:	b083      	sub	sp, #12
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800b32e:	4b05      	ldr	r3, [pc, #20]	; (800b344 <ptr_to_mem+0x20>)
 800b330:	681a      	ldr	r2, [r3, #0]
 800b332:	88fb      	ldrh	r3, [r7, #6]
 800b334:	4413      	add	r3, r2
}
 800b336:	4618      	mov	r0, r3
 800b338:	370c      	adds	r7, #12
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr
 800b342:	bf00      	nop
 800b344:	2000449c 	.word	0x2000449c

0800b348 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b348:	b480      	push	{r7}
 800b34a:	b083      	sub	sp, #12
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a05      	ldr	r2, [pc, #20]	; (800b368 <mem_to_ptr+0x20>)
 800b354:	6812      	ldr	r2, [r2, #0]
 800b356:	1a9b      	subs	r3, r3, r2
 800b358:	b29b      	uxth	r3, r3
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr
 800b366:	bf00      	nop
 800b368:	2000449c 	.word	0x2000449c

0800b36c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b36c:	b590      	push	{r4, r7, lr}
 800b36e:	b085      	sub	sp, #20
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b374:	4b45      	ldr	r3, [pc, #276]	; (800b48c <plug_holes+0x120>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	d206      	bcs.n	800b38c <plug_holes+0x20>
 800b37e:	4b44      	ldr	r3, [pc, #272]	; (800b490 <plug_holes+0x124>)
 800b380:	f240 12df 	movw	r2, #479	; 0x1df
 800b384:	4943      	ldr	r1, [pc, #268]	; (800b494 <plug_holes+0x128>)
 800b386:	4844      	ldr	r0, [pc, #272]	; (800b498 <plug_holes+0x12c>)
 800b388:	f00a fd74 	bl	8015e74 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b38c:	4b43      	ldr	r3, [pc, #268]	; (800b49c <plug_holes+0x130>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	687a      	ldr	r2, [r7, #4]
 800b392:	429a      	cmp	r2, r3
 800b394:	d306      	bcc.n	800b3a4 <plug_holes+0x38>
 800b396:	4b3e      	ldr	r3, [pc, #248]	; (800b490 <plug_holes+0x124>)
 800b398:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800b39c:	4940      	ldr	r1, [pc, #256]	; (800b4a0 <plug_holes+0x134>)
 800b39e:	483e      	ldr	r0, [pc, #248]	; (800b498 <plug_holes+0x12c>)
 800b3a0:	f00a fd68 	bl	8015e74 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	791b      	ldrb	r3, [r3, #4]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d006      	beq.n	800b3ba <plug_holes+0x4e>
 800b3ac:	4b38      	ldr	r3, [pc, #224]	; (800b490 <plug_holes+0x124>)
 800b3ae:	f240 12e1 	movw	r2, #481	; 0x1e1
 800b3b2:	493c      	ldr	r1, [pc, #240]	; (800b4a4 <plug_holes+0x138>)
 800b3b4:	4838      	ldr	r0, [pc, #224]	; (800b498 <plug_holes+0x12c>)
 800b3b6:	f00a fd5d 	bl	8015e74 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	881b      	ldrh	r3, [r3, #0]
 800b3be:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b3c2:	d906      	bls.n	800b3d2 <plug_holes+0x66>
 800b3c4:	4b32      	ldr	r3, [pc, #200]	; (800b490 <plug_holes+0x124>)
 800b3c6:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800b3ca:	4937      	ldr	r1, [pc, #220]	; (800b4a8 <plug_holes+0x13c>)
 800b3cc:	4832      	ldr	r0, [pc, #200]	; (800b498 <plug_holes+0x12c>)
 800b3ce:	f00a fd51 	bl	8015e74 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	881b      	ldrh	r3, [r3, #0]
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7ff ffa4 	bl	800b324 <ptr_to_mem>
 800b3dc:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	d024      	beq.n	800b430 <plug_holes+0xc4>
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	791b      	ldrb	r3, [r3, #4]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d120      	bne.n	800b430 <plug_holes+0xc4>
 800b3ee:	4b2b      	ldr	r3, [pc, #172]	; (800b49c <plug_holes+0x130>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	68fa      	ldr	r2, [r7, #12]
 800b3f4:	429a      	cmp	r2, r3
 800b3f6:	d01b      	beq.n	800b430 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b3f8:	4b2c      	ldr	r3, [pc, #176]	; (800b4ac <plug_holes+0x140>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	429a      	cmp	r2, r3
 800b400:	d102      	bne.n	800b408 <plug_holes+0x9c>
      lfree = mem;
 800b402:	4a2a      	ldr	r2, [pc, #168]	; (800b4ac <plug_holes+0x140>)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	881a      	ldrh	r2, [r3, #0]
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	881b      	ldrh	r3, [r3, #0]
 800b414:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b418:	d00a      	beq.n	800b430 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	881b      	ldrh	r3, [r3, #0]
 800b41e:	4618      	mov	r0, r3
 800b420:	f7ff ff80 	bl	800b324 <ptr_to_mem>
 800b424:	4604      	mov	r4, r0
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f7ff ff8e 	bl	800b348 <mem_to_ptr>
 800b42c:	4603      	mov	r3, r0
 800b42e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	885b      	ldrh	r3, [r3, #2]
 800b434:	4618      	mov	r0, r3
 800b436:	f7ff ff75 	bl	800b324 <ptr_to_mem>
 800b43a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b43c:	68ba      	ldr	r2, [r7, #8]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	429a      	cmp	r2, r3
 800b442:	d01f      	beq.n	800b484 <plug_holes+0x118>
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	791b      	ldrb	r3, [r3, #4]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d11b      	bne.n	800b484 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b44c:	4b17      	ldr	r3, [pc, #92]	; (800b4ac <plug_holes+0x140>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	429a      	cmp	r2, r3
 800b454:	d102      	bne.n	800b45c <plug_holes+0xf0>
      lfree = pmem;
 800b456:	4a15      	ldr	r2, [pc, #84]	; (800b4ac <plug_holes+0x140>)
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	881a      	ldrh	r2, [r3, #0]
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	881b      	ldrh	r3, [r3, #0]
 800b468:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b46c:	d00a      	beq.n	800b484 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	881b      	ldrh	r3, [r3, #0]
 800b472:	4618      	mov	r0, r3
 800b474:	f7ff ff56 	bl	800b324 <ptr_to_mem>
 800b478:	4604      	mov	r4, r0
 800b47a:	68b8      	ldr	r0, [r7, #8]
 800b47c:	f7ff ff64 	bl	800b348 <mem_to_ptr>
 800b480:	4603      	mov	r3, r0
 800b482:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800b484:	bf00      	nop
 800b486:	3714      	adds	r7, #20
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd90      	pop	{r4, r7, pc}
 800b48c:	2000449c 	.word	0x2000449c
 800b490:	080170d8 	.word	0x080170d8
 800b494:	08017108 	.word	0x08017108
 800b498:	08017120 	.word	0x08017120
 800b49c:	200044a0 	.word	0x200044a0
 800b4a0:	08017148 	.word	0x08017148
 800b4a4:	08017164 	.word	0x08017164
 800b4a8:	08017180 	.word	0x08017180
 800b4ac:	200044a8 	.word	0x200044a8

0800b4b0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b082      	sub	sp, #8
 800b4b4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b4b6:	4b1f      	ldr	r3, [pc, #124]	; (800b534 <mem_init+0x84>)
 800b4b8:	3303      	adds	r3, #3
 800b4ba:	f023 0303 	bic.w	r3, r3, #3
 800b4be:	461a      	mov	r2, r3
 800b4c0:	4b1d      	ldr	r3, [pc, #116]	; (800b538 <mem_init+0x88>)
 800b4c2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b4c4:	4b1c      	ldr	r3, [pc, #112]	; (800b538 <mem_init+0x88>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800b4d0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b4de:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800b4e2:	f7ff ff1f 	bl	800b324 <ptr_to_mem>
 800b4e6:	4602      	mov	r2, r0
 800b4e8:	4b14      	ldr	r3, [pc, #80]	; (800b53c <mem_init+0x8c>)
 800b4ea:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 800b4ec:	4b13      	ldr	r3, [pc, #76]	; (800b53c <mem_init+0x8c>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b4f4:	4b11      	ldr	r3, [pc, #68]	; (800b53c <mem_init+0x8c>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800b4fc:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b4fe:	4b0f      	ldr	r3, [pc, #60]	; (800b53c <mem_init+0x8c>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800b506:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b508:	4b0b      	ldr	r3, [pc, #44]	; (800b538 <mem_init+0x88>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	4a0c      	ldr	r2, [pc, #48]	; (800b540 <mem_init+0x90>)
 800b50e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b510:	480c      	ldr	r0, [pc, #48]	; (800b544 <mem_init+0x94>)
 800b512:	f00a fbed 	bl	8015cf0 <sys_mutex_new>
 800b516:	4603      	mov	r3, r0
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d006      	beq.n	800b52a <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800b51c:	4b0a      	ldr	r3, [pc, #40]	; (800b548 <mem_init+0x98>)
 800b51e:	f240 221f 	movw	r2, #543	; 0x21f
 800b522:	490a      	ldr	r1, [pc, #40]	; (800b54c <mem_init+0x9c>)
 800b524:	480a      	ldr	r0, [pc, #40]	; (800b550 <mem_init+0xa0>)
 800b526:	f00a fca5 	bl	8015e74 <iprintf>
  }
}
 800b52a:	bf00      	nop
 800b52c:	3708      	adds	r7, #8
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
 800b532:	bf00      	nop
 800b534:	20007e04 	.word	0x20007e04
 800b538:	2000449c 	.word	0x2000449c
 800b53c:	200044a0 	.word	0x200044a0
 800b540:	200044a8 	.word	0x200044a8
 800b544:	200044a4 	.word	0x200044a4
 800b548:	080170d8 	.word	0x080170d8
 800b54c:	080171ac 	.word	0x080171ac
 800b550:	08017120 	.word	0x08017120

0800b554 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b086      	sub	sp, #24
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f7ff fef3 	bl	800b348 <mem_to_ptr>
 800b562:	4603      	mov	r3, r0
 800b564:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	881b      	ldrh	r3, [r3, #0]
 800b56a:	4618      	mov	r0, r3
 800b56c:	f7ff feda 	bl	800b324 <ptr_to_mem>
 800b570:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	885b      	ldrh	r3, [r3, #2]
 800b576:	4618      	mov	r0, r3
 800b578:	f7ff fed4 	bl	800b324 <ptr_to_mem>
 800b57c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	881b      	ldrh	r3, [r3, #0]
 800b582:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b586:	d818      	bhi.n	800b5ba <mem_link_valid+0x66>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	885b      	ldrh	r3, [r3, #2]
 800b58c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b590:	d813      	bhi.n	800b5ba <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b596:	8afa      	ldrh	r2, [r7, #22]
 800b598:	429a      	cmp	r2, r3
 800b59a:	d004      	beq.n	800b5a6 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	881b      	ldrh	r3, [r3, #0]
 800b5a0:	8afa      	ldrh	r2, [r7, #22]
 800b5a2:	429a      	cmp	r2, r3
 800b5a4:	d109      	bne.n	800b5ba <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b5a6:	4b08      	ldr	r3, [pc, #32]	; (800b5c8 <mem_link_valid+0x74>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b5aa:	693a      	ldr	r2, [r7, #16]
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d006      	beq.n	800b5be <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b5b0:	693b      	ldr	r3, [r7, #16]
 800b5b2:	885b      	ldrh	r3, [r3, #2]
 800b5b4:	8afa      	ldrh	r2, [r7, #22]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d001      	beq.n	800b5be <mem_link_valid+0x6a>
    return 0;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	e000      	b.n	800b5c0 <mem_link_valid+0x6c>
  }
  return 1;
 800b5be:	2301      	movs	r3, #1
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3718      	adds	r7, #24
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}
 800b5c8:	200044a0 	.word	0x200044a0

0800b5cc <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b088      	sub	sp, #32
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d070      	beq.n	800b6bc <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f003 0303 	and.w	r3, r3, #3
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d00d      	beq.n	800b600 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b5e4:	4b37      	ldr	r3, [pc, #220]	; (800b6c4 <mem_free+0xf8>)
 800b5e6:	f240 2273 	movw	r2, #627	; 0x273
 800b5ea:	4937      	ldr	r1, [pc, #220]	; (800b6c8 <mem_free+0xfc>)
 800b5ec:	4837      	ldr	r0, [pc, #220]	; (800b6cc <mem_free+0x100>)
 800b5ee:	f00a fc41 	bl	8015e74 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b5f2:	f00a fbdb 	bl	8015dac <sys_arch_protect>
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	68f8      	ldr	r0, [r7, #12]
 800b5fa:	f00a fbe5 	bl	8015dc8 <sys_arch_unprotect>
    return;
 800b5fe:	e05e      	b.n	800b6be <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	3b08      	subs	r3, #8
 800b604:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b606:	4b32      	ldr	r3, [pc, #200]	; (800b6d0 <mem_free+0x104>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	69fa      	ldr	r2, [r7, #28]
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d306      	bcc.n	800b61e <mem_free+0x52>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f103 020c 	add.w	r2, r3, #12
 800b616:	4b2f      	ldr	r3, [pc, #188]	; (800b6d4 <mem_free+0x108>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d90d      	bls.n	800b63a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b61e:	4b29      	ldr	r3, [pc, #164]	; (800b6c4 <mem_free+0xf8>)
 800b620:	f240 227f 	movw	r2, #639	; 0x27f
 800b624:	492c      	ldr	r1, [pc, #176]	; (800b6d8 <mem_free+0x10c>)
 800b626:	4829      	ldr	r0, [pc, #164]	; (800b6cc <mem_free+0x100>)
 800b628:	f00a fc24 	bl	8015e74 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b62c:	f00a fbbe 	bl	8015dac <sys_arch_protect>
 800b630:	6138      	str	r0, [r7, #16]
 800b632:	6938      	ldr	r0, [r7, #16]
 800b634:	f00a fbc8 	bl	8015dc8 <sys_arch_unprotect>
    return;
 800b638:	e041      	b.n	800b6be <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b63a:	4828      	ldr	r0, [pc, #160]	; (800b6dc <mem_free+0x110>)
 800b63c:	f00a fb74 	bl	8015d28 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800b640:	69fb      	ldr	r3, [r7, #28]
 800b642:	791b      	ldrb	r3, [r3, #4]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d110      	bne.n	800b66a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b648:	4b1e      	ldr	r3, [pc, #120]	; (800b6c4 <mem_free+0xf8>)
 800b64a:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800b64e:	4924      	ldr	r1, [pc, #144]	; (800b6e0 <mem_free+0x114>)
 800b650:	481e      	ldr	r0, [pc, #120]	; (800b6cc <mem_free+0x100>)
 800b652:	f00a fc0f 	bl	8015e74 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b656:	4821      	ldr	r0, [pc, #132]	; (800b6dc <mem_free+0x110>)
 800b658:	f00a fb75 	bl	8015d46 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b65c:	f00a fba6 	bl	8015dac <sys_arch_protect>
 800b660:	6178      	str	r0, [r7, #20]
 800b662:	6978      	ldr	r0, [r7, #20]
 800b664:	f00a fbb0 	bl	8015dc8 <sys_arch_unprotect>
    return;
 800b668:	e029      	b.n	800b6be <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800b66a:	69f8      	ldr	r0, [r7, #28]
 800b66c:	f7ff ff72 	bl	800b554 <mem_link_valid>
 800b670:	4603      	mov	r3, r0
 800b672:	2b00      	cmp	r3, #0
 800b674:	d110      	bne.n	800b698 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b676:	4b13      	ldr	r3, [pc, #76]	; (800b6c4 <mem_free+0xf8>)
 800b678:	f240 2295 	movw	r2, #661	; 0x295
 800b67c:	4919      	ldr	r1, [pc, #100]	; (800b6e4 <mem_free+0x118>)
 800b67e:	4813      	ldr	r0, [pc, #76]	; (800b6cc <mem_free+0x100>)
 800b680:	f00a fbf8 	bl	8015e74 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b684:	4815      	ldr	r0, [pc, #84]	; (800b6dc <mem_free+0x110>)
 800b686:	f00a fb5e 	bl	8015d46 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b68a:	f00a fb8f 	bl	8015dac <sys_arch_protect>
 800b68e:	61b8      	str	r0, [r7, #24]
 800b690:	69b8      	ldr	r0, [r7, #24]
 800b692:	f00a fb99 	bl	8015dc8 <sys_arch_unprotect>
    return;
 800b696:	e012      	b.n	800b6be <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800b698:	69fb      	ldr	r3, [r7, #28]
 800b69a:	2200      	movs	r2, #0
 800b69c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800b69e:	4b12      	ldr	r3, [pc, #72]	; (800b6e8 <mem_free+0x11c>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	69fa      	ldr	r2, [r7, #28]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d202      	bcs.n	800b6ae <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b6a8:	4a0f      	ldr	r2, [pc, #60]	; (800b6e8 <mem_free+0x11c>)
 800b6aa:	69fb      	ldr	r3, [r7, #28]
 800b6ac:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b6ae:	69f8      	ldr	r0, [r7, #28]
 800b6b0:	f7ff fe5c 	bl	800b36c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b6b4:	4809      	ldr	r0, [pc, #36]	; (800b6dc <mem_free+0x110>)
 800b6b6:	f00a fb46 	bl	8015d46 <sys_mutex_unlock>
 800b6ba:	e000      	b.n	800b6be <mem_free+0xf2>
    return;
 800b6bc:	bf00      	nop
}
 800b6be:	3720      	adds	r7, #32
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}
 800b6c4:	080170d8 	.word	0x080170d8
 800b6c8:	080171c8 	.word	0x080171c8
 800b6cc:	08017120 	.word	0x08017120
 800b6d0:	2000449c 	.word	0x2000449c
 800b6d4:	200044a0 	.word	0x200044a0
 800b6d8:	080171ec 	.word	0x080171ec
 800b6dc:	200044a4 	.word	0x200044a4
 800b6e0:	08017208 	.word	0x08017208
 800b6e4:	08017230 	.word	0x08017230
 800b6e8:	200044a8 	.word	0x200044a8

0800b6ec <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b088      	sub	sp, #32
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	460b      	mov	r3, r1
 800b6f6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b6f8:	887b      	ldrh	r3, [r7, #2]
 800b6fa:	3303      	adds	r3, #3
 800b6fc:	b29b      	uxth	r3, r3
 800b6fe:	f023 0303 	bic.w	r3, r3, #3
 800b702:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800b704:	8bfb      	ldrh	r3, [r7, #30]
 800b706:	2b0b      	cmp	r3, #11
 800b708:	d801      	bhi.n	800b70e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b70a:	230c      	movs	r3, #12
 800b70c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b70e:	8bfb      	ldrh	r3, [r7, #30]
 800b710:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b714:	d803      	bhi.n	800b71e <mem_trim+0x32>
 800b716:	8bfa      	ldrh	r2, [r7, #30]
 800b718:	887b      	ldrh	r3, [r7, #2]
 800b71a:	429a      	cmp	r2, r3
 800b71c:	d201      	bcs.n	800b722 <mem_trim+0x36>
    return NULL;
 800b71e:	2300      	movs	r3, #0
 800b720:	e0d8      	b.n	800b8d4 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b722:	4b6e      	ldr	r3, [pc, #440]	; (800b8dc <mem_trim+0x1f0>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	429a      	cmp	r2, r3
 800b72a:	d304      	bcc.n	800b736 <mem_trim+0x4a>
 800b72c:	4b6c      	ldr	r3, [pc, #432]	; (800b8e0 <mem_trim+0x1f4>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	429a      	cmp	r2, r3
 800b734:	d306      	bcc.n	800b744 <mem_trim+0x58>
 800b736:	4b6b      	ldr	r3, [pc, #428]	; (800b8e4 <mem_trim+0x1f8>)
 800b738:	f240 22d2 	movw	r2, #722	; 0x2d2
 800b73c:	496a      	ldr	r1, [pc, #424]	; (800b8e8 <mem_trim+0x1fc>)
 800b73e:	486b      	ldr	r0, [pc, #428]	; (800b8ec <mem_trim+0x200>)
 800b740:	f00a fb98 	bl	8015e74 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b744:	4b65      	ldr	r3, [pc, #404]	; (800b8dc <mem_trim+0x1f0>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	429a      	cmp	r2, r3
 800b74c:	d304      	bcc.n	800b758 <mem_trim+0x6c>
 800b74e:	4b64      	ldr	r3, [pc, #400]	; (800b8e0 <mem_trim+0x1f4>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	429a      	cmp	r2, r3
 800b756:	d307      	bcc.n	800b768 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b758:	f00a fb28 	bl	8015dac <sys_arch_protect>
 800b75c:	60b8      	str	r0, [r7, #8]
 800b75e:	68b8      	ldr	r0, [r7, #8]
 800b760:	f00a fb32 	bl	8015dc8 <sys_arch_unprotect>
    return rmem;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	e0b5      	b.n	800b8d4 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	3b08      	subs	r3, #8
 800b76c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800b76e:	69b8      	ldr	r0, [r7, #24]
 800b770:	f7ff fdea 	bl	800b348 <mem_to_ptr>
 800b774:	4603      	mov	r3, r0
 800b776:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b778:	69bb      	ldr	r3, [r7, #24]
 800b77a:	881a      	ldrh	r2, [r3, #0]
 800b77c:	8afb      	ldrh	r3, [r7, #22]
 800b77e:	1ad3      	subs	r3, r2, r3
 800b780:	b29b      	uxth	r3, r3
 800b782:	3b08      	subs	r3, #8
 800b784:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b786:	8bfa      	ldrh	r2, [r7, #30]
 800b788:	8abb      	ldrh	r3, [r7, #20]
 800b78a:	429a      	cmp	r2, r3
 800b78c:	d906      	bls.n	800b79c <mem_trim+0xb0>
 800b78e:	4b55      	ldr	r3, [pc, #340]	; (800b8e4 <mem_trim+0x1f8>)
 800b790:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800b794:	4956      	ldr	r1, [pc, #344]	; (800b8f0 <mem_trim+0x204>)
 800b796:	4855      	ldr	r0, [pc, #340]	; (800b8ec <mem_trim+0x200>)
 800b798:	f00a fb6c 	bl	8015e74 <iprintf>
  if (newsize > size) {
 800b79c:	8bfa      	ldrh	r2, [r7, #30]
 800b79e:	8abb      	ldrh	r3, [r7, #20]
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	d901      	bls.n	800b7a8 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	e095      	b.n	800b8d4 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800b7a8:	8bfa      	ldrh	r2, [r7, #30]
 800b7aa:	8abb      	ldrh	r3, [r7, #20]
 800b7ac:	429a      	cmp	r2, r3
 800b7ae:	d101      	bne.n	800b7b4 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	e08f      	b.n	800b8d4 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b7b4:	484f      	ldr	r0, [pc, #316]	; (800b8f4 <mem_trim+0x208>)
 800b7b6:	f00a fab7 	bl	8015d28 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800b7ba:	69bb      	ldr	r3, [r7, #24]
 800b7bc:	881b      	ldrh	r3, [r3, #0]
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f7ff fdb0 	bl	800b324 <ptr_to_mem>
 800b7c4:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800b7c6:	693b      	ldr	r3, [r7, #16]
 800b7c8:	791b      	ldrb	r3, [r3, #4]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d13f      	bne.n	800b84e <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b7ce:	69bb      	ldr	r3, [r7, #24]
 800b7d0:	881b      	ldrh	r3, [r3, #0]
 800b7d2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b7d6:	d106      	bne.n	800b7e6 <mem_trim+0xfa>
 800b7d8:	4b42      	ldr	r3, [pc, #264]	; (800b8e4 <mem_trim+0x1f8>)
 800b7da:	f240 22f5 	movw	r2, #757	; 0x2f5
 800b7de:	4946      	ldr	r1, [pc, #280]	; (800b8f8 <mem_trim+0x20c>)
 800b7e0:	4842      	ldr	r0, [pc, #264]	; (800b8ec <mem_trim+0x200>)
 800b7e2:	f00a fb47 	bl	8015e74 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	881b      	ldrh	r3, [r3, #0]
 800b7ea:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b7ec:	8afa      	ldrh	r2, [r7, #22]
 800b7ee:	8bfb      	ldrh	r3, [r7, #30]
 800b7f0:	4413      	add	r3, r2
 800b7f2:	b29b      	uxth	r3, r3
 800b7f4:	3308      	adds	r3, #8
 800b7f6:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800b7f8:	4b40      	ldr	r3, [pc, #256]	; (800b8fc <mem_trim+0x210>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	693a      	ldr	r2, [r7, #16]
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d106      	bne.n	800b810 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800b802:	89fb      	ldrh	r3, [r7, #14]
 800b804:	4618      	mov	r0, r3
 800b806:	f7ff fd8d 	bl	800b324 <ptr_to_mem>
 800b80a:	4602      	mov	r2, r0
 800b80c:	4b3b      	ldr	r3, [pc, #236]	; (800b8fc <mem_trim+0x210>)
 800b80e:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800b810:	89fb      	ldrh	r3, [r7, #14]
 800b812:	4618      	mov	r0, r3
 800b814:	f7ff fd86 	bl	800b324 <ptr_to_mem>
 800b818:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	2200      	movs	r2, #0
 800b81e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	89ba      	ldrh	r2, [r7, #12]
 800b824:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	8afa      	ldrh	r2, [r7, #22]
 800b82a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	89fa      	ldrh	r2, [r7, #14]
 800b830:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b832:	693b      	ldr	r3, [r7, #16]
 800b834:	881b      	ldrh	r3, [r3, #0]
 800b836:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b83a:	d047      	beq.n	800b8cc <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	881b      	ldrh	r3, [r3, #0]
 800b840:	4618      	mov	r0, r3
 800b842:	f7ff fd6f 	bl	800b324 <ptr_to_mem>
 800b846:	4602      	mov	r2, r0
 800b848:	89fb      	ldrh	r3, [r7, #14]
 800b84a:	8053      	strh	r3, [r2, #2]
 800b84c:	e03e      	b.n	800b8cc <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b84e:	8bfb      	ldrh	r3, [r7, #30]
 800b850:	f103 0214 	add.w	r2, r3, #20
 800b854:	8abb      	ldrh	r3, [r7, #20]
 800b856:	429a      	cmp	r2, r3
 800b858:	d838      	bhi.n	800b8cc <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b85a:	8afa      	ldrh	r2, [r7, #22]
 800b85c:	8bfb      	ldrh	r3, [r7, #30]
 800b85e:	4413      	add	r3, r2
 800b860:	b29b      	uxth	r3, r3
 800b862:	3308      	adds	r3, #8
 800b864:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b866:	69bb      	ldr	r3, [r7, #24]
 800b868:	881b      	ldrh	r3, [r3, #0]
 800b86a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b86e:	d106      	bne.n	800b87e <mem_trim+0x192>
 800b870:	4b1c      	ldr	r3, [pc, #112]	; (800b8e4 <mem_trim+0x1f8>)
 800b872:	f240 3216 	movw	r2, #790	; 0x316
 800b876:	4920      	ldr	r1, [pc, #128]	; (800b8f8 <mem_trim+0x20c>)
 800b878:	481c      	ldr	r0, [pc, #112]	; (800b8ec <mem_trim+0x200>)
 800b87a:	f00a fafb 	bl	8015e74 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800b87e:	89fb      	ldrh	r3, [r7, #14]
 800b880:	4618      	mov	r0, r3
 800b882:	f7ff fd4f 	bl	800b324 <ptr_to_mem>
 800b886:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800b888:	4b1c      	ldr	r3, [pc, #112]	; (800b8fc <mem_trim+0x210>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	693a      	ldr	r2, [r7, #16]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d202      	bcs.n	800b898 <mem_trim+0x1ac>
      lfree = mem2;
 800b892:	4a1a      	ldr	r2, [pc, #104]	; (800b8fc <mem_trim+0x210>)
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	2200      	movs	r2, #0
 800b89c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800b89e:	69bb      	ldr	r3, [r7, #24]
 800b8a0:	881a      	ldrh	r2, [r3, #0]
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	8afa      	ldrh	r2, [r7, #22]
 800b8aa:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800b8ac:	69bb      	ldr	r3, [r7, #24]
 800b8ae:	89fa      	ldrh	r2, [r7, #14]
 800b8b0:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	881b      	ldrh	r3, [r3, #0]
 800b8b6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b8ba:	d007      	beq.n	800b8cc <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b8bc:	693b      	ldr	r3, [r7, #16]
 800b8be:	881b      	ldrh	r3, [r3, #0]
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	f7ff fd2f 	bl	800b324 <ptr_to_mem>
 800b8c6:	4602      	mov	r2, r0
 800b8c8:	89fb      	ldrh	r3, [r7, #14]
 800b8ca:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b8cc:	4809      	ldr	r0, [pc, #36]	; (800b8f4 <mem_trim+0x208>)
 800b8ce:	f00a fa3a 	bl	8015d46 <sys_mutex_unlock>
  return rmem;
 800b8d2:	687b      	ldr	r3, [r7, #4]
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3720      	adds	r7, #32
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}
 800b8dc:	2000449c 	.word	0x2000449c
 800b8e0:	200044a0 	.word	0x200044a0
 800b8e4:	080170d8 	.word	0x080170d8
 800b8e8:	08017264 	.word	0x08017264
 800b8ec:	08017120 	.word	0x08017120
 800b8f0:	0801727c 	.word	0x0801727c
 800b8f4:	200044a4 	.word	0x200044a4
 800b8f8:	0801729c 	.word	0x0801729c
 800b8fc:	200044a8 	.word	0x200044a8

0800b900 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b088      	sub	sp, #32
 800b904:	af00      	add	r7, sp, #0
 800b906:	4603      	mov	r3, r0
 800b908:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b90a:	88fb      	ldrh	r3, [r7, #6]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d101      	bne.n	800b914 <mem_malloc+0x14>
    return NULL;
 800b910:	2300      	movs	r3, #0
 800b912:	e0e2      	b.n	800bada <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b914:	88fb      	ldrh	r3, [r7, #6]
 800b916:	3303      	adds	r3, #3
 800b918:	b29b      	uxth	r3, r3
 800b91a:	f023 0303 	bic.w	r3, r3, #3
 800b91e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800b920:	8bbb      	ldrh	r3, [r7, #28]
 800b922:	2b0b      	cmp	r3, #11
 800b924:	d801      	bhi.n	800b92a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800b926:	230c      	movs	r3, #12
 800b928:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b92a:	8bbb      	ldrh	r3, [r7, #28]
 800b92c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b930:	d803      	bhi.n	800b93a <mem_malloc+0x3a>
 800b932:	8bba      	ldrh	r2, [r7, #28]
 800b934:	88fb      	ldrh	r3, [r7, #6]
 800b936:	429a      	cmp	r2, r3
 800b938:	d201      	bcs.n	800b93e <mem_malloc+0x3e>
    return NULL;
 800b93a:	2300      	movs	r3, #0
 800b93c:	e0cd      	b.n	800bada <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800b93e:	4869      	ldr	r0, [pc, #420]	; (800bae4 <mem_malloc+0x1e4>)
 800b940:	f00a f9f2 	bl	8015d28 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b944:	4b68      	ldr	r3, [pc, #416]	; (800bae8 <mem_malloc+0x1e8>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	4618      	mov	r0, r3
 800b94a:	f7ff fcfd 	bl	800b348 <mem_to_ptr>
 800b94e:	4603      	mov	r3, r0
 800b950:	83fb      	strh	r3, [r7, #30]
 800b952:	e0b7      	b.n	800bac4 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800b954:	8bfb      	ldrh	r3, [r7, #30]
 800b956:	4618      	mov	r0, r3
 800b958:	f7ff fce4 	bl	800b324 <ptr_to_mem>
 800b95c:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800b95e:	697b      	ldr	r3, [r7, #20]
 800b960:	791b      	ldrb	r3, [r3, #4]
 800b962:	2b00      	cmp	r3, #0
 800b964:	f040 80a7 	bne.w	800bab6 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	881b      	ldrh	r3, [r3, #0]
 800b96c:	461a      	mov	r2, r3
 800b96e:	8bfb      	ldrh	r3, [r7, #30]
 800b970:	1ad3      	subs	r3, r2, r3
 800b972:	f1a3 0208 	sub.w	r2, r3, #8
 800b976:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800b978:	429a      	cmp	r2, r3
 800b97a:	f0c0 809c 	bcc.w	800bab6 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	881b      	ldrh	r3, [r3, #0]
 800b982:	461a      	mov	r2, r3
 800b984:	8bfb      	ldrh	r3, [r7, #30]
 800b986:	1ad3      	subs	r3, r2, r3
 800b988:	f1a3 0208 	sub.w	r2, r3, #8
 800b98c:	8bbb      	ldrh	r3, [r7, #28]
 800b98e:	3314      	adds	r3, #20
 800b990:	429a      	cmp	r2, r3
 800b992:	d333      	bcc.n	800b9fc <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800b994:	8bfa      	ldrh	r2, [r7, #30]
 800b996:	8bbb      	ldrh	r3, [r7, #28]
 800b998:	4413      	add	r3, r2
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	3308      	adds	r3, #8
 800b99e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b9a0:	8a7b      	ldrh	r3, [r7, #18]
 800b9a2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b9a6:	d106      	bne.n	800b9b6 <mem_malloc+0xb6>
 800b9a8:	4b50      	ldr	r3, [pc, #320]	; (800baec <mem_malloc+0x1ec>)
 800b9aa:	f240 3287 	movw	r2, #903	; 0x387
 800b9ae:	4950      	ldr	r1, [pc, #320]	; (800baf0 <mem_malloc+0x1f0>)
 800b9b0:	4850      	ldr	r0, [pc, #320]	; (800baf4 <mem_malloc+0x1f4>)
 800b9b2:	f00a fa5f 	bl	8015e74 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b9b6:	8a7b      	ldrh	r3, [r7, #18]
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f7ff fcb3 	bl	800b324 <ptr_to_mem>
 800b9be:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	881a      	ldrh	r2, [r3, #0]
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	8bfa      	ldrh	r2, [r7, #30]
 800b9d2:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	8a7a      	ldrh	r2, [r7, #18]
 800b9d8:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	2201      	movs	r2, #1
 800b9de:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	881b      	ldrh	r3, [r3, #0]
 800b9e4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b9e8:	d00b      	beq.n	800ba02 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	881b      	ldrh	r3, [r3, #0]
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f7ff fc98 	bl	800b324 <ptr_to_mem>
 800b9f4:	4602      	mov	r2, r0
 800b9f6:	8a7b      	ldrh	r3, [r7, #18]
 800b9f8:	8053      	strh	r3, [r2, #2]
 800b9fa:	e002      	b.n	800ba02 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b9fc:	697b      	ldr	r3, [r7, #20]
 800b9fe:	2201      	movs	r2, #1
 800ba00:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800ba02:	4b39      	ldr	r3, [pc, #228]	; (800bae8 <mem_malloc+0x1e8>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	697a      	ldr	r2, [r7, #20]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d127      	bne.n	800ba5c <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800ba0c:	4b36      	ldr	r3, [pc, #216]	; (800bae8 <mem_malloc+0x1e8>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800ba12:	e005      	b.n	800ba20 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800ba14:	69bb      	ldr	r3, [r7, #24]
 800ba16:	881b      	ldrh	r3, [r3, #0]
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f7ff fc83 	bl	800b324 <ptr_to_mem>
 800ba1e:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800ba20:	69bb      	ldr	r3, [r7, #24]
 800ba22:	791b      	ldrb	r3, [r3, #4]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d004      	beq.n	800ba32 <mem_malloc+0x132>
 800ba28:	4b33      	ldr	r3, [pc, #204]	; (800baf8 <mem_malloc+0x1f8>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	69ba      	ldr	r2, [r7, #24]
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d1f0      	bne.n	800ba14 <mem_malloc+0x114>
          }
          lfree = cur;
 800ba32:	4a2d      	ldr	r2, [pc, #180]	; (800bae8 <mem_malloc+0x1e8>)
 800ba34:	69bb      	ldr	r3, [r7, #24]
 800ba36:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ba38:	4b2b      	ldr	r3, [pc, #172]	; (800bae8 <mem_malloc+0x1e8>)
 800ba3a:	681a      	ldr	r2, [r3, #0]
 800ba3c:	4b2e      	ldr	r3, [pc, #184]	; (800baf8 <mem_malloc+0x1f8>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	429a      	cmp	r2, r3
 800ba42:	d00b      	beq.n	800ba5c <mem_malloc+0x15c>
 800ba44:	4b28      	ldr	r3, [pc, #160]	; (800bae8 <mem_malloc+0x1e8>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	791b      	ldrb	r3, [r3, #4]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d006      	beq.n	800ba5c <mem_malloc+0x15c>
 800ba4e:	4b27      	ldr	r3, [pc, #156]	; (800baec <mem_malloc+0x1ec>)
 800ba50:	f240 32b5 	movw	r2, #949	; 0x3b5
 800ba54:	4929      	ldr	r1, [pc, #164]	; (800bafc <mem_malloc+0x1fc>)
 800ba56:	4827      	ldr	r0, [pc, #156]	; (800baf4 <mem_malloc+0x1f4>)
 800ba58:	f00a fa0c 	bl	8015e74 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800ba5c:	4821      	ldr	r0, [pc, #132]	; (800bae4 <mem_malloc+0x1e4>)
 800ba5e:	f00a f972 	bl	8015d46 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ba62:	8bba      	ldrh	r2, [r7, #28]
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	4413      	add	r3, r2
 800ba68:	3308      	adds	r3, #8
 800ba6a:	4a23      	ldr	r2, [pc, #140]	; (800baf8 <mem_malloc+0x1f8>)
 800ba6c:	6812      	ldr	r2, [r2, #0]
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d906      	bls.n	800ba80 <mem_malloc+0x180>
 800ba72:	4b1e      	ldr	r3, [pc, #120]	; (800baec <mem_malloc+0x1ec>)
 800ba74:	f240 32ba 	movw	r2, #954	; 0x3ba
 800ba78:	4921      	ldr	r1, [pc, #132]	; (800bb00 <mem_malloc+0x200>)
 800ba7a:	481e      	ldr	r0, [pc, #120]	; (800baf4 <mem_malloc+0x1f4>)
 800ba7c:	f00a f9fa 	bl	8015e74 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	f003 0303 	and.w	r3, r3, #3
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d006      	beq.n	800ba98 <mem_malloc+0x198>
 800ba8a:	4b18      	ldr	r3, [pc, #96]	; (800baec <mem_malloc+0x1ec>)
 800ba8c:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 800ba90:	491c      	ldr	r1, [pc, #112]	; (800bb04 <mem_malloc+0x204>)
 800ba92:	4818      	ldr	r0, [pc, #96]	; (800baf4 <mem_malloc+0x1f4>)
 800ba94:	f00a f9ee 	bl	8015e74 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	f003 0303 	and.w	r3, r3, #3
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d006      	beq.n	800bab0 <mem_malloc+0x1b0>
 800baa2:	4b12      	ldr	r3, [pc, #72]	; (800baec <mem_malloc+0x1ec>)
 800baa4:	f240 32be 	movw	r2, #958	; 0x3be
 800baa8:	4917      	ldr	r1, [pc, #92]	; (800bb08 <mem_malloc+0x208>)
 800baaa:	4812      	ldr	r0, [pc, #72]	; (800baf4 <mem_malloc+0x1f4>)
 800baac:	f00a f9e2 	bl	8015e74 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	3308      	adds	r3, #8
 800bab4:	e011      	b.n	800bada <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800bab6:	8bfb      	ldrh	r3, [r7, #30]
 800bab8:	4618      	mov	r0, r3
 800baba:	f7ff fc33 	bl	800b324 <ptr_to_mem>
 800babe:	4603      	mov	r3, r0
 800bac0:	881b      	ldrh	r3, [r3, #0]
 800bac2:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800bac4:	8bfa      	ldrh	r2, [r7, #30]
 800bac6:	8bbb      	ldrh	r3, [r7, #28]
 800bac8:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800bacc:	429a      	cmp	r2, r3
 800bace:	f4ff af41 	bcc.w	800b954 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800bad2:	4804      	ldr	r0, [pc, #16]	; (800bae4 <mem_malloc+0x1e4>)
 800bad4:	f00a f937 	bl	8015d46 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800bad8:	2300      	movs	r3, #0
}
 800bada:	4618      	mov	r0, r3
 800badc:	3720      	adds	r7, #32
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}
 800bae2:	bf00      	nop
 800bae4:	200044a4 	.word	0x200044a4
 800bae8:	200044a8 	.word	0x200044a8
 800baec:	080170d8 	.word	0x080170d8
 800baf0:	0801729c 	.word	0x0801729c
 800baf4:	08017120 	.word	0x08017120
 800baf8:	200044a0 	.word	0x200044a0
 800bafc:	080172b0 	.word	0x080172b0
 800bb00:	080172cc 	.word	0x080172cc
 800bb04:	080172fc 	.word	0x080172fc
 800bb08:	0801732c 	.word	0x0801732c

0800bb0c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	b085      	sub	sp, #20
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	3303      	adds	r3, #3
 800bb22:	f023 0303 	bic.w	r3, r3, #3
 800bb26:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800bb28:	2300      	movs	r3, #0
 800bb2a:	60fb      	str	r3, [r7, #12]
 800bb2c:	e011      	b.n	800bb52 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	689b      	ldr	r3, [r3, #8]
 800bb32:	681a      	ldr	r2, [r3, #0]
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	68ba      	ldr	r2, [r7, #8]
 800bb3e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	881b      	ldrh	r3, [r3, #0]
 800bb44:	461a      	mov	r2, r3
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	4413      	add	r3, r2
 800bb4a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	3301      	adds	r3, #1
 800bb50:	60fb      	str	r3, [r7, #12]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	885b      	ldrh	r3, [r3, #2]
 800bb56:	461a      	mov	r2, r3
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	dbe7      	blt.n	800bb2e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800bb5e:	bf00      	nop
 800bb60:	3714      	adds	r7, #20
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr
	...

0800bb6c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bb72:	2300      	movs	r3, #0
 800bb74:	80fb      	strh	r3, [r7, #6]
 800bb76:	e009      	b.n	800bb8c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800bb78:	88fb      	ldrh	r3, [r7, #6]
 800bb7a:	4a08      	ldr	r2, [pc, #32]	; (800bb9c <memp_init+0x30>)
 800bb7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb80:	4618      	mov	r0, r3
 800bb82:	f7ff ffc3 	bl	800bb0c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bb86:	88fb      	ldrh	r3, [r7, #6]
 800bb88:	3301      	adds	r3, #1
 800bb8a:	80fb      	strh	r3, [r7, #6]
 800bb8c:	88fb      	ldrh	r3, [r7, #6]
 800bb8e:	2b0c      	cmp	r3, #12
 800bb90:	d9f2      	bls.n	800bb78 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800bb92:	bf00      	nop
 800bb94:	3708      	adds	r7, #8
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}
 800bb9a:	bf00      	nop
 800bb9c:	0802a67c 	.word	0x0802a67c

0800bba0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b084      	sub	sp, #16
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800bba8:	f00a f900 	bl	8015dac <sys_arch_protect>
 800bbac:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	689b      	ldr	r3, [r3, #8]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d015      	beq.n	800bbe8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	68ba      	ldr	r2, [r7, #8]
 800bbc2:	6812      	ldr	r2, [r2, #0]
 800bbc4:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	f003 0303 	and.w	r3, r3, #3
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d006      	beq.n	800bbde <do_memp_malloc_pool+0x3e>
 800bbd0:	4b09      	ldr	r3, [pc, #36]	; (800bbf8 <do_memp_malloc_pool+0x58>)
 800bbd2:	f240 1219 	movw	r2, #281	; 0x119
 800bbd6:	4909      	ldr	r1, [pc, #36]	; (800bbfc <do_memp_malloc_pool+0x5c>)
 800bbd8:	4809      	ldr	r0, [pc, #36]	; (800bc00 <do_memp_malloc_pool+0x60>)
 800bbda:	f00a f94b 	bl	8015e74 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800bbde:	68f8      	ldr	r0, [r7, #12]
 800bbe0:	f00a f8f2 	bl	8015dc8 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	e003      	b.n	800bbf0 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800bbe8:	68f8      	ldr	r0, [r7, #12]
 800bbea:	f00a f8ed 	bl	8015dc8 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800bbee:	2300      	movs	r3, #0
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3710      	adds	r7, #16
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	08017350 	.word	0x08017350
 800bbfc:	08017380 	.word	0x08017380
 800bc00:	080173a4 	.word	0x080173a4

0800bc04 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b084      	sub	sp, #16
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800bc0e:	79fb      	ldrb	r3, [r7, #7]
 800bc10:	2b0c      	cmp	r3, #12
 800bc12:	d908      	bls.n	800bc26 <memp_malloc+0x22>
 800bc14:	4b0a      	ldr	r3, [pc, #40]	; (800bc40 <memp_malloc+0x3c>)
 800bc16:	f240 1257 	movw	r2, #343	; 0x157
 800bc1a:	490a      	ldr	r1, [pc, #40]	; (800bc44 <memp_malloc+0x40>)
 800bc1c:	480a      	ldr	r0, [pc, #40]	; (800bc48 <memp_malloc+0x44>)
 800bc1e:	f00a f929 	bl	8015e74 <iprintf>
 800bc22:	2300      	movs	r3, #0
 800bc24:	e008      	b.n	800bc38 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800bc26:	79fb      	ldrb	r3, [r7, #7]
 800bc28:	4a08      	ldr	r2, [pc, #32]	; (800bc4c <memp_malloc+0x48>)
 800bc2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f7ff ffb6 	bl	800bba0 <do_memp_malloc_pool>
 800bc34:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800bc36:	68fb      	ldr	r3, [r7, #12]
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3710      	adds	r7, #16
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	08017350 	.word	0x08017350
 800bc44:	080173e0 	.word	0x080173e0
 800bc48:	080173a4 	.word	0x080173a4
 800bc4c:	0802a67c 	.word	0x0802a67c

0800bc50 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	f003 0303 	and.w	r3, r3, #3
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d006      	beq.n	800bc72 <do_memp_free_pool+0x22>
 800bc64:	4b0d      	ldr	r3, [pc, #52]	; (800bc9c <do_memp_free_pool+0x4c>)
 800bc66:	f240 126d 	movw	r2, #365	; 0x16d
 800bc6a:	490d      	ldr	r1, [pc, #52]	; (800bca0 <do_memp_free_pool+0x50>)
 800bc6c:	480d      	ldr	r0, [pc, #52]	; (800bca4 <do_memp_free_pool+0x54>)
 800bc6e:	f00a f901 	bl	8015e74 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800bc76:	f00a f899 	bl	8015dac <sys_arch_protect>
 800bc7a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	689b      	ldr	r3, [r3, #8]
 800bc80:	681a      	ldr	r2, [r3, #0]
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	68fa      	ldr	r2, [r7, #12]
 800bc8c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800bc8e:	68b8      	ldr	r0, [r7, #8]
 800bc90:	f00a f89a 	bl	8015dc8 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800bc94:	bf00      	nop
 800bc96:	3710      	adds	r7, #16
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}
 800bc9c:	08017350 	.word	0x08017350
 800bca0:	08017400 	.word	0x08017400
 800bca4:	080173a4 	.word	0x080173a4

0800bca8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b082      	sub	sp, #8
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	4603      	mov	r3, r0
 800bcb0:	6039      	str	r1, [r7, #0]
 800bcb2:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800bcb4:	79fb      	ldrb	r3, [r7, #7]
 800bcb6:	2b0c      	cmp	r3, #12
 800bcb8:	d907      	bls.n	800bcca <memp_free+0x22>
 800bcba:	4b0c      	ldr	r3, [pc, #48]	; (800bcec <memp_free+0x44>)
 800bcbc:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800bcc0:	490b      	ldr	r1, [pc, #44]	; (800bcf0 <memp_free+0x48>)
 800bcc2:	480c      	ldr	r0, [pc, #48]	; (800bcf4 <memp_free+0x4c>)
 800bcc4:	f00a f8d6 	bl	8015e74 <iprintf>
 800bcc8:	e00c      	b.n	800bce4 <memp_free+0x3c>

  if (mem == NULL) {
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d008      	beq.n	800bce2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800bcd0:	79fb      	ldrb	r3, [r7, #7]
 800bcd2:	4a09      	ldr	r2, [pc, #36]	; (800bcf8 <memp_free+0x50>)
 800bcd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcd8:	6839      	ldr	r1, [r7, #0]
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f7ff ffb8 	bl	800bc50 <do_memp_free_pool>
 800bce0:	e000      	b.n	800bce4 <memp_free+0x3c>
    return;
 800bce2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800bce4:	3708      	adds	r7, #8
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd80      	pop	{r7, pc}
 800bcea:	bf00      	nop
 800bcec:	08017350 	.word	0x08017350
 800bcf0:	08017420 	.word	0x08017420
 800bcf4:	080173a4 	.word	0x080173a4
 800bcf8:	0802a67c 	.word	0x0802a67c

0800bcfc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800bd00:	bf00      	nop
 800bd02:	46bd      	mov	sp, r7
 800bd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd08:	4770      	bx	lr
	...

0800bd0c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b086      	sub	sp, #24
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	60f8      	str	r0, [r7, #12]
 800bd14:	60b9      	str	r1, [r7, #8]
 800bd16:	607a      	str	r2, [r7, #4]
 800bd18:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d108      	bne.n	800bd32 <netif_add+0x26>
 800bd20:	4b57      	ldr	r3, [pc, #348]	; (800be80 <netif_add+0x174>)
 800bd22:	f240 1227 	movw	r2, #295	; 0x127
 800bd26:	4957      	ldr	r1, [pc, #348]	; (800be84 <netif_add+0x178>)
 800bd28:	4857      	ldr	r0, [pc, #348]	; (800be88 <netif_add+0x17c>)
 800bd2a:	f00a f8a3 	bl	8015e74 <iprintf>
 800bd2e:	2300      	movs	r3, #0
 800bd30:	e0a2      	b.n	800be78 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800bd32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d108      	bne.n	800bd4a <netif_add+0x3e>
 800bd38:	4b51      	ldr	r3, [pc, #324]	; (800be80 <netif_add+0x174>)
 800bd3a:	f44f 7294 	mov.w	r2, #296	; 0x128
 800bd3e:	4953      	ldr	r1, [pc, #332]	; (800be8c <netif_add+0x180>)
 800bd40:	4851      	ldr	r0, [pc, #324]	; (800be88 <netif_add+0x17c>)
 800bd42:	f00a f897 	bl	8015e74 <iprintf>
 800bd46:	2300      	movs	r3, #0
 800bd48:	e096      	b.n	800be78 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d101      	bne.n	800bd54 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800bd50:	4b4f      	ldr	r3, [pc, #316]	; (800be90 <netif_add+0x184>)
 800bd52:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d101      	bne.n	800bd5e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800bd5a:	4b4d      	ldr	r3, [pc, #308]	; (800be90 <netif_add+0x184>)
 800bd5c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d101      	bne.n	800bd68 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800bd64:	4b4a      	ldr	r3, [pc, #296]	; (800be90 <netif_add+0x184>)
 800bd66:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	2200      	movs	r2, #0
 800bd72:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2200      	movs	r2, #0
 800bd78:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	4a45      	ldr	r2, [pc, #276]	; (800be94 <netif_add+0x188>)
 800bd7e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2200      	movs	r2, #0
 800bd84:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	2200      	movs	r2, #0
 800bd8a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	2200      	movs	r2, #0
 800bd92:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6a3a      	ldr	r2, [r7, #32]
 800bd98:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800bd9a:	4b3f      	ldr	r3, [pc, #252]	; (800be98 <netif_add+0x18c>)
 800bd9c:	781a      	ldrb	r2, [r3, #0]
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bda8:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	687a      	ldr	r2, [r7, #4]
 800bdae:	68b9      	ldr	r1, [r7, #8]
 800bdb0:	68f8      	ldr	r0, [r7, #12]
 800bdb2:	f000 f913 	bl	800bfdc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800bdb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdb8:	68f8      	ldr	r0, [r7, #12]
 800bdba:	4798      	blx	r3
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d001      	beq.n	800bdc6 <netif_add+0xba>
    return NULL;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	e058      	b.n	800be78 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bdcc:	2bff      	cmp	r3, #255	; 0xff
 800bdce:	d103      	bne.n	800bdd8 <netif_add+0xcc>
        netif->num = 0;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bddc:	4b2f      	ldr	r3, [pc, #188]	; (800be9c <netif_add+0x190>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	617b      	str	r3, [r7, #20]
 800bde2:	e02b      	b.n	800be3c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800bde4:	697a      	ldr	r2, [r7, #20]
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d106      	bne.n	800bdfa <netif_add+0xee>
 800bdec:	4b24      	ldr	r3, [pc, #144]	; (800be80 <netif_add+0x174>)
 800bdee:	f240 128b 	movw	r2, #395	; 0x18b
 800bdf2:	492b      	ldr	r1, [pc, #172]	; (800bea0 <netif_add+0x194>)
 800bdf4:	4824      	ldr	r0, [pc, #144]	; (800be88 <netif_add+0x17c>)
 800bdf6:	f00a f83d 	bl	8015e74 <iprintf>
        num_netifs++;
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	2bff      	cmp	r3, #255	; 0xff
 800be04:	dd06      	ble.n	800be14 <netif_add+0x108>
 800be06:	4b1e      	ldr	r3, [pc, #120]	; (800be80 <netif_add+0x174>)
 800be08:	f240 128d 	movw	r2, #397	; 0x18d
 800be0c:	4925      	ldr	r1, [pc, #148]	; (800bea4 <netif_add+0x198>)
 800be0e:	481e      	ldr	r0, [pc, #120]	; (800be88 <netif_add+0x17c>)
 800be10:	f00a f830 	bl	8015e74 <iprintf>
        if (netif2->num == netif->num) {
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800be20:	429a      	cmp	r2, r3
 800be22:	d108      	bne.n	800be36 <netif_add+0x12a>
          netif->num++;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800be2a:	3301      	adds	r3, #1
 800be2c:	b2da      	uxtb	r2, r3
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800be34:	e005      	b.n	800be42 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	617b      	str	r3, [r7, #20]
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d1d0      	bne.n	800bde4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d1be      	bne.n	800bdc6 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800be4e:	2bfe      	cmp	r3, #254	; 0xfe
 800be50:	d103      	bne.n	800be5a <netif_add+0x14e>
    netif_num = 0;
 800be52:	4b11      	ldr	r3, [pc, #68]	; (800be98 <netif_add+0x18c>)
 800be54:	2200      	movs	r2, #0
 800be56:	701a      	strb	r2, [r3, #0]
 800be58:	e006      	b.n	800be68 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800be60:	3301      	adds	r3, #1
 800be62:	b2da      	uxtb	r2, r3
 800be64:	4b0c      	ldr	r3, [pc, #48]	; (800be98 <netif_add+0x18c>)
 800be66:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800be68:	4b0c      	ldr	r3, [pc, #48]	; (800be9c <netif_add+0x190>)
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800be70:	4a0a      	ldr	r2, [pc, #40]	; (800be9c <netif_add+0x190>)
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800be76:	68fb      	ldr	r3, [r7, #12]
}
 800be78:	4618      	mov	r0, r3
 800be7a:	3718      	adds	r7, #24
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bd80      	pop	{r7, pc}
 800be80:	0801743c 	.word	0x0801743c
 800be84:	080174d0 	.word	0x080174d0
 800be88:	0801748c 	.word	0x0801748c
 800be8c:	080174ec 	.word	0x080174ec
 800be90:	0802a6f0 	.word	0x0802a6f0
 800be94:	0800c2b7 	.word	0x0800c2b7
 800be98:	200044e0 	.word	0x200044e0
 800be9c:	2000b4f0 	.word	0x2000b4f0
 800bea0:	08017510 	.word	0x08017510
 800bea4:	08017524 	.word	0x08017524

0800bea8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800beb2:	6839      	ldr	r1, [r7, #0]
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f002 fe1b 	bl	800eaf0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800beba:	6839      	ldr	r1, [r7, #0]
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f007 fb93 	bl	80135e8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800bec2:	bf00      	nop
 800bec4:	3708      	adds	r7, #8
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}
	...

0800becc <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b086      	sub	sp, #24
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	60f8      	str	r0, [r7, #12]
 800bed4:	60b9      	str	r1, [r7, #8]
 800bed6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d106      	bne.n	800beec <netif_do_set_ipaddr+0x20>
 800bede:	4b1d      	ldr	r3, [pc, #116]	; (800bf54 <netif_do_set_ipaddr+0x88>)
 800bee0:	f240 12cb 	movw	r2, #459	; 0x1cb
 800bee4:	491c      	ldr	r1, [pc, #112]	; (800bf58 <netif_do_set_ipaddr+0x8c>)
 800bee6:	481d      	ldr	r0, [pc, #116]	; (800bf5c <netif_do_set_ipaddr+0x90>)
 800bee8:	f009 ffc4 	bl	8015e74 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d106      	bne.n	800bf00 <netif_do_set_ipaddr+0x34>
 800bef2:	4b18      	ldr	r3, [pc, #96]	; (800bf54 <netif_do_set_ipaddr+0x88>)
 800bef4:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800bef8:	4917      	ldr	r1, [pc, #92]	; (800bf58 <netif_do_set_ipaddr+0x8c>)
 800befa:	4818      	ldr	r0, [pc, #96]	; (800bf5c <netif_do_set_ipaddr+0x90>)
 800befc:	f009 ffba 	bl	8015e74 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	681a      	ldr	r2, [r3, #0]
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	3304      	adds	r3, #4
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d01c      	beq.n	800bf48 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	3304      	adds	r3, #4
 800bf18:	681a      	ldr	r2, [r3, #0]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800bf1e:	f107 0314 	add.w	r3, r7, #20
 800bf22:	4619      	mov	r1, r3
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f7ff ffbf 	bl	800bea8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d002      	beq.n	800bf36 <netif_do_set_ipaddr+0x6a>
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	e000      	b.n	800bf38 <netif_do_set_ipaddr+0x6c>
 800bf36:	2300      	movs	r3, #0
 800bf38:	68fa      	ldr	r2, [r7, #12]
 800bf3a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	68f8      	ldr	r0, [r7, #12]
 800bf40:	f000 f8d2 	bl	800c0e8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800bf44:	2301      	movs	r3, #1
 800bf46:	e000      	b.n	800bf4a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800bf48:	2300      	movs	r3, #0
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3718      	adds	r7, #24
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}
 800bf52:	bf00      	nop
 800bf54:	0801743c 	.word	0x0801743c
 800bf58:	08017554 	.word	0x08017554
 800bf5c:	0801748c 	.word	0x0801748c

0800bf60 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800bf60:	b480      	push	{r7}
 800bf62:	b085      	sub	sp, #20
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	60f8      	str	r0, [r7, #12]
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	3308      	adds	r3, #8
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	429a      	cmp	r2, r3
 800bf78:	d00a      	beq.n	800bf90 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d002      	beq.n	800bf86 <netif_do_set_netmask+0x26>
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	e000      	b.n	800bf88 <netif_do_set_netmask+0x28>
 800bf86:	2300      	movs	r3, #0
 800bf88:	68fa      	ldr	r2, [r7, #12]
 800bf8a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e000      	b.n	800bf92 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800bf90:	2300      	movs	r3, #0
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	3714      	adds	r7, #20
 800bf96:	46bd      	mov	sp, r7
 800bf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9c:	4770      	bx	lr

0800bf9e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800bf9e:	b480      	push	{r7}
 800bfa0:	b085      	sub	sp, #20
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	60f8      	str	r0, [r7, #12]
 800bfa6:	60b9      	str	r1, [r7, #8]
 800bfa8:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	681a      	ldr	r2, [r3, #0]
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	330c      	adds	r3, #12
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d00a      	beq.n	800bfce <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d002      	beq.n	800bfc4 <netif_do_set_gw+0x26>
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	e000      	b.n	800bfc6 <netif_do_set_gw+0x28>
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	68fa      	ldr	r2, [r7, #12]
 800bfc8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e000      	b.n	800bfd0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800bfce:	2300      	movs	r3, #0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3714      	adds	r7, #20
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfda:	4770      	bx	lr

0800bfdc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b088      	sub	sp, #32
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	60f8      	str	r0, [r7, #12]
 800bfe4:	60b9      	str	r1, [r7, #8]
 800bfe6:	607a      	str	r2, [r7, #4]
 800bfe8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800bfea:	2300      	movs	r3, #0
 800bfec:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800bfee:	2300      	movs	r3, #0
 800bff0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800bff2:	68bb      	ldr	r3, [r7, #8]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d101      	bne.n	800bffc <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800bff8:	4b1c      	ldr	r3, [pc, #112]	; (800c06c <netif_set_addr+0x90>)
 800bffa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d101      	bne.n	800c006 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800c002:	4b1a      	ldr	r3, [pc, #104]	; (800c06c <netif_set_addr+0x90>)
 800c004:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d101      	bne.n	800c010 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800c00c:	4b17      	ldr	r3, [pc, #92]	; (800c06c <netif_set_addr+0x90>)
 800c00e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d003      	beq.n	800c01e <netif_set_addr+0x42>
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d101      	bne.n	800c022 <netif_set_addr+0x46>
 800c01e:	2301      	movs	r3, #1
 800c020:	e000      	b.n	800c024 <netif_set_addr+0x48>
 800c022:	2300      	movs	r3, #0
 800c024:	617b      	str	r3, [r7, #20]
  if (remove) {
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d006      	beq.n	800c03a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c02c:	f107 0310 	add.w	r3, r7, #16
 800c030:	461a      	mov	r2, r3
 800c032:	68b9      	ldr	r1, [r7, #8]
 800c034:	68f8      	ldr	r0, [r7, #12]
 800c036:	f7ff ff49 	bl	800becc <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800c03a:	69fa      	ldr	r2, [r7, #28]
 800c03c:	6879      	ldr	r1, [r7, #4]
 800c03e:	68f8      	ldr	r0, [r7, #12]
 800c040:	f7ff ff8e 	bl	800bf60 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800c044:	69ba      	ldr	r2, [r7, #24]
 800c046:	6839      	ldr	r1, [r7, #0]
 800c048:	68f8      	ldr	r0, [r7, #12]
 800c04a:	f7ff ffa8 	bl	800bf9e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d106      	bne.n	800c062 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c054:	f107 0310 	add.w	r3, r7, #16
 800c058:	461a      	mov	r2, r3
 800c05a:	68b9      	ldr	r1, [r7, #8]
 800c05c:	68f8      	ldr	r0, [r7, #12]
 800c05e:	f7ff ff35 	bl	800becc <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800c062:	bf00      	nop
 800c064:	3720      	adds	r7, #32
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop
 800c06c:	0802a6f0 	.word	0x0802a6f0

0800c070 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800c070:	b480      	push	{r7}
 800c072:	b083      	sub	sp, #12
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800c078:	4a04      	ldr	r2, [pc, #16]	; (800c08c <netif_set_default+0x1c>)
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800c07e:	bf00      	nop
 800c080:	370c      	adds	r7, #12
 800c082:	46bd      	mov	sp, r7
 800c084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c088:	4770      	bx	lr
 800c08a:	bf00      	nop
 800c08c:	2000b4f4 	.word	0x2000b4f4

0800c090 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b082      	sub	sp, #8
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d107      	bne.n	800c0ae <netif_set_up+0x1e>
 800c09e:	4b0f      	ldr	r3, [pc, #60]	; (800c0dc <netif_set_up+0x4c>)
 800c0a0:	f44f 7254 	mov.w	r2, #848	; 0x350
 800c0a4:	490e      	ldr	r1, [pc, #56]	; (800c0e0 <netif_set_up+0x50>)
 800c0a6:	480f      	ldr	r0, [pc, #60]	; (800c0e4 <netif_set_up+0x54>)
 800c0a8:	f009 fee4 	bl	8015e74 <iprintf>
 800c0ac:	e013      	b.n	800c0d6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c0b4:	f003 0301 	and.w	r3, r3, #1
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d10c      	bne.n	800c0d6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c0c2:	f043 0301 	orr.w	r3, r3, #1
 800c0c6:	b2da      	uxtb	r2, r3
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c0ce:	2103      	movs	r1, #3
 800c0d0:	6878      	ldr	r0, [r7, #4]
 800c0d2:	f000 f809 	bl	800c0e8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800c0d6:	3708      	adds	r7, #8
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	0801743c 	.word	0x0801743c
 800c0e0:	080175c4 	.word	0x080175c4
 800c0e4:	0801748c 	.word	0x0801748c

0800c0e8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b082      	sub	sp, #8
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d106      	bne.n	800c108 <netif_issue_reports+0x20>
 800c0fa:	4b18      	ldr	r3, [pc, #96]	; (800c15c <netif_issue_reports+0x74>)
 800c0fc:	f240 326d 	movw	r2, #877	; 0x36d
 800c100:	4917      	ldr	r1, [pc, #92]	; (800c160 <netif_issue_reports+0x78>)
 800c102:	4818      	ldr	r0, [pc, #96]	; (800c164 <netif_issue_reports+0x7c>)
 800c104:	f009 feb6 	bl	8015e74 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c10e:	f003 0304 	and.w	r3, r3, #4
 800c112:	2b00      	cmp	r3, #0
 800c114:	d01e      	beq.n	800c154 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c11c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c120:	2b00      	cmp	r3, #0
 800c122:	d017      	beq.n	800c154 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c124:	78fb      	ldrb	r3, [r7, #3]
 800c126:	f003 0301 	and.w	r3, r3, #1
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d013      	beq.n	800c156 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	3304      	adds	r3, #4
 800c132:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c134:	2b00      	cmp	r3, #0
 800c136:	d00e      	beq.n	800c156 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c13e:	f003 0308 	and.w	r3, r3, #8
 800c142:	2b00      	cmp	r3, #0
 800c144:	d007      	beq.n	800c156 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	3304      	adds	r3, #4
 800c14a:	4619      	mov	r1, r3
 800c14c:	6878      	ldr	r0, [r7, #4]
 800c14e:	f008 f9b5 	bl	80144bc <etharp_request>
 800c152:	e000      	b.n	800c156 <netif_issue_reports+0x6e>
    return;
 800c154:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800c156:	3708      	adds	r7, #8
 800c158:	46bd      	mov	sp, r7
 800c15a:	bd80      	pop	{r7, pc}
 800c15c:	0801743c 	.word	0x0801743c
 800c160:	080175e0 	.word	0x080175e0
 800c164:	0801748c 	.word	0x0801748c

0800c168 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b082      	sub	sp, #8
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d107      	bne.n	800c186 <netif_set_down+0x1e>
 800c176:	4b12      	ldr	r3, [pc, #72]	; (800c1c0 <netif_set_down+0x58>)
 800c178:	f240 329b 	movw	r2, #923	; 0x39b
 800c17c:	4911      	ldr	r1, [pc, #68]	; (800c1c4 <netif_set_down+0x5c>)
 800c17e:	4812      	ldr	r0, [pc, #72]	; (800c1c8 <netif_set_down+0x60>)
 800c180:	f009 fe78 	bl	8015e74 <iprintf>
 800c184:	e019      	b.n	800c1ba <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c18c:	f003 0301 	and.w	r3, r3, #1
 800c190:	2b00      	cmp	r3, #0
 800c192:	d012      	beq.n	800c1ba <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c19a:	f023 0301 	bic.w	r3, r3, #1
 800c19e:	b2da      	uxtb	r2, r3
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c1ac:	f003 0308 	and.w	r3, r3, #8
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d002      	beq.n	800c1ba <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800c1b4:	6878      	ldr	r0, [r7, #4]
 800c1b6:	f007 fd3f 	bl	8013c38 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800c1ba:	3708      	adds	r7, #8
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}
 800c1c0:	0801743c 	.word	0x0801743c
 800c1c4:	08017604 	.word	0x08017604
 800c1c8:	0801748c 	.word	0x0801748c

0800c1cc <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b082      	sub	sp, #8
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d107      	bne.n	800c1ea <netif_set_link_up+0x1e>
 800c1da:	4b13      	ldr	r3, [pc, #76]	; (800c228 <netif_set_link_up+0x5c>)
 800c1dc:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800c1e0:	4912      	ldr	r1, [pc, #72]	; (800c22c <netif_set_link_up+0x60>)
 800c1e2:	4813      	ldr	r0, [pc, #76]	; (800c230 <netif_set_link_up+0x64>)
 800c1e4:	f009 fe46 	bl	8015e74 <iprintf>
 800c1e8:	e01b      	b.n	800c222 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c1f0:	f003 0304 	and.w	r3, r3, #4
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d114      	bne.n	800c222 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c1fe:	f043 0304 	orr.w	r3, r3, #4
 800c202:	b2da      	uxtb	r2, r3
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c20a:	2103      	movs	r1, #3
 800c20c:	6878      	ldr	r0, [r7, #4]
 800c20e:	f7ff ff6b 	bl	800c0e8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	69db      	ldr	r3, [r3, #28]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d003      	beq.n	800c222 <netif_set_link_up+0x56>
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	69db      	ldr	r3, [r3, #28]
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c222:	3708      	adds	r7, #8
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}
 800c228:	0801743c 	.word	0x0801743c
 800c22c:	08017624 	.word	0x08017624
 800c230:	0801748c 	.word	0x0801748c

0800c234 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b082      	sub	sp, #8
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d107      	bne.n	800c252 <netif_set_link_down+0x1e>
 800c242:	4b11      	ldr	r3, [pc, #68]	; (800c288 <netif_set_link_down+0x54>)
 800c244:	f240 4206 	movw	r2, #1030	; 0x406
 800c248:	4910      	ldr	r1, [pc, #64]	; (800c28c <netif_set_link_down+0x58>)
 800c24a:	4811      	ldr	r0, [pc, #68]	; (800c290 <netif_set_link_down+0x5c>)
 800c24c:	f009 fe12 	bl	8015e74 <iprintf>
 800c250:	e017      	b.n	800c282 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c258:	f003 0304 	and.w	r3, r3, #4
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d010      	beq.n	800c282 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c266:	f023 0304 	bic.w	r3, r3, #4
 800c26a:	b2da      	uxtb	r2, r3
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	69db      	ldr	r3, [r3, #28]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d003      	beq.n	800c282 <netif_set_link_down+0x4e>
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	69db      	ldr	r3, [r3, #28]
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c282:	3708      	adds	r7, #8
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}
 800c288:	0801743c 	.word	0x0801743c
 800c28c:	08017648 	.word	0x08017648
 800c290:	0801748c 	.word	0x0801748c

0800c294 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c294:	b480      	push	{r7}
 800c296:	b083      	sub	sp, #12
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
 800c29c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d002      	beq.n	800c2aa <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	683a      	ldr	r2, [r7, #0]
 800c2a8:	61da      	str	r2, [r3, #28]
  }
}
 800c2aa:	bf00      	nop
 800c2ac:	370c      	adds	r7, #12
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b4:	4770      	bx	lr

0800c2b6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c2b6:	b480      	push	{r7}
 800c2b8:	b085      	sub	sp, #20
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	60f8      	str	r0, [r7, #12]
 800c2be:	60b9      	str	r1, [r7, #8]
 800c2c0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c2c2:	f06f 030b 	mvn.w	r3, #11
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3714      	adds	r7, #20
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d0:	4770      	bx	lr
	...

0800c2d4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b085      	sub	sp, #20
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	4603      	mov	r3, r0
 800c2dc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800c2de:	79fb      	ldrb	r3, [r7, #7]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d013      	beq.n	800c30c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800c2e4:	4b0d      	ldr	r3, [pc, #52]	; (800c31c <netif_get_by_index+0x48>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	60fb      	str	r3, [r7, #12]
 800c2ea:	e00c      	b.n	800c306 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c2f2:	3301      	adds	r3, #1
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	79fa      	ldrb	r2, [r7, #7]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d101      	bne.n	800c300 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	e006      	b.n	800c30e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	60fb      	str	r3, [r7, #12]
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d1ef      	bne.n	800c2ec <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800c30c:	2300      	movs	r3, #0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3714      	adds	r7, #20
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr
 800c31a:	bf00      	nop
 800c31c:	2000b4f0 	.word	0x2000b4f0

0800c320 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b082      	sub	sp, #8
 800c324:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c326:	f009 fd41 	bl	8015dac <sys_arch_protect>
 800c32a:	6038      	str	r0, [r7, #0]
 800c32c:	4b0d      	ldr	r3, [pc, #52]	; (800c364 <pbuf_free_ooseq+0x44>)
 800c32e:	2200      	movs	r2, #0
 800c330:	701a      	strb	r2, [r3, #0]
 800c332:	6838      	ldr	r0, [r7, #0]
 800c334:	f009 fd48 	bl	8015dc8 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c338:	4b0b      	ldr	r3, [pc, #44]	; (800c368 <pbuf_free_ooseq+0x48>)
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	607b      	str	r3, [r7, #4]
 800c33e:	e00a      	b.n	800c356 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c344:	2b00      	cmp	r3, #0
 800c346:	d003      	beq.n	800c350 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c348:	6878      	ldr	r0, [r7, #4]
 800c34a:	f002 fc0f 	bl	800eb6c <tcp_free_ooseq>
      return;
 800c34e:	e005      	b.n	800c35c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	68db      	ldr	r3, [r3, #12]
 800c354:	607b      	str	r3, [r7, #4]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d1f1      	bne.n	800c340 <pbuf_free_ooseq+0x20>
    }
  }
}
 800c35c:	3708      	adds	r7, #8
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}
 800c362:	bf00      	nop
 800c364:	2000b4f8 	.word	0x2000b4f8
 800c368:	2000b500 	.word	0x2000b500

0800c36c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b082      	sub	sp, #8
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800c374:	f7ff ffd4 	bl	800c320 <pbuf_free_ooseq>
}
 800c378:	bf00      	nop
 800c37a:	3708      	adds	r7, #8
 800c37c:	46bd      	mov	sp, r7
 800c37e:	bd80      	pop	{r7, pc}

0800c380 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b082      	sub	sp, #8
 800c384:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800c386:	f009 fd11 	bl	8015dac <sys_arch_protect>
 800c38a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800c38c:	4b0f      	ldr	r3, [pc, #60]	; (800c3cc <pbuf_pool_is_empty+0x4c>)
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800c392:	4b0e      	ldr	r3, [pc, #56]	; (800c3cc <pbuf_pool_is_empty+0x4c>)
 800c394:	2201      	movs	r2, #1
 800c396:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f009 fd15 	bl	8015dc8 <sys_arch_unprotect>

  if (!queued) {
 800c39e:	78fb      	ldrb	r3, [r7, #3]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d10f      	bne.n	800c3c4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c3a4:	2100      	movs	r1, #0
 800c3a6:	480a      	ldr	r0, [pc, #40]	; (800c3d0 <pbuf_pool_is_empty+0x50>)
 800c3a8:	f7fe f89c 	bl	800a4e4 <tcpip_try_callback>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d008      	beq.n	800c3c4 <pbuf_pool_is_empty+0x44>
 800c3b2:	f009 fcfb 	bl	8015dac <sys_arch_protect>
 800c3b6:	6078      	str	r0, [r7, #4]
 800c3b8:	4b04      	ldr	r3, [pc, #16]	; (800c3cc <pbuf_pool_is_empty+0x4c>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	701a      	strb	r2, [r3, #0]
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f009 fd02 	bl	8015dc8 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c3c4:	bf00      	nop
 800c3c6:	3708      	adds	r7, #8
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}
 800c3cc:	2000b4f8 	.word	0x2000b4f8
 800c3d0:	0800c36d 	.word	0x0800c36d

0800c3d4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c3d4:	b480      	push	{r7}
 800c3d6:	b085      	sub	sp, #20
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	4611      	mov	r1, r2
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	460b      	mov	r3, r1
 800c3e4:	80fb      	strh	r3, [r7, #6]
 800c3e6:	4613      	mov	r3, r2
 800c3e8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	68ba      	ldr	r2, [r7, #8]
 800c3f4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	88fa      	ldrh	r2, [r7, #6]
 800c3fa:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	88ba      	ldrh	r2, [r7, #4]
 800c400:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c402:	8b3b      	ldrh	r3, [r7, #24]
 800c404:	b2da      	uxtb	r2, r3
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	7f3a      	ldrb	r2, [r7, #28]
 800c40e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2201      	movs	r2, #1
 800c414:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	2200      	movs	r2, #0
 800c41a:	73da      	strb	r2, [r3, #15]
}
 800c41c:	bf00      	nop
 800c41e:	3714      	adds	r7, #20
 800c420:	46bd      	mov	sp, r7
 800c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c426:	4770      	bx	lr

0800c428 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b08c      	sub	sp, #48	; 0x30
 800c42c:	af02      	add	r7, sp, #8
 800c42e:	4603      	mov	r3, r0
 800c430:	71fb      	strb	r3, [r7, #7]
 800c432:	460b      	mov	r3, r1
 800c434:	80bb      	strh	r3, [r7, #4]
 800c436:	4613      	mov	r3, r2
 800c438:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800c43a:	79fb      	ldrb	r3, [r7, #7]
 800c43c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800c43e:	887b      	ldrh	r3, [r7, #2]
 800c440:	2b41      	cmp	r3, #65	; 0x41
 800c442:	d00b      	beq.n	800c45c <pbuf_alloc+0x34>
 800c444:	2b41      	cmp	r3, #65	; 0x41
 800c446:	dc02      	bgt.n	800c44e <pbuf_alloc+0x26>
 800c448:	2b01      	cmp	r3, #1
 800c44a:	d007      	beq.n	800c45c <pbuf_alloc+0x34>
 800c44c:	e0c2      	b.n	800c5d4 <pbuf_alloc+0x1ac>
 800c44e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800c452:	d00b      	beq.n	800c46c <pbuf_alloc+0x44>
 800c454:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800c458:	d070      	beq.n	800c53c <pbuf_alloc+0x114>
 800c45a:	e0bb      	b.n	800c5d4 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800c45c:	887a      	ldrh	r2, [r7, #2]
 800c45e:	88bb      	ldrh	r3, [r7, #4]
 800c460:	4619      	mov	r1, r3
 800c462:	2000      	movs	r0, #0
 800c464:	f000 f8d2 	bl	800c60c <pbuf_alloc_reference>
 800c468:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800c46a:	e0bd      	b.n	800c5e8 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800c46c:	2300      	movs	r3, #0
 800c46e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800c470:	2300      	movs	r3, #0
 800c472:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800c474:	88bb      	ldrh	r3, [r7, #4]
 800c476:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c478:	200c      	movs	r0, #12
 800c47a:	f7ff fbc3 	bl	800bc04 <memp_malloc>
 800c47e:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d109      	bne.n	800c49a <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 800c486:	f7ff ff7b 	bl	800c380 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800c48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d002      	beq.n	800c496 <pbuf_alloc+0x6e>
            pbuf_free(p);
 800c490:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c492:	f000 faa9 	bl	800c9e8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800c496:	2300      	movs	r3, #0
 800c498:	e0a7      	b.n	800c5ea <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c49a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c49c:	3303      	adds	r3, #3
 800c49e:	b29b      	uxth	r3, r3
 800c4a0:	f023 0303 	bic.w	r3, r3, #3
 800c4a4:	b29b      	uxth	r3, r3
 800c4a6:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	8b7a      	ldrh	r2, [r7, #26]
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	bf28      	it	cs
 800c4b2:	4613      	movcs	r3, r2
 800c4b4:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c4b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c4b8:	3310      	adds	r3, #16
 800c4ba:	693a      	ldr	r2, [r7, #16]
 800c4bc:	4413      	add	r3, r2
 800c4be:	3303      	adds	r3, #3
 800c4c0:	f023 0303 	bic.w	r3, r3, #3
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	89f9      	ldrh	r1, [r7, #14]
 800c4c8:	8b7a      	ldrh	r2, [r7, #26]
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	9301      	str	r3, [sp, #4]
 800c4ce:	887b      	ldrh	r3, [r7, #2]
 800c4d0:	9300      	str	r3, [sp, #0]
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	4601      	mov	r1, r0
 800c4d6:	6938      	ldr	r0, [r7, #16]
 800c4d8:	f7ff ff7c 	bl	800c3d4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c4dc:	693b      	ldr	r3, [r7, #16]
 800c4de:	685b      	ldr	r3, [r3, #4]
 800c4e0:	f003 0303 	and.w	r3, r3, #3
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d006      	beq.n	800c4f6 <pbuf_alloc+0xce>
 800c4e8:	4b42      	ldr	r3, [pc, #264]	; (800c5f4 <pbuf_alloc+0x1cc>)
 800c4ea:	f240 1201 	movw	r2, #257	; 0x101
 800c4ee:	4942      	ldr	r1, [pc, #264]	; (800c5f8 <pbuf_alloc+0x1d0>)
 800c4f0:	4842      	ldr	r0, [pc, #264]	; (800c5fc <pbuf_alloc+0x1d4>)
 800c4f2:	f009 fcbf 	bl	8015e74 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c4f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c4f8:	3303      	adds	r3, #3
 800c4fa:	f023 0303 	bic.w	r3, r3, #3
 800c4fe:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800c502:	d106      	bne.n	800c512 <pbuf_alloc+0xea>
 800c504:	4b3b      	ldr	r3, [pc, #236]	; (800c5f4 <pbuf_alloc+0x1cc>)
 800c506:	f240 1203 	movw	r2, #259	; 0x103
 800c50a:	493d      	ldr	r1, [pc, #244]	; (800c600 <pbuf_alloc+0x1d8>)
 800c50c:	483b      	ldr	r0, [pc, #236]	; (800c5fc <pbuf_alloc+0x1d4>)
 800c50e:	f009 fcb1 	bl	8015e74 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800c512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c514:	2b00      	cmp	r3, #0
 800c516:	d102      	bne.n	800c51e <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	627b      	str	r3, [r7, #36]	; 0x24
 800c51c:	e002      	b.n	800c524 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800c51e:	69fb      	ldr	r3, [r7, #28]
 800c520:	693a      	ldr	r2, [r7, #16]
 800c522:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800c524:	693b      	ldr	r3, [r7, #16]
 800c526:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800c528:	8b7a      	ldrh	r2, [r7, #26]
 800c52a:	89fb      	ldrh	r3, [r7, #14]
 800c52c:	1ad3      	subs	r3, r2, r3
 800c52e:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800c530:	2300      	movs	r3, #0
 800c532:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800c534:	8b7b      	ldrh	r3, [r7, #26]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d19e      	bne.n	800c478 <pbuf_alloc+0x50>
      break;
 800c53a:	e055      	b.n	800c5e8 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800c53c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c53e:	3303      	adds	r3, #3
 800c540:	b29b      	uxth	r3, r3
 800c542:	f023 0303 	bic.w	r3, r3, #3
 800c546:	b29a      	uxth	r2, r3
 800c548:	88bb      	ldrh	r3, [r7, #4]
 800c54a:	3303      	adds	r3, #3
 800c54c:	b29b      	uxth	r3, r3
 800c54e:	f023 0303 	bic.w	r3, r3, #3
 800c552:	b29b      	uxth	r3, r3
 800c554:	4413      	add	r3, r2
 800c556:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800c558:	8b3b      	ldrh	r3, [r7, #24]
 800c55a:	3310      	adds	r3, #16
 800c55c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c55e:	8b3a      	ldrh	r2, [r7, #24]
 800c560:	88bb      	ldrh	r3, [r7, #4]
 800c562:	3303      	adds	r3, #3
 800c564:	f023 0303 	bic.w	r3, r3, #3
 800c568:	429a      	cmp	r2, r3
 800c56a:	d306      	bcc.n	800c57a <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800c56c:	8afa      	ldrh	r2, [r7, #22]
 800c56e:	88bb      	ldrh	r3, [r7, #4]
 800c570:	3303      	adds	r3, #3
 800c572:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c576:	429a      	cmp	r2, r3
 800c578:	d201      	bcs.n	800c57e <pbuf_alloc+0x156>
        return NULL;
 800c57a:	2300      	movs	r3, #0
 800c57c:	e035      	b.n	800c5ea <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800c57e:	8afb      	ldrh	r3, [r7, #22]
 800c580:	4618      	mov	r0, r3
 800c582:	f7ff f9bd 	bl	800b900 <mem_malloc>
 800c586:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800c588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d101      	bne.n	800c592 <pbuf_alloc+0x16a>
        return NULL;
 800c58e:	2300      	movs	r3, #0
 800c590:	e02b      	b.n	800c5ea <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800c592:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c594:	3310      	adds	r3, #16
 800c596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c598:	4413      	add	r3, r2
 800c59a:	3303      	adds	r3, #3
 800c59c:	f023 0303 	bic.w	r3, r3, #3
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	88b9      	ldrh	r1, [r7, #4]
 800c5a4:	88ba      	ldrh	r2, [r7, #4]
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	9301      	str	r3, [sp, #4]
 800c5aa:	887b      	ldrh	r3, [r7, #2]
 800c5ac:	9300      	str	r3, [sp, #0]
 800c5ae:	460b      	mov	r3, r1
 800c5b0:	4601      	mov	r1, r0
 800c5b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c5b4:	f7ff ff0e 	bl	800c3d4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ba:	685b      	ldr	r3, [r3, #4]
 800c5bc:	f003 0303 	and.w	r3, r3, #3
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d010      	beq.n	800c5e6 <pbuf_alloc+0x1be>
 800c5c4:	4b0b      	ldr	r3, [pc, #44]	; (800c5f4 <pbuf_alloc+0x1cc>)
 800c5c6:	f240 1223 	movw	r2, #291	; 0x123
 800c5ca:	490e      	ldr	r1, [pc, #56]	; (800c604 <pbuf_alloc+0x1dc>)
 800c5cc:	480b      	ldr	r0, [pc, #44]	; (800c5fc <pbuf_alloc+0x1d4>)
 800c5ce:	f009 fc51 	bl	8015e74 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800c5d2:	e008      	b.n	800c5e6 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c5d4:	4b07      	ldr	r3, [pc, #28]	; (800c5f4 <pbuf_alloc+0x1cc>)
 800c5d6:	f240 1227 	movw	r2, #295	; 0x127
 800c5da:	490b      	ldr	r1, [pc, #44]	; (800c608 <pbuf_alloc+0x1e0>)
 800c5dc:	4807      	ldr	r0, [pc, #28]	; (800c5fc <pbuf_alloc+0x1d4>)
 800c5de:	f009 fc49 	bl	8015e74 <iprintf>
      return NULL;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	e001      	b.n	800c5ea <pbuf_alloc+0x1c2>
      break;
 800c5e6:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3728      	adds	r7, #40	; 0x28
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}
 800c5f2:	bf00      	nop
 800c5f4:	0801766c 	.word	0x0801766c
 800c5f8:	0801769c 	.word	0x0801769c
 800c5fc:	080176cc 	.word	0x080176cc
 800c600:	080176f4 	.word	0x080176f4
 800c604:	08017728 	.word	0x08017728
 800c608:	08017754 	.word	0x08017754

0800c60c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b086      	sub	sp, #24
 800c610:	af02      	add	r7, sp, #8
 800c612:	6078      	str	r0, [r7, #4]
 800c614:	460b      	mov	r3, r1
 800c616:	807b      	strh	r3, [r7, #2]
 800c618:	4613      	mov	r3, r2
 800c61a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800c61c:	883b      	ldrh	r3, [r7, #0]
 800c61e:	2b41      	cmp	r3, #65	; 0x41
 800c620:	d009      	beq.n	800c636 <pbuf_alloc_reference+0x2a>
 800c622:	883b      	ldrh	r3, [r7, #0]
 800c624:	2b01      	cmp	r3, #1
 800c626:	d006      	beq.n	800c636 <pbuf_alloc_reference+0x2a>
 800c628:	4b0f      	ldr	r3, [pc, #60]	; (800c668 <pbuf_alloc_reference+0x5c>)
 800c62a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800c62e:	490f      	ldr	r1, [pc, #60]	; (800c66c <pbuf_alloc_reference+0x60>)
 800c630:	480f      	ldr	r0, [pc, #60]	; (800c670 <pbuf_alloc_reference+0x64>)
 800c632:	f009 fc1f 	bl	8015e74 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c636:	200b      	movs	r0, #11
 800c638:	f7ff fae4 	bl	800bc04 <memp_malloc>
 800c63c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d101      	bne.n	800c648 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800c644:	2300      	movs	r3, #0
 800c646:	e00b      	b.n	800c660 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800c648:	8879      	ldrh	r1, [r7, #2]
 800c64a:	887a      	ldrh	r2, [r7, #2]
 800c64c:	2300      	movs	r3, #0
 800c64e:	9301      	str	r3, [sp, #4]
 800c650:	883b      	ldrh	r3, [r7, #0]
 800c652:	9300      	str	r3, [sp, #0]
 800c654:	460b      	mov	r3, r1
 800c656:	6879      	ldr	r1, [r7, #4]
 800c658:	68f8      	ldr	r0, [r7, #12]
 800c65a:	f7ff febb 	bl	800c3d4 <pbuf_init_alloced_pbuf>
  return p;
 800c65e:	68fb      	ldr	r3, [r7, #12]
}
 800c660:	4618      	mov	r0, r3
 800c662:	3710      	adds	r7, #16
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}
 800c668:	0801766c 	.word	0x0801766c
 800c66c:	08017770 	.word	0x08017770
 800c670:	080176cc 	.word	0x080176cc

0800c674 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b088      	sub	sp, #32
 800c678:	af02      	add	r7, sp, #8
 800c67a:	607b      	str	r3, [r7, #4]
 800c67c:	4603      	mov	r3, r0
 800c67e:	73fb      	strb	r3, [r7, #15]
 800c680:	460b      	mov	r3, r1
 800c682:	81bb      	strh	r3, [r7, #12]
 800c684:	4613      	mov	r3, r2
 800c686:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800c688:	7bfb      	ldrb	r3, [r7, #15]
 800c68a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c68c:	8a7b      	ldrh	r3, [r7, #18]
 800c68e:	3303      	adds	r3, #3
 800c690:	f023 0203 	bic.w	r2, r3, #3
 800c694:	89bb      	ldrh	r3, [r7, #12]
 800c696:	441a      	add	r2, r3
 800c698:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c69a:	429a      	cmp	r2, r3
 800c69c:	d901      	bls.n	800c6a2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	e018      	b.n	800c6d4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800c6a2:	6a3b      	ldr	r3, [r7, #32]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d007      	beq.n	800c6b8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c6a8:	8a7b      	ldrh	r3, [r7, #18]
 800c6aa:	3303      	adds	r3, #3
 800c6ac:	f023 0303 	bic.w	r3, r3, #3
 800c6b0:	6a3a      	ldr	r2, [r7, #32]
 800c6b2:	4413      	add	r3, r2
 800c6b4:	617b      	str	r3, [r7, #20]
 800c6b6:	e001      	b.n	800c6bc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	89b9      	ldrh	r1, [r7, #12]
 800c6c0:	89ba      	ldrh	r2, [r7, #12]
 800c6c2:	2302      	movs	r3, #2
 800c6c4:	9301      	str	r3, [sp, #4]
 800c6c6:	897b      	ldrh	r3, [r7, #10]
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	460b      	mov	r3, r1
 800c6cc:	6979      	ldr	r1, [r7, #20]
 800c6ce:	f7ff fe81 	bl	800c3d4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800c6d2:	687b      	ldr	r3, [r7, #4]
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3718      	adds	r7, #24
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d106      	bne.n	800c6fc <pbuf_realloc+0x20>
 800c6ee:	4b3a      	ldr	r3, [pc, #232]	; (800c7d8 <pbuf_realloc+0xfc>)
 800c6f0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800c6f4:	4939      	ldr	r1, [pc, #228]	; (800c7dc <pbuf_realloc+0x100>)
 800c6f6:	483a      	ldr	r0, [pc, #232]	; (800c7e0 <pbuf_realloc+0x104>)
 800c6f8:	f009 fbbc 	bl	8015e74 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	891b      	ldrh	r3, [r3, #8]
 800c700:	887a      	ldrh	r2, [r7, #2]
 800c702:	429a      	cmp	r2, r3
 800c704:	d264      	bcs.n	800c7d0 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	891a      	ldrh	r2, [r3, #8]
 800c70a:	887b      	ldrh	r3, [r7, #2]
 800c70c:	1ad3      	subs	r3, r2, r3
 800c70e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c710:	887b      	ldrh	r3, [r7, #2]
 800c712:	817b      	strh	r3, [r7, #10]
  q = p;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c718:	e018      	b.n	800c74c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	895b      	ldrh	r3, [r3, #10]
 800c71e:	897a      	ldrh	r2, [r7, #10]
 800c720:	1ad3      	subs	r3, r2, r3
 800c722:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	891a      	ldrh	r2, [r3, #8]
 800c728:	893b      	ldrh	r3, [r7, #8]
 800c72a:	1ad3      	subs	r3, r2, r3
 800c72c:	b29a      	uxth	r2, r3
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d106      	bne.n	800c74c <pbuf_realloc+0x70>
 800c73e:	4b26      	ldr	r3, [pc, #152]	; (800c7d8 <pbuf_realloc+0xfc>)
 800c740:	f240 12af 	movw	r2, #431	; 0x1af
 800c744:	4927      	ldr	r1, [pc, #156]	; (800c7e4 <pbuf_realloc+0x108>)
 800c746:	4826      	ldr	r0, [pc, #152]	; (800c7e0 <pbuf_realloc+0x104>)
 800c748:	f009 fb94 	bl	8015e74 <iprintf>
  while (rem_len > q->len) {
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	895b      	ldrh	r3, [r3, #10]
 800c750:	897a      	ldrh	r2, [r7, #10]
 800c752:	429a      	cmp	r2, r3
 800c754:	d8e1      	bhi.n	800c71a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	7b1b      	ldrb	r3, [r3, #12]
 800c75a:	f003 030f 	and.w	r3, r3, #15
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d122      	bne.n	800c7a8 <pbuf_realloc+0xcc>
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	895b      	ldrh	r3, [r3, #10]
 800c766:	897a      	ldrh	r2, [r7, #10]
 800c768:	429a      	cmp	r2, r3
 800c76a:	d01d      	beq.n	800c7a8 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	7b5b      	ldrb	r3, [r3, #13]
 800c770:	f003 0302 	and.w	r3, r3, #2
 800c774:	2b00      	cmp	r3, #0
 800c776:	d117      	bne.n	800c7a8 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	461a      	mov	r2, r3
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	1ad3      	subs	r3, r2, r3
 800c782:	b29a      	uxth	r2, r3
 800c784:	897b      	ldrh	r3, [r7, #10]
 800c786:	4413      	add	r3, r2
 800c788:	b29b      	uxth	r3, r3
 800c78a:	4619      	mov	r1, r3
 800c78c:	68f8      	ldr	r0, [r7, #12]
 800c78e:	f7fe ffad 	bl	800b6ec <mem_trim>
 800c792:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d106      	bne.n	800c7a8 <pbuf_realloc+0xcc>
 800c79a:	4b0f      	ldr	r3, [pc, #60]	; (800c7d8 <pbuf_realloc+0xfc>)
 800c79c:	f240 12bd 	movw	r2, #445	; 0x1bd
 800c7a0:	4911      	ldr	r1, [pc, #68]	; (800c7e8 <pbuf_realloc+0x10c>)
 800c7a2:	480f      	ldr	r0, [pc, #60]	; (800c7e0 <pbuf_realloc+0x104>)
 800c7a4:	f009 fb66 	bl	8015e74 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	897a      	ldrh	r2, [r7, #10]
 800c7ac:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	895a      	ldrh	r2, [r3, #10]
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d004      	beq.n	800c7c8 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f000 f910 	bl	800c9e8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	601a      	str	r2, [r3, #0]
 800c7ce:	e000      	b.n	800c7d2 <pbuf_realloc+0xf6>
    return;
 800c7d0:	bf00      	nop

}
 800c7d2:	3710      	adds	r7, #16
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	0801766c 	.word	0x0801766c
 800c7dc:	08017784 	.word	0x08017784
 800c7e0:	080176cc 	.word	0x080176cc
 800c7e4:	0801779c 	.word	0x0801779c
 800c7e8:	080177b4 	.word	0x080177b4

0800c7ec <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b086      	sub	sp, #24
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	60f8      	str	r0, [r7, #12]
 800c7f4:	60b9      	str	r1, [r7, #8]
 800c7f6:	4613      	mov	r3, r2
 800c7f8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d106      	bne.n	800c80e <pbuf_add_header_impl+0x22>
 800c800:	4b2b      	ldr	r3, [pc, #172]	; (800c8b0 <pbuf_add_header_impl+0xc4>)
 800c802:	f240 12df 	movw	r2, #479	; 0x1df
 800c806:	492b      	ldr	r1, [pc, #172]	; (800c8b4 <pbuf_add_header_impl+0xc8>)
 800c808:	482b      	ldr	r0, [pc, #172]	; (800c8b8 <pbuf_add_header_impl+0xcc>)
 800c80a:	f009 fb33 	bl	8015e74 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d003      	beq.n	800c81c <pbuf_add_header_impl+0x30>
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c81a:	d301      	bcc.n	800c820 <pbuf_add_header_impl+0x34>
    return 1;
 800c81c:	2301      	movs	r3, #1
 800c81e:	e043      	b.n	800c8a8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d101      	bne.n	800c82a <pbuf_add_header_impl+0x3e>
    return 0;
 800c826:	2300      	movs	r3, #0
 800c828:	e03e      	b.n	800c8a8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	891a      	ldrh	r2, [r3, #8]
 800c832:	8a7b      	ldrh	r3, [r7, #18]
 800c834:	4413      	add	r3, r2
 800c836:	b29b      	uxth	r3, r3
 800c838:	8a7a      	ldrh	r2, [r7, #18]
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d901      	bls.n	800c842 <pbuf_add_header_impl+0x56>
    return 1;
 800c83e:	2301      	movs	r3, #1
 800c840:	e032      	b.n	800c8a8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	7b1b      	ldrb	r3, [r3, #12]
 800c846:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800c848:	8a3b      	ldrh	r3, [r7, #16]
 800c84a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d00c      	beq.n	800c86c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	685a      	ldr	r2, [r3, #4]
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	425b      	negs	r3, r3
 800c85a:	4413      	add	r3, r2
 800c85c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	3310      	adds	r3, #16
 800c862:	697a      	ldr	r2, [r7, #20]
 800c864:	429a      	cmp	r2, r3
 800c866:	d20d      	bcs.n	800c884 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800c868:	2301      	movs	r3, #1
 800c86a:	e01d      	b.n	800c8a8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800c86c:	79fb      	ldrb	r3, [r7, #7]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d006      	beq.n	800c880 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	685a      	ldr	r2, [r3, #4]
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	425b      	negs	r3, r3
 800c87a:	4413      	add	r3, r2
 800c87c:	617b      	str	r3, [r7, #20]
 800c87e:	e001      	b.n	800c884 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800c880:	2301      	movs	r3, #1
 800c882:	e011      	b.n	800c8a8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	697a      	ldr	r2, [r7, #20]
 800c888:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	895a      	ldrh	r2, [r3, #10]
 800c88e:	8a7b      	ldrh	r3, [r7, #18]
 800c890:	4413      	add	r3, r2
 800c892:	b29a      	uxth	r2, r3
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	891a      	ldrh	r2, [r3, #8]
 800c89c:	8a7b      	ldrh	r3, [r7, #18]
 800c89e:	4413      	add	r3, r2
 800c8a0:	b29a      	uxth	r2, r3
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	811a      	strh	r2, [r3, #8]


  return 0;
 800c8a6:	2300      	movs	r3, #0
}
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	3718      	adds	r7, #24
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	bd80      	pop	{r7, pc}
 800c8b0:	0801766c 	.word	0x0801766c
 800c8b4:	080177d0 	.word	0x080177d0
 800c8b8:	080176cc 	.word	0x080176cc

0800c8bc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b082      	sub	sp, #8
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
 800c8c4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	6839      	ldr	r1, [r7, #0]
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f7ff ff8e 	bl	800c7ec <pbuf_add_header_impl>
 800c8d0:	4603      	mov	r3, r0
}
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	3708      	adds	r7, #8
 800c8d6:	46bd      	mov	sp, r7
 800c8d8:	bd80      	pop	{r7, pc}
	...

0800c8dc <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b084      	sub	sp, #16
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
 800c8e4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d106      	bne.n	800c8fa <pbuf_remove_header+0x1e>
 800c8ec:	4b20      	ldr	r3, [pc, #128]	; (800c970 <pbuf_remove_header+0x94>)
 800c8ee:	f240 224b 	movw	r2, #587	; 0x24b
 800c8f2:	4920      	ldr	r1, [pc, #128]	; (800c974 <pbuf_remove_header+0x98>)
 800c8f4:	4820      	ldr	r0, [pc, #128]	; (800c978 <pbuf_remove_header+0x9c>)
 800c8f6:	f009 fabd 	bl	8015e74 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d003      	beq.n	800c908 <pbuf_remove_header+0x2c>
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c906:	d301      	bcc.n	800c90c <pbuf_remove_header+0x30>
    return 1;
 800c908:	2301      	movs	r3, #1
 800c90a:	e02c      	b.n	800c966 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d101      	bne.n	800c916 <pbuf_remove_header+0x3a>
    return 0;
 800c912:	2300      	movs	r3, #0
 800c914:	e027      	b.n	800c966 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	895b      	ldrh	r3, [r3, #10]
 800c91e:	89fa      	ldrh	r2, [r7, #14]
 800c920:	429a      	cmp	r2, r3
 800c922:	d908      	bls.n	800c936 <pbuf_remove_header+0x5a>
 800c924:	4b12      	ldr	r3, [pc, #72]	; (800c970 <pbuf_remove_header+0x94>)
 800c926:	f240 2255 	movw	r2, #597	; 0x255
 800c92a:	4914      	ldr	r1, [pc, #80]	; (800c97c <pbuf_remove_header+0xa0>)
 800c92c:	4812      	ldr	r0, [pc, #72]	; (800c978 <pbuf_remove_header+0x9c>)
 800c92e:	f009 faa1 	bl	8015e74 <iprintf>
 800c932:	2301      	movs	r3, #1
 800c934:	e017      	b.n	800c966 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	685b      	ldr	r3, [r3, #4]
 800c93a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	685a      	ldr	r2, [r3, #4]
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	441a      	add	r2, r3
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	895a      	ldrh	r2, [r3, #10]
 800c94c:	89fb      	ldrh	r3, [r7, #14]
 800c94e:	1ad3      	subs	r3, r2, r3
 800c950:	b29a      	uxth	r2, r3
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	891a      	ldrh	r2, [r3, #8]
 800c95a:	89fb      	ldrh	r3, [r7, #14]
 800c95c:	1ad3      	subs	r3, r2, r3
 800c95e:	b29a      	uxth	r2, r3
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3710      	adds	r7, #16
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
 800c96e:	bf00      	nop
 800c970:	0801766c 	.word	0x0801766c
 800c974:	080177d0 	.word	0x080177d0
 800c978:	080176cc 	.word	0x080176cc
 800c97c:	080177dc 	.word	0x080177dc

0800c980 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b082      	sub	sp, #8
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
 800c988:	460b      	mov	r3, r1
 800c98a:	807b      	strh	r3, [r7, #2]
 800c98c:	4613      	mov	r3, r2
 800c98e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800c990:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c994:	2b00      	cmp	r3, #0
 800c996:	da08      	bge.n	800c9aa <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800c998:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c99c:	425b      	negs	r3, r3
 800c99e:	4619      	mov	r1, r3
 800c9a0:	6878      	ldr	r0, [r7, #4]
 800c9a2:	f7ff ff9b 	bl	800c8dc <pbuf_remove_header>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	e007      	b.n	800c9ba <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800c9aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c9ae:	787a      	ldrb	r2, [r7, #1]
 800c9b0:	4619      	mov	r1, r3
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f7ff ff1a 	bl	800c7ec <pbuf_add_header_impl>
 800c9b8:	4603      	mov	r3, r0
  }
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3708      	adds	r7, #8
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}

0800c9c2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800c9c2:	b580      	push	{r7, lr}
 800c9c4:	b082      	sub	sp, #8
 800c9c6:	af00      	add	r7, sp, #0
 800c9c8:	6078      	str	r0, [r7, #4]
 800c9ca:	460b      	mov	r3, r1
 800c9cc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800c9ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f7ff ffd2 	bl	800c980 <pbuf_header_impl>
 800c9dc:	4603      	mov	r3, r0
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	3708      	adds	r7, #8
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}
	...

0800c9e8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b088      	sub	sp, #32
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d10b      	bne.n	800ca0e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d106      	bne.n	800ca0a <pbuf_free+0x22>
 800c9fc:	4b3b      	ldr	r3, [pc, #236]	; (800caec <pbuf_free+0x104>)
 800c9fe:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800ca02:	493b      	ldr	r1, [pc, #236]	; (800caf0 <pbuf_free+0x108>)
 800ca04:	483b      	ldr	r0, [pc, #236]	; (800caf4 <pbuf_free+0x10c>)
 800ca06:	f009 fa35 	bl	8015e74 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	e069      	b.n	800cae2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800ca12:	e062      	b.n	800cada <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800ca14:	f009 f9ca 	bl	8015dac <sys_arch_protect>
 800ca18:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	7b9b      	ldrb	r3, [r3, #14]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d106      	bne.n	800ca30 <pbuf_free+0x48>
 800ca22:	4b32      	ldr	r3, [pc, #200]	; (800caec <pbuf_free+0x104>)
 800ca24:	f240 22f1 	movw	r2, #753	; 0x2f1
 800ca28:	4933      	ldr	r1, [pc, #204]	; (800caf8 <pbuf_free+0x110>)
 800ca2a:	4832      	ldr	r0, [pc, #200]	; (800caf4 <pbuf_free+0x10c>)
 800ca2c:	f009 fa22 	bl	8015e74 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	7b9b      	ldrb	r3, [r3, #14]
 800ca34:	3b01      	subs	r3, #1
 800ca36:	b2da      	uxtb	r2, r3
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	739a      	strb	r2, [r3, #14]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	7b9b      	ldrb	r3, [r3, #14]
 800ca40:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800ca42:	69b8      	ldr	r0, [r7, #24]
 800ca44:	f009 f9c0 	bl	8015dc8 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800ca48:	7dfb      	ldrb	r3, [r7, #23]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d143      	bne.n	800cad6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	7b1b      	ldrb	r3, [r3, #12]
 800ca58:	f003 030f 	and.w	r3, r3, #15
 800ca5c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	7b5b      	ldrb	r3, [r3, #13]
 800ca62:	f003 0302 	and.w	r3, r3, #2
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d011      	beq.n	800ca8e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	691b      	ldr	r3, [r3, #16]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d106      	bne.n	800ca84 <pbuf_free+0x9c>
 800ca76:	4b1d      	ldr	r3, [pc, #116]	; (800caec <pbuf_free+0x104>)
 800ca78:	f240 22ff 	movw	r2, #767	; 0x2ff
 800ca7c:	491f      	ldr	r1, [pc, #124]	; (800cafc <pbuf_free+0x114>)
 800ca7e:	481d      	ldr	r0, [pc, #116]	; (800caf4 <pbuf_free+0x10c>)
 800ca80:	f009 f9f8 	bl	8015e74 <iprintf>
        pc->custom_free_function(p);
 800ca84:	68bb      	ldr	r3, [r7, #8]
 800ca86:	691b      	ldr	r3, [r3, #16]
 800ca88:	6878      	ldr	r0, [r7, #4]
 800ca8a:	4798      	blx	r3
 800ca8c:	e01d      	b.n	800caca <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800ca8e:	7bfb      	ldrb	r3, [r7, #15]
 800ca90:	2b02      	cmp	r3, #2
 800ca92:	d104      	bne.n	800ca9e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800ca94:	6879      	ldr	r1, [r7, #4]
 800ca96:	200c      	movs	r0, #12
 800ca98:	f7ff f906 	bl	800bca8 <memp_free>
 800ca9c:	e015      	b.n	800caca <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800ca9e:	7bfb      	ldrb	r3, [r7, #15]
 800caa0:	2b01      	cmp	r3, #1
 800caa2:	d104      	bne.n	800caae <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800caa4:	6879      	ldr	r1, [r7, #4]
 800caa6:	200b      	movs	r0, #11
 800caa8:	f7ff f8fe 	bl	800bca8 <memp_free>
 800caac:	e00d      	b.n	800caca <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800caae:	7bfb      	ldrb	r3, [r7, #15]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d103      	bne.n	800cabc <pbuf_free+0xd4>
          mem_free(p);
 800cab4:	6878      	ldr	r0, [r7, #4]
 800cab6:	f7fe fd89 	bl	800b5cc <mem_free>
 800caba:	e006      	b.n	800caca <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800cabc:	4b0b      	ldr	r3, [pc, #44]	; (800caec <pbuf_free+0x104>)
 800cabe:	f240 320f 	movw	r2, #783	; 0x30f
 800cac2:	490f      	ldr	r1, [pc, #60]	; (800cb00 <pbuf_free+0x118>)
 800cac4:	480b      	ldr	r0, [pc, #44]	; (800caf4 <pbuf_free+0x10c>)
 800cac6:	f009 f9d5 	bl	8015e74 <iprintf>
        }
      }
      count++;
 800caca:	7ffb      	ldrb	r3, [r7, #31]
 800cacc:	3301      	adds	r3, #1
 800cace:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800cad0:	693b      	ldr	r3, [r7, #16]
 800cad2:	607b      	str	r3, [r7, #4]
 800cad4:	e001      	b.n	800cada <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800cad6:	2300      	movs	r3, #0
 800cad8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d199      	bne.n	800ca14 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800cae0:	7ffb      	ldrb	r3, [r7, #31]
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3720      	adds	r7, #32
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}
 800caea:	bf00      	nop
 800caec:	0801766c 	.word	0x0801766c
 800caf0:	080177d0 	.word	0x080177d0
 800caf4:	080176cc 	.word	0x080176cc
 800caf8:	080177fc 	.word	0x080177fc
 800cafc:	08017814 	.word	0x08017814
 800cb00:	08017838 	.word	0x08017838

0800cb04 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800cb04:	b480      	push	{r7}
 800cb06:	b085      	sub	sp, #20
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800cb10:	e005      	b.n	800cb1e <pbuf_clen+0x1a>
    ++len;
 800cb12:	89fb      	ldrh	r3, [r7, #14]
 800cb14:	3301      	adds	r3, #1
 800cb16:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d1f6      	bne.n	800cb12 <pbuf_clen+0xe>
  }
  return len;
 800cb24:	89fb      	ldrh	r3, [r7, #14]
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3714      	adds	r7, #20
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb30:	4770      	bx	lr
	...

0800cb34 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b084      	sub	sp, #16
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d016      	beq.n	800cb70 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800cb42:	f009 f933 	bl	8015dac <sys_arch_protect>
 800cb46:	60f8      	str	r0, [r7, #12]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	7b9b      	ldrb	r3, [r3, #14]
 800cb4c:	3301      	adds	r3, #1
 800cb4e:	b2da      	uxtb	r2, r3
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	739a      	strb	r2, [r3, #14]
 800cb54:	68f8      	ldr	r0, [r7, #12]
 800cb56:	f009 f937 	bl	8015dc8 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	7b9b      	ldrb	r3, [r3, #14]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d106      	bne.n	800cb70 <pbuf_ref+0x3c>
 800cb62:	4b05      	ldr	r3, [pc, #20]	; (800cb78 <pbuf_ref+0x44>)
 800cb64:	f240 3242 	movw	r2, #834	; 0x342
 800cb68:	4904      	ldr	r1, [pc, #16]	; (800cb7c <pbuf_ref+0x48>)
 800cb6a:	4805      	ldr	r0, [pc, #20]	; (800cb80 <pbuf_ref+0x4c>)
 800cb6c:	f009 f982 	bl	8015e74 <iprintf>
  }
}
 800cb70:	bf00      	nop
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}
 800cb78:	0801766c 	.word	0x0801766c
 800cb7c:	0801784c 	.word	0x0801784c
 800cb80:	080176cc 	.word	0x080176cc

0800cb84 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b084      	sub	sp, #16
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
 800cb8c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d002      	beq.n	800cb9a <pbuf_cat+0x16>
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d107      	bne.n	800cbaa <pbuf_cat+0x26>
 800cb9a:	4b20      	ldr	r3, [pc, #128]	; (800cc1c <pbuf_cat+0x98>)
 800cb9c:	f240 325a 	movw	r2, #858	; 0x35a
 800cba0:	491f      	ldr	r1, [pc, #124]	; (800cc20 <pbuf_cat+0x9c>)
 800cba2:	4820      	ldr	r0, [pc, #128]	; (800cc24 <pbuf_cat+0xa0>)
 800cba4:	f009 f966 	bl	8015e74 <iprintf>
 800cba8:	e034      	b.n	800cc14 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	60fb      	str	r3, [r7, #12]
 800cbae:	e00a      	b.n	800cbc6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	891a      	ldrh	r2, [r3, #8]
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	891b      	ldrh	r3, [r3, #8]
 800cbb8:	4413      	add	r3, r2
 800cbba:	b29a      	uxth	r2, r3
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	60fb      	str	r3, [r7, #12]
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d1f0      	bne.n	800cbb0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	891a      	ldrh	r2, [r3, #8]
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	895b      	ldrh	r3, [r3, #10]
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d006      	beq.n	800cbe8 <pbuf_cat+0x64>
 800cbda:	4b10      	ldr	r3, [pc, #64]	; (800cc1c <pbuf_cat+0x98>)
 800cbdc:	f240 3262 	movw	r2, #866	; 0x362
 800cbe0:	4911      	ldr	r1, [pc, #68]	; (800cc28 <pbuf_cat+0xa4>)
 800cbe2:	4810      	ldr	r0, [pc, #64]	; (800cc24 <pbuf_cat+0xa0>)
 800cbe4:	f009 f946 	bl	8015e74 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d006      	beq.n	800cbfe <pbuf_cat+0x7a>
 800cbf0:	4b0a      	ldr	r3, [pc, #40]	; (800cc1c <pbuf_cat+0x98>)
 800cbf2:	f240 3263 	movw	r2, #867	; 0x363
 800cbf6:	490d      	ldr	r1, [pc, #52]	; (800cc2c <pbuf_cat+0xa8>)
 800cbf8:	480a      	ldr	r0, [pc, #40]	; (800cc24 <pbuf_cat+0xa0>)
 800cbfa:	f009 f93b 	bl	8015e74 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	891a      	ldrh	r2, [r3, #8]
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	891b      	ldrh	r3, [r3, #8]
 800cc06:	4413      	add	r3, r2
 800cc08:	b29a      	uxth	r2, r3
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	683a      	ldr	r2, [r7, #0]
 800cc12:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800cc14:	3710      	adds	r7, #16
 800cc16:	46bd      	mov	sp, r7
 800cc18:	bd80      	pop	{r7, pc}
 800cc1a:	bf00      	nop
 800cc1c:	0801766c 	.word	0x0801766c
 800cc20:	08017860 	.word	0x08017860
 800cc24:	080176cc 	.word	0x080176cc
 800cc28:	08017898 	.word	0x08017898
 800cc2c:	080178c8 	.word	0x080178c8

0800cc30 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b086      	sub	sp, #24
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
 800cc38:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	617b      	str	r3, [r7, #20]
 800cc3e:	2300      	movs	r3, #0
 800cc40:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d008      	beq.n	800cc5a <pbuf_copy+0x2a>
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d005      	beq.n	800cc5a <pbuf_copy+0x2a>
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	891a      	ldrh	r2, [r3, #8]
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	891b      	ldrh	r3, [r3, #8]
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d209      	bcs.n	800cc6e <pbuf_copy+0x3e>
 800cc5a:	4b57      	ldr	r3, [pc, #348]	; (800cdb8 <pbuf_copy+0x188>)
 800cc5c:	f240 32ca 	movw	r2, #970	; 0x3ca
 800cc60:	4956      	ldr	r1, [pc, #344]	; (800cdbc <pbuf_copy+0x18c>)
 800cc62:	4857      	ldr	r0, [pc, #348]	; (800cdc0 <pbuf_copy+0x190>)
 800cc64:	f009 f906 	bl	8015e74 <iprintf>
 800cc68:	f06f 030f 	mvn.w	r3, #15
 800cc6c:	e09f      	b.n	800cdae <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	895b      	ldrh	r3, [r3, #10]
 800cc72:	461a      	mov	r2, r3
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	1ad2      	subs	r2, r2, r3
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	895b      	ldrh	r3, [r3, #10]
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	1acb      	subs	r3, r1, r3
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d306      	bcc.n	800cc94 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	895b      	ldrh	r3, [r3, #10]
 800cc8a:	461a      	mov	r2, r3
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	1ad3      	subs	r3, r2, r3
 800cc90:	60fb      	str	r3, [r7, #12]
 800cc92:	e005      	b.n	800cca0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	895b      	ldrh	r3, [r3, #10]
 800cc98:	461a      	mov	r2, r3
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	1ad3      	subs	r3, r2, r3
 800cc9e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	685a      	ldr	r2, [r3, #4]
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	18d0      	adds	r0, r2, r3
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	685a      	ldr	r2, [r3, #4]
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	4413      	add	r3, r2
 800ccb0:	68fa      	ldr	r2, [r7, #12]
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	f009 f8cb 	bl	8015e4e <memcpy>
    offset_to += len;
 800ccb8:	697a      	ldr	r2, [r7, #20]
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	4413      	add	r3, r2
 800ccbe:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800ccc0:	693a      	ldr	r2, [r7, #16]
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	4413      	add	r3, r2
 800ccc6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	895b      	ldrh	r3, [r3, #10]
 800cccc:	461a      	mov	r2, r3
 800ccce:	697b      	ldr	r3, [r7, #20]
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d906      	bls.n	800cce2 <pbuf_copy+0xb2>
 800ccd4:	4b38      	ldr	r3, [pc, #224]	; (800cdb8 <pbuf_copy+0x188>)
 800ccd6:	f240 32d9 	movw	r2, #985	; 0x3d9
 800ccda:	493a      	ldr	r1, [pc, #232]	; (800cdc4 <pbuf_copy+0x194>)
 800ccdc:	4838      	ldr	r0, [pc, #224]	; (800cdc0 <pbuf_copy+0x190>)
 800ccde:	f009 f8c9 	bl	8015e74 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	895b      	ldrh	r3, [r3, #10]
 800cce6:	461a      	mov	r2, r3
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d906      	bls.n	800ccfc <pbuf_copy+0xcc>
 800ccee:	4b32      	ldr	r3, [pc, #200]	; (800cdb8 <pbuf_copy+0x188>)
 800ccf0:	f240 32da 	movw	r2, #986	; 0x3da
 800ccf4:	4934      	ldr	r1, [pc, #208]	; (800cdc8 <pbuf_copy+0x198>)
 800ccf6:	4832      	ldr	r0, [pc, #200]	; (800cdc0 <pbuf_copy+0x190>)
 800ccf8:	f009 f8bc 	bl	8015e74 <iprintf>
    if (offset_from >= p_from->len) {
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	895b      	ldrh	r3, [r3, #10]
 800cd00:	461a      	mov	r2, r3
 800cd02:	693b      	ldr	r3, [r7, #16]
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d304      	bcc.n	800cd12 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	895b      	ldrh	r3, [r3, #10]
 800cd16:	461a      	mov	r2, r3
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d114      	bne.n	800cd48 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800cd1e:	2300      	movs	r3, #0
 800cd20:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d10c      	bne.n	800cd48 <pbuf_copy+0x118>
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d009      	beq.n	800cd48 <pbuf_copy+0x118>
 800cd34:	4b20      	ldr	r3, [pc, #128]	; (800cdb8 <pbuf_copy+0x188>)
 800cd36:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800cd3a:	4924      	ldr	r1, [pc, #144]	; (800cdcc <pbuf_copy+0x19c>)
 800cd3c:	4820      	ldr	r0, [pc, #128]	; (800cdc0 <pbuf_copy+0x190>)
 800cd3e:	f009 f899 	bl	8015e74 <iprintf>
 800cd42:	f06f 030f 	mvn.w	r3, #15
 800cd46:	e032      	b.n	800cdae <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800cd48:	683b      	ldr	r3, [r7, #0]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d013      	beq.n	800cd76 <pbuf_copy+0x146>
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	895a      	ldrh	r2, [r3, #10]
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	891b      	ldrh	r3, [r3, #8]
 800cd56:	429a      	cmp	r2, r3
 800cd58:	d10d      	bne.n	800cd76 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d009      	beq.n	800cd76 <pbuf_copy+0x146>
 800cd62:	4b15      	ldr	r3, [pc, #84]	; (800cdb8 <pbuf_copy+0x188>)
 800cd64:	f240 32ea 	movw	r2, #1002	; 0x3ea
 800cd68:	4919      	ldr	r1, [pc, #100]	; (800cdd0 <pbuf_copy+0x1a0>)
 800cd6a:	4815      	ldr	r0, [pc, #84]	; (800cdc0 <pbuf_copy+0x190>)
 800cd6c:	f009 f882 	bl	8015e74 <iprintf>
 800cd70:	f06f 0305 	mvn.w	r3, #5
 800cd74:	e01b      	b.n	800cdae <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d013      	beq.n	800cda4 <pbuf_copy+0x174>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	895a      	ldrh	r2, [r3, #10]
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	891b      	ldrh	r3, [r3, #8]
 800cd84:	429a      	cmp	r2, r3
 800cd86:	d10d      	bne.n	800cda4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d009      	beq.n	800cda4 <pbuf_copy+0x174>
 800cd90:	4b09      	ldr	r3, [pc, #36]	; (800cdb8 <pbuf_copy+0x188>)
 800cd92:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800cd96:	490e      	ldr	r1, [pc, #56]	; (800cdd0 <pbuf_copy+0x1a0>)
 800cd98:	4809      	ldr	r0, [pc, #36]	; (800cdc0 <pbuf_copy+0x190>)
 800cd9a:	f009 f86b 	bl	8015e74 <iprintf>
 800cd9e:	f06f 0305 	mvn.w	r3, #5
 800cda2:	e004      	b.n	800cdae <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	f47f af61 	bne.w	800cc6e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800cdac:	2300      	movs	r3, #0
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3718      	adds	r7, #24
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	bf00      	nop
 800cdb8:	0801766c 	.word	0x0801766c
 800cdbc:	08017914 	.word	0x08017914
 800cdc0:	080176cc 	.word	0x080176cc
 800cdc4:	08017944 	.word	0x08017944
 800cdc8:	0801795c 	.word	0x0801795c
 800cdcc:	08017978 	.word	0x08017978
 800cdd0:	08017988 	.word	0x08017988

0800cdd4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b088      	sub	sp, #32
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	60f8      	str	r0, [r7, #12]
 800cddc:	60b9      	str	r1, [r7, #8]
 800cdde:	4611      	mov	r1, r2
 800cde0:	461a      	mov	r2, r3
 800cde2:	460b      	mov	r3, r1
 800cde4:	80fb      	strh	r3, [r7, #6]
 800cde6:	4613      	mov	r3, r2
 800cde8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800cdea:	2300      	movs	r3, #0
 800cdec:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d108      	bne.n	800ce0a <pbuf_copy_partial+0x36>
 800cdf8:	4b2b      	ldr	r3, [pc, #172]	; (800cea8 <pbuf_copy_partial+0xd4>)
 800cdfa:	f240 420a 	movw	r2, #1034	; 0x40a
 800cdfe:	492b      	ldr	r1, [pc, #172]	; (800ceac <pbuf_copy_partial+0xd8>)
 800ce00:	482b      	ldr	r0, [pc, #172]	; (800ceb0 <pbuf_copy_partial+0xdc>)
 800ce02:	f009 f837 	bl	8015e74 <iprintf>
 800ce06:	2300      	movs	r3, #0
 800ce08:	e04a      	b.n	800cea0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800ce0a:	68bb      	ldr	r3, [r7, #8]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d108      	bne.n	800ce22 <pbuf_copy_partial+0x4e>
 800ce10:	4b25      	ldr	r3, [pc, #148]	; (800cea8 <pbuf_copy_partial+0xd4>)
 800ce12:	f240 420b 	movw	r2, #1035	; 0x40b
 800ce16:	4927      	ldr	r1, [pc, #156]	; (800ceb4 <pbuf_copy_partial+0xe0>)
 800ce18:	4825      	ldr	r0, [pc, #148]	; (800ceb0 <pbuf_copy_partial+0xdc>)
 800ce1a:	f009 f82b 	bl	8015e74 <iprintf>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	e03e      	b.n	800cea0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	61fb      	str	r3, [r7, #28]
 800ce26:	e034      	b.n	800ce92 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800ce28:	88bb      	ldrh	r3, [r7, #4]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d00a      	beq.n	800ce44 <pbuf_copy_partial+0x70>
 800ce2e:	69fb      	ldr	r3, [r7, #28]
 800ce30:	895b      	ldrh	r3, [r3, #10]
 800ce32:	88ba      	ldrh	r2, [r7, #4]
 800ce34:	429a      	cmp	r2, r3
 800ce36:	d305      	bcc.n	800ce44 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800ce38:	69fb      	ldr	r3, [r7, #28]
 800ce3a:	895b      	ldrh	r3, [r3, #10]
 800ce3c:	88ba      	ldrh	r2, [r7, #4]
 800ce3e:	1ad3      	subs	r3, r2, r3
 800ce40:	80bb      	strh	r3, [r7, #4]
 800ce42:	e023      	b.n	800ce8c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800ce44:	69fb      	ldr	r3, [r7, #28]
 800ce46:	895a      	ldrh	r2, [r3, #10]
 800ce48:	88bb      	ldrh	r3, [r7, #4]
 800ce4a:	1ad3      	subs	r3, r2, r3
 800ce4c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800ce4e:	8b3a      	ldrh	r2, [r7, #24]
 800ce50:	88fb      	ldrh	r3, [r7, #6]
 800ce52:	429a      	cmp	r2, r3
 800ce54:	d901      	bls.n	800ce5a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800ce56:	88fb      	ldrh	r3, [r7, #6]
 800ce58:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800ce5a:	8b7b      	ldrh	r3, [r7, #26]
 800ce5c:	68ba      	ldr	r2, [r7, #8]
 800ce5e:	18d0      	adds	r0, r2, r3
 800ce60:	69fb      	ldr	r3, [r7, #28]
 800ce62:	685a      	ldr	r2, [r3, #4]
 800ce64:	88bb      	ldrh	r3, [r7, #4]
 800ce66:	4413      	add	r3, r2
 800ce68:	8b3a      	ldrh	r2, [r7, #24]
 800ce6a:	4619      	mov	r1, r3
 800ce6c:	f008 ffef 	bl	8015e4e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800ce70:	8afa      	ldrh	r2, [r7, #22]
 800ce72:	8b3b      	ldrh	r3, [r7, #24]
 800ce74:	4413      	add	r3, r2
 800ce76:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800ce78:	8b7a      	ldrh	r2, [r7, #26]
 800ce7a:	8b3b      	ldrh	r3, [r7, #24]
 800ce7c:	4413      	add	r3, r2
 800ce7e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800ce80:	88fa      	ldrh	r2, [r7, #6]
 800ce82:	8b3b      	ldrh	r3, [r7, #24]
 800ce84:	1ad3      	subs	r3, r2, r3
 800ce86:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ce8c:	69fb      	ldr	r3, [r7, #28]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	61fb      	str	r3, [r7, #28]
 800ce92:	88fb      	ldrh	r3, [r7, #6]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d002      	beq.n	800ce9e <pbuf_copy_partial+0xca>
 800ce98:	69fb      	ldr	r3, [r7, #28]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d1c4      	bne.n	800ce28 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800ce9e:	8afb      	ldrh	r3, [r7, #22]
}
 800cea0:	4618      	mov	r0, r3
 800cea2:	3720      	adds	r7, #32
 800cea4:	46bd      	mov	sp, r7
 800cea6:	bd80      	pop	{r7, pc}
 800cea8:	0801766c 	.word	0x0801766c
 800ceac:	080179b4 	.word	0x080179b4
 800ceb0:	080176cc 	.word	0x080176cc
 800ceb4:	080179d4 	.word	0x080179d4

0800ceb8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b084      	sub	sp, #16
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	4603      	mov	r3, r0
 800cec0:	603a      	str	r2, [r7, #0]
 800cec2:	71fb      	strb	r3, [r7, #7]
 800cec4:	460b      	mov	r3, r1
 800cec6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	8919      	ldrh	r1, [r3, #8]
 800cecc:	88ba      	ldrh	r2, [r7, #4]
 800cece:	79fb      	ldrb	r3, [r7, #7]
 800ced0:	4618      	mov	r0, r3
 800ced2:	f7ff faa9 	bl	800c428 <pbuf_alloc>
 800ced6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d101      	bne.n	800cee2 <pbuf_clone+0x2a>
    return NULL;
 800cede:	2300      	movs	r3, #0
 800cee0:	e011      	b.n	800cf06 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800cee2:	6839      	ldr	r1, [r7, #0]
 800cee4:	68f8      	ldr	r0, [r7, #12]
 800cee6:	f7ff fea3 	bl	800cc30 <pbuf_copy>
 800ceea:	4603      	mov	r3, r0
 800ceec:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ceee:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d006      	beq.n	800cf04 <pbuf_clone+0x4c>
 800cef6:	4b06      	ldr	r3, [pc, #24]	; (800cf10 <pbuf_clone+0x58>)
 800cef8:	f240 5224 	movw	r2, #1316	; 0x524
 800cefc:	4905      	ldr	r1, [pc, #20]	; (800cf14 <pbuf_clone+0x5c>)
 800cefe:	4806      	ldr	r0, [pc, #24]	; (800cf18 <pbuf_clone+0x60>)
 800cf00:	f008 ffb8 	bl	8015e74 <iprintf>
  return q;
 800cf04:	68fb      	ldr	r3, [r7, #12]
}
 800cf06:	4618      	mov	r0, r3
 800cf08:	3710      	adds	r7, #16
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	bd80      	pop	{r7, pc}
 800cf0e:	bf00      	nop
 800cf10:	0801766c 	.word	0x0801766c
 800cf14:	08017ae0 	.word	0x08017ae0
 800cf18:	080176cc 	.word	0x080176cc

0800cf1c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800cf20:	f008 ffc0 	bl	8015ea4 <rand>
 800cf24:	4603      	mov	r3, r0
 800cf26:	b29b      	uxth	r3, r3
 800cf28:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800cf2c:	b29b      	uxth	r3, r3
 800cf2e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800cf32:	b29a      	uxth	r2, r3
 800cf34:	4b01      	ldr	r3, [pc, #4]	; (800cf3c <tcp_init+0x20>)
 800cf36:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800cf38:	bf00      	nop
 800cf3a:	bd80      	pop	{r7, pc}
 800cf3c:	20000010 	.word	0x20000010

0800cf40 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b082      	sub	sp, #8
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	7d1b      	ldrb	r3, [r3, #20]
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d105      	bne.n	800cf5c <tcp_free+0x1c>
 800cf50:	4b06      	ldr	r3, [pc, #24]	; (800cf6c <tcp_free+0x2c>)
 800cf52:	22d4      	movs	r2, #212	; 0xd4
 800cf54:	4906      	ldr	r1, [pc, #24]	; (800cf70 <tcp_free+0x30>)
 800cf56:	4807      	ldr	r0, [pc, #28]	; (800cf74 <tcp_free+0x34>)
 800cf58:	f008 ff8c 	bl	8015e74 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800cf5c:	6879      	ldr	r1, [r7, #4]
 800cf5e:	2001      	movs	r0, #1
 800cf60:	f7fe fea2 	bl	800bca8 <memp_free>
}
 800cf64:	bf00      	nop
 800cf66:	3708      	adds	r7, #8
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	bd80      	pop	{r7, pc}
 800cf6c:	08017b6c 	.word	0x08017b6c
 800cf70:	08017b9c 	.word	0x08017b9c
 800cf74:	08017bb0 	.word	0x08017bb0

0800cf78 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b082      	sub	sp, #8
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	7d1b      	ldrb	r3, [r3, #20]
 800cf84:	2b01      	cmp	r3, #1
 800cf86:	d105      	bne.n	800cf94 <tcp_free_listen+0x1c>
 800cf88:	4b06      	ldr	r3, [pc, #24]	; (800cfa4 <tcp_free_listen+0x2c>)
 800cf8a:	22df      	movs	r2, #223	; 0xdf
 800cf8c:	4906      	ldr	r1, [pc, #24]	; (800cfa8 <tcp_free_listen+0x30>)
 800cf8e:	4807      	ldr	r0, [pc, #28]	; (800cfac <tcp_free_listen+0x34>)
 800cf90:	f008 ff70 	bl	8015e74 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800cf94:	6879      	ldr	r1, [r7, #4]
 800cf96:	2002      	movs	r0, #2
 800cf98:	f7fe fe86 	bl	800bca8 <memp_free>
}
 800cf9c:	bf00      	nop
 800cf9e:	3708      	adds	r7, #8
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	bd80      	pop	{r7, pc}
 800cfa4:	08017b6c 	.word	0x08017b6c
 800cfa8:	08017bd8 	.word	0x08017bd8
 800cfac:	08017bb0 	.word	0x08017bb0

0800cfb0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800cfb4:	f001 f852 	bl	800e05c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800cfb8:	4b07      	ldr	r3, [pc, #28]	; (800cfd8 <tcp_tmr+0x28>)
 800cfba:	781b      	ldrb	r3, [r3, #0]
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	b2da      	uxtb	r2, r3
 800cfc0:	4b05      	ldr	r3, [pc, #20]	; (800cfd8 <tcp_tmr+0x28>)
 800cfc2:	701a      	strb	r2, [r3, #0]
 800cfc4:	4b04      	ldr	r3, [pc, #16]	; (800cfd8 <tcp_tmr+0x28>)
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	f003 0301 	and.w	r3, r3, #1
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d001      	beq.n	800cfd4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800cfd0:	f000 fd06 	bl	800d9e0 <tcp_slowtmr>
  }
}
 800cfd4:	bf00      	nop
 800cfd6:	bd80      	pop	{r7, pc}
 800cfd8:	200044e1 	.word	0x200044e1

0800cfdc <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b084      	sub	sp, #16
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
 800cfe4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d105      	bne.n	800cff8 <tcp_remove_listener+0x1c>
 800cfec:	4b0d      	ldr	r3, [pc, #52]	; (800d024 <tcp_remove_listener+0x48>)
 800cfee:	22ff      	movs	r2, #255	; 0xff
 800cff0:	490d      	ldr	r1, [pc, #52]	; (800d028 <tcp_remove_listener+0x4c>)
 800cff2:	480e      	ldr	r0, [pc, #56]	; (800d02c <tcp_remove_listener+0x50>)
 800cff4:	f008 ff3e 	bl	8015e74 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	60fb      	str	r3, [r7, #12]
 800cffc:	e00a      	b.n	800d014 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d002:	683a      	ldr	r2, [r7, #0]
 800d004:	429a      	cmp	r2, r3
 800d006:	d102      	bne.n	800d00e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	2200      	movs	r2, #0
 800d00c:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	68db      	ldr	r3, [r3, #12]
 800d012:	60fb      	str	r3, [r7, #12]
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d1f1      	bne.n	800cffe <tcp_remove_listener+0x22>
    }
  }
}
 800d01a:	bf00      	nop
 800d01c:	3710      	adds	r7, #16
 800d01e:	46bd      	mov	sp, r7
 800d020:	bd80      	pop	{r7, pc}
 800d022:	bf00      	nop
 800d024:	08017b6c 	.word	0x08017b6c
 800d028:	08017bf4 	.word	0x08017bf4
 800d02c:	08017bb0 	.word	0x08017bb0

0800d030 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b084      	sub	sp, #16
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d106      	bne.n	800d04c <tcp_listen_closed+0x1c>
 800d03e:	4b14      	ldr	r3, [pc, #80]	; (800d090 <tcp_listen_closed+0x60>)
 800d040:	f240 1211 	movw	r2, #273	; 0x111
 800d044:	4913      	ldr	r1, [pc, #76]	; (800d094 <tcp_listen_closed+0x64>)
 800d046:	4814      	ldr	r0, [pc, #80]	; (800d098 <tcp_listen_closed+0x68>)
 800d048:	f008 ff14 	bl	8015e74 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	7d1b      	ldrb	r3, [r3, #20]
 800d050:	2b01      	cmp	r3, #1
 800d052:	d006      	beq.n	800d062 <tcp_listen_closed+0x32>
 800d054:	4b0e      	ldr	r3, [pc, #56]	; (800d090 <tcp_listen_closed+0x60>)
 800d056:	f44f 7289 	mov.w	r2, #274	; 0x112
 800d05a:	4910      	ldr	r1, [pc, #64]	; (800d09c <tcp_listen_closed+0x6c>)
 800d05c:	480e      	ldr	r0, [pc, #56]	; (800d098 <tcp_listen_closed+0x68>)
 800d05e:	f008 ff09 	bl	8015e74 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d062:	2301      	movs	r3, #1
 800d064:	60fb      	str	r3, [r7, #12]
 800d066:	e00b      	b.n	800d080 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800d068:	4a0d      	ldr	r2, [pc, #52]	; (800d0a0 <tcp_listen_closed+0x70>)
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	6879      	ldr	r1, [r7, #4]
 800d074:	4618      	mov	r0, r3
 800d076:	f7ff ffb1 	bl	800cfdc <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	3301      	adds	r3, #1
 800d07e:	60fb      	str	r3, [r7, #12]
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2b03      	cmp	r3, #3
 800d084:	d9f0      	bls.n	800d068 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800d086:	bf00      	nop
 800d088:	3710      	adds	r7, #16
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
 800d08e:	bf00      	nop
 800d090:	08017b6c 	.word	0x08017b6c
 800d094:	08017c1c 	.word	0x08017c1c
 800d098:	08017bb0 	.word	0x08017bb0
 800d09c:	08017c28 	.word	0x08017c28
 800d0a0:	0802a6c8 	.word	0x0802a6c8

0800d0a4 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800d0a4:	b5b0      	push	{r4, r5, r7, lr}
 800d0a6:	b088      	sub	sp, #32
 800d0a8:	af04      	add	r7, sp, #16
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	460b      	mov	r3, r1
 800d0ae:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d106      	bne.n	800d0c4 <tcp_close_shutdown+0x20>
 800d0b6:	4b61      	ldr	r3, [pc, #388]	; (800d23c <tcp_close_shutdown+0x198>)
 800d0b8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800d0bc:	4960      	ldr	r1, [pc, #384]	; (800d240 <tcp_close_shutdown+0x19c>)
 800d0be:	4861      	ldr	r0, [pc, #388]	; (800d244 <tcp_close_shutdown+0x1a0>)
 800d0c0:	f008 fed8 	bl	8015e74 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800d0c4:	78fb      	ldrb	r3, [r7, #3]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d066      	beq.n	800d198 <tcp_close_shutdown+0xf4>
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	7d1b      	ldrb	r3, [r3, #20]
 800d0ce:	2b04      	cmp	r3, #4
 800d0d0:	d003      	beq.n	800d0da <tcp_close_shutdown+0x36>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	7d1b      	ldrb	r3, [r3, #20]
 800d0d6:	2b07      	cmp	r3, #7
 800d0d8:	d15e      	bne.n	800d198 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d104      	bne.n	800d0ec <tcp_close_shutdown+0x48>
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d0e6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800d0ea:	d055      	beq.n	800d198 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	8b5b      	ldrh	r3, [r3, #26]
 800d0f0:	f003 0310 	and.w	r3, r3, #16
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d106      	bne.n	800d106 <tcp_close_shutdown+0x62>
 800d0f8:	4b50      	ldr	r3, [pc, #320]	; (800d23c <tcp_close_shutdown+0x198>)
 800d0fa:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800d0fe:	4952      	ldr	r1, [pc, #328]	; (800d248 <tcp_close_shutdown+0x1a4>)
 800d100:	4850      	ldr	r0, [pc, #320]	; (800d244 <tcp_close_shutdown+0x1a0>)
 800d102:	f008 feb7 	bl	8015e74 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800d10e:	687d      	ldr	r5, [r7, #4]
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	3304      	adds	r3, #4
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	8ad2      	ldrh	r2, [r2, #22]
 800d118:	6879      	ldr	r1, [r7, #4]
 800d11a:	8b09      	ldrh	r1, [r1, #24]
 800d11c:	9102      	str	r1, [sp, #8]
 800d11e:	9201      	str	r2, [sp, #4]
 800d120:	9300      	str	r3, [sp, #0]
 800d122:	462b      	mov	r3, r5
 800d124:	4622      	mov	r2, r4
 800d126:	4601      	mov	r1, r0
 800d128:	6878      	ldr	r0, [r7, #4]
 800d12a:	f005 fd99 	bl	8012c60 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	f001 fb68 	bl	800e804 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800d134:	4b45      	ldr	r3, [pc, #276]	; (800d24c <tcp_close_shutdown+0x1a8>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	687a      	ldr	r2, [r7, #4]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d105      	bne.n	800d14a <tcp_close_shutdown+0xa6>
 800d13e:	4b43      	ldr	r3, [pc, #268]	; (800d24c <tcp_close_shutdown+0x1a8>)
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	68db      	ldr	r3, [r3, #12]
 800d144:	4a41      	ldr	r2, [pc, #260]	; (800d24c <tcp_close_shutdown+0x1a8>)
 800d146:	6013      	str	r3, [r2, #0]
 800d148:	e013      	b.n	800d172 <tcp_close_shutdown+0xce>
 800d14a:	4b40      	ldr	r3, [pc, #256]	; (800d24c <tcp_close_shutdown+0x1a8>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	60fb      	str	r3, [r7, #12]
 800d150:	e00c      	b.n	800d16c <tcp_close_shutdown+0xc8>
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	68db      	ldr	r3, [r3, #12]
 800d156:	687a      	ldr	r2, [r7, #4]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d104      	bne.n	800d166 <tcp_close_shutdown+0xc2>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	68da      	ldr	r2, [r3, #12]
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	60da      	str	r2, [r3, #12]
 800d164:	e005      	b.n	800d172 <tcp_close_shutdown+0xce>
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	68db      	ldr	r3, [r3, #12]
 800d16a:	60fb      	str	r3, [r7, #12]
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d1ef      	bne.n	800d152 <tcp_close_shutdown+0xae>
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2200      	movs	r2, #0
 800d176:	60da      	str	r2, [r3, #12]
 800d178:	4b35      	ldr	r3, [pc, #212]	; (800d250 <tcp_close_shutdown+0x1ac>)
 800d17a:	2201      	movs	r2, #1
 800d17c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800d17e:	4b35      	ldr	r3, [pc, #212]	; (800d254 <tcp_close_shutdown+0x1b0>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	687a      	ldr	r2, [r7, #4]
 800d184:	429a      	cmp	r2, r3
 800d186:	d102      	bne.n	800d18e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800d188:	f003 fffa 	bl	8011180 <tcp_trigger_input_pcb_close>
 800d18c:	e002      	b.n	800d194 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800d18e:	6878      	ldr	r0, [r7, #4]
 800d190:	f7ff fed6 	bl	800cf40 <tcp_free>
      }
      return ERR_OK;
 800d194:	2300      	movs	r3, #0
 800d196:	e04d      	b.n	800d234 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	7d1b      	ldrb	r3, [r3, #20]
 800d19c:	2b01      	cmp	r3, #1
 800d19e:	d02d      	beq.n	800d1fc <tcp_close_shutdown+0x158>
 800d1a0:	2b02      	cmp	r3, #2
 800d1a2:	d036      	beq.n	800d212 <tcp_close_shutdown+0x16e>
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d13f      	bne.n	800d228 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	8adb      	ldrh	r3, [r3, #22]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d021      	beq.n	800d1f4 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d1b0:	4b29      	ldr	r3, [pc, #164]	; (800d258 <tcp_close_shutdown+0x1b4>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	d105      	bne.n	800d1c6 <tcp_close_shutdown+0x122>
 800d1ba:	4b27      	ldr	r3, [pc, #156]	; (800d258 <tcp_close_shutdown+0x1b4>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	68db      	ldr	r3, [r3, #12]
 800d1c0:	4a25      	ldr	r2, [pc, #148]	; (800d258 <tcp_close_shutdown+0x1b4>)
 800d1c2:	6013      	str	r3, [r2, #0]
 800d1c4:	e013      	b.n	800d1ee <tcp_close_shutdown+0x14a>
 800d1c6:	4b24      	ldr	r3, [pc, #144]	; (800d258 <tcp_close_shutdown+0x1b4>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	60bb      	str	r3, [r7, #8]
 800d1cc:	e00c      	b.n	800d1e8 <tcp_close_shutdown+0x144>
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	68db      	ldr	r3, [r3, #12]
 800d1d2:	687a      	ldr	r2, [r7, #4]
 800d1d4:	429a      	cmp	r2, r3
 800d1d6:	d104      	bne.n	800d1e2 <tcp_close_shutdown+0x13e>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	68da      	ldr	r2, [r3, #12]
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	60da      	str	r2, [r3, #12]
 800d1e0:	e005      	b.n	800d1ee <tcp_close_shutdown+0x14a>
 800d1e2:	68bb      	ldr	r3, [r7, #8]
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	60bb      	str	r3, [r7, #8]
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d1ef      	bne.n	800d1ce <tcp_close_shutdown+0x12a>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800d1f4:	6878      	ldr	r0, [r7, #4]
 800d1f6:	f7ff fea3 	bl	800cf40 <tcp_free>
      break;
 800d1fa:	e01a      	b.n	800d232 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f7ff ff17 	bl	800d030 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d202:	6879      	ldr	r1, [r7, #4]
 800d204:	4815      	ldr	r0, [pc, #84]	; (800d25c <tcp_close_shutdown+0x1b8>)
 800d206:	f001 fb4d 	bl	800e8a4 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f7ff feb4 	bl	800cf78 <tcp_free_listen>
      break;
 800d210:	e00f      	b.n	800d232 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d212:	6879      	ldr	r1, [r7, #4]
 800d214:	480d      	ldr	r0, [pc, #52]	; (800d24c <tcp_close_shutdown+0x1a8>)
 800d216:	f001 fb45 	bl	800e8a4 <tcp_pcb_remove>
 800d21a:	4b0d      	ldr	r3, [pc, #52]	; (800d250 <tcp_close_shutdown+0x1ac>)
 800d21c:	2201      	movs	r2, #1
 800d21e:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800d220:	6878      	ldr	r0, [r7, #4]
 800d222:	f7ff fe8d 	bl	800cf40 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800d226:	e004      	b.n	800d232 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	f000 f819 	bl	800d260 <tcp_close_shutdown_fin>
 800d22e:	4603      	mov	r3, r0
 800d230:	e000      	b.n	800d234 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 800d232:	2300      	movs	r3, #0
}
 800d234:	4618      	mov	r0, r3
 800d236:	3710      	adds	r7, #16
 800d238:	46bd      	mov	sp, r7
 800d23a:	bdb0      	pop	{r4, r5, r7, pc}
 800d23c:	08017b6c 	.word	0x08017b6c
 800d240:	08017c40 	.word	0x08017c40
 800d244:	08017bb0 	.word	0x08017bb0
 800d248:	08017c60 	.word	0x08017c60
 800d24c:	2000b500 	.word	0x2000b500
 800d250:	2000b4fc 	.word	0x2000b4fc
 800d254:	2000b514 	.word	0x2000b514
 800d258:	2000b50c 	.word	0x2000b50c
 800d25c:	2000b508 	.word	0x2000b508

0800d260 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d106      	bne.n	800d27c <tcp_close_shutdown_fin+0x1c>
 800d26e:	4b2c      	ldr	r3, [pc, #176]	; (800d320 <tcp_close_shutdown_fin+0xc0>)
 800d270:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800d274:	492b      	ldr	r1, [pc, #172]	; (800d324 <tcp_close_shutdown_fin+0xc4>)
 800d276:	482c      	ldr	r0, [pc, #176]	; (800d328 <tcp_close_shutdown_fin+0xc8>)
 800d278:	f008 fdfc 	bl	8015e74 <iprintf>

  switch (pcb->state) {
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	7d1b      	ldrb	r3, [r3, #20]
 800d280:	2b04      	cmp	r3, #4
 800d282:	d010      	beq.n	800d2a6 <tcp_close_shutdown_fin+0x46>
 800d284:	2b07      	cmp	r3, #7
 800d286:	d01b      	beq.n	800d2c0 <tcp_close_shutdown_fin+0x60>
 800d288:	2b03      	cmp	r3, #3
 800d28a:	d126      	bne.n	800d2da <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d28c:	6878      	ldr	r0, [r7, #4]
 800d28e:	f004 fde3 	bl	8011e58 <tcp_send_fin>
 800d292:	4603      	mov	r3, r0
 800d294:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d11f      	bne.n	800d2de <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	2205      	movs	r2, #5
 800d2a2:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d2a4:	e01b      	b.n	800d2de <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f004 fdd6 	bl	8011e58 <tcp_send_fin>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d2b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d114      	bne.n	800d2e2 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2205      	movs	r2, #5
 800d2bc:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d2be:	e010      	b.n	800d2e2 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800d2c0:	6878      	ldr	r0, [r7, #4]
 800d2c2:	f004 fdc9 	bl	8011e58 <tcp_send_fin>
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d2ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d109      	bne.n	800d2e6 <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	2209      	movs	r2, #9
 800d2d6:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d2d8:	e005      	b.n	800d2e6 <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	e01c      	b.n	800d318 <tcp_close_shutdown_fin+0xb8>
      break;
 800d2de:	bf00      	nop
 800d2e0:	e002      	b.n	800d2e8 <tcp_close_shutdown_fin+0x88>
      break;
 800d2e2:	bf00      	nop
 800d2e4:	e000      	b.n	800d2e8 <tcp_close_shutdown_fin+0x88>
      break;
 800d2e6:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d2e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d103      	bne.n	800d2f8 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d2f0:	6878      	ldr	r0, [r7, #4]
 800d2f2:	f004 feef 	bl	80120d4 <tcp_output>
 800d2f6:	e00d      	b.n	800d314 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 800d2f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d2fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d300:	d108      	bne.n	800d314 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	8b5b      	ldrh	r3, [r3, #26]
 800d306:	f043 0308 	orr.w	r3, r3, #8
 800d30a:	b29a      	uxth	r2, r3
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d310:	2300      	movs	r3, #0
 800d312:	e001      	b.n	800d318 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 800d314:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3710      	adds	r7, #16
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}
 800d320:	08017b6c 	.word	0x08017b6c
 800d324:	08017c1c 	.word	0x08017c1c
 800d328:	08017bb0 	.word	0x08017bb0

0800d32c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b082      	sub	sp, #8
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d109      	bne.n	800d34e <tcp_close+0x22>
 800d33a:	4b0f      	ldr	r3, [pc, #60]	; (800d378 <tcp_close+0x4c>)
 800d33c:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800d340:	490e      	ldr	r1, [pc, #56]	; (800d37c <tcp_close+0x50>)
 800d342:	480f      	ldr	r0, [pc, #60]	; (800d380 <tcp_close+0x54>)
 800d344:	f008 fd96 	bl	8015e74 <iprintf>
 800d348:	f06f 030f 	mvn.w	r3, #15
 800d34c:	e00f      	b.n	800d36e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	7d1b      	ldrb	r3, [r3, #20]
 800d352:	2b01      	cmp	r3, #1
 800d354:	d006      	beq.n	800d364 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	8b5b      	ldrh	r3, [r3, #26]
 800d35a:	f043 0310 	orr.w	r3, r3, #16
 800d35e:	b29a      	uxth	r2, r3
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d364:	2101      	movs	r1, #1
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f7ff fe9c 	bl	800d0a4 <tcp_close_shutdown>
 800d36c:	4603      	mov	r3, r0
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3708      	adds	r7, #8
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	08017b6c 	.word	0x08017b6c
 800d37c:	08017c7c 	.word	0x08017c7c
 800d380:	08017bb0 	.word	0x08017bb0

0800d384 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b08e      	sub	sp, #56	; 0x38
 800d388:	af04      	add	r7, sp, #16
 800d38a:	6078      	str	r0, [r7, #4]
 800d38c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d107      	bne.n	800d3a4 <tcp_abandon+0x20>
 800d394:	4b52      	ldr	r3, [pc, #328]	; (800d4e0 <tcp_abandon+0x15c>)
 800d396:	f240 223d 	movw	r2, #573	; 0x23d
 800d39a:	4952      	ldr	r1, [pc, #328]	; (800d4e4 <tcp_abandon+0x160>)
 800d39c:	4852      	ldr	r0, [pc, #328]	; (800d4e8 <tcp_abandon+0x164>)
 800d39e:	f008 fd69 	bl	8015e74 <iprintf>
 800d3a2:	e099      	b.n	800d4d8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	7d1b      	ldrb	r3, [r3, #20]
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d106      	bne.n	800d3ba <tcp_abandon+0x36>
 800d3ac:	4b4c      	ldr	r3, [pc, #304]	; (800d4e0 <tcp_abandon+0x15c>)
 800d3ae:	f240 2241 	movw	r2, #577	; 0x241
 800d3b2:	494e      	ldr	r1, [pc, #312]	; (800d4ec <tcp_abandon+0x168>)
 800d3b4:	484c      	ldr	r0, [pc, #304]	; (800d4e8 <tcp_abandon+0x164>)
 800d3b6:	f008 fd5d 	bl	8015e74 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	7d1b      	ldrb	r3, [r3, #20]
 800d3be:	2b0a      	cmp	r3, #10
 800d3c0:	d107      	bne.n	800d3d2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d3c2:	6879      	ldr	r1, [r7, #4]
 800d3c4:	484a      	ldr	r0, [pc, #296]	; (800d4f0 <tcp_abandon+0x16c>)
 800d3c6:	f001 fa6d 	bl	800e8a4 <tcp_pcb_remove>
    tcp_free(pcb);
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f7ff fdb8 	bl	800cf40 <tcp_free>
 800d3d0:	e082      	b.n	800d4d8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d3de:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3e4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d3ec:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	691b      	ldr	r3, [r3, #16]
 800d3f2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	7d1b      	ldrb	r3, [r3, #20]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d126      	bne.n	800d44a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	8adb      	ldrh	r3, [r3, #22]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d02e      	beq.n	800d462 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d404:	4b3b      	ldr	r3, [pc, #236]	; (800d4f4 <tcp_abandon+0x170>)
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	687a      	ldr	r2, [r7, #4]
 800d40a:	429a      	cmp	r2, r3
 800d40c:	d105      	bne.n	800d41a <tcp_abandon+0x96>
 800d40e:	4b39      	ldr	r3, [pc, #228]	; (800d4f4 <tcp_abandon+0x170>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	68db      	ldr	r3, [r3, #12]
 800d414:	4a37      	ldr	r2, [pc, #220]	; (800d4f4 <tcp_abandon+0x170>)
 800d416:	6013      	str	r3, [r2, #0]
 800d418:	e013      	b.n	800d442 <tcp_abandon+0xbe>
 800d41a:	4b36      	ldr	r3, [pc, #216]	; (800d4f4 <tcp_abandon+0x170>)
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	61fb      	str	r3, [r7, #28]
 800d420:	e00c      	b.n	800d43c <tcp_abandon+0xb8>
 800d422:	69fb      	ldr	r3, [r7, #28]
 800d424:	68db      	ldr	r3, [r3, #12]
 800d426:	687a      	ldr	r2, [r7, #4]
 800d428:	429a      	cmp	r2, r3
 800d42a:	d104      	bne.n	800d436 <tcp_abandon+0xb2>
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	68da      	ldr	r2, [r3, #12]
 800d430:	69fb      	ldr	r3, [r7, #28]
 800d432:	60da      	str	r2, [r3, #12]
 800d434:	e005      	b.n	800d442 <tcp_abandon+0xbe>
 800d436:	69fb      	ldr	r3, [r7, #28]
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	61fb      	str	r3, [r7, #28]
 800d43c:	69fb      	ldr	r3, [r7, #28]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d1ef      	bne.n	800d422 <tcp_abandon+0x9e>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	2200      	movs	r2, #0
 800d446:	60da      	str	r2, [r3, #12]
 800d448:	e00b      	b.n	800d462 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	8adb      	ldrh	r3, [r3, #22]
 800d452:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d454:	6879      	ldr	r1, [r7, #4]
 800d456:	4828      	ldr	r0, [pc, #160]	; (800d4f8 <tcp_abandon+0x174>)
 800d458:	f001 fa24 	bl	800e8a4 <tcp_pcb_remove>
 800d45c:	4b27      	ldr	r3, [pc, #156]	; (800d4fc <tcp_abandon+0x178>)
 800d45e:	2201      	movs	r2, #1
 800d460:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d466:	2b00      	cmp	r3, #0
 800d468:	d004      	beq.n	800d474 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d46e:	4618      	mov	r0, r3
 800d470:	f000 fed4 	bl	800e21c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d004      	beq.n	800d486 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d480:	4618      	mov	r0, r3
 800d482:	f000 fecb 	bl	800e21c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d004      	beq.n	800d498 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d492:	4618      	mov	r0, r3
 800d494:	f000 fec2 	bl	800e21c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800d498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d00e      	beq.n	800d4bc <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d49e:	6879      	ldr	r1, [r7, #4]
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	3304      	adds	r3, #4
 800d4a4:	687a      	ldr	r2, [r7, #4]
 800d4a6:	8b12      	ldrh	r2, [r2, #24]
 800d4a8:	9202      	str	r2, [sp, #8]
 800d4aa:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800d4ac:	9201      	str	r2, [sp, #4]
 800d4ae:	9300      	str	r3, [sp, #0]
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	697a      	ldr	r2, [r7, #20]
 800d4b4:	69b9      	ldr	r1, [r7, #24]
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f005 fbd2 	bl	8012c60 <tcp_rst>
    }
    last_state = pcb->state;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	7d1b      	ldrb	r3, [r3, #20]
 800d4c0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f7ff fd3c 	bl	800cf40 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d4c8:	693b      	ldr	r3, [r7, #16]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d004      	beq.n	800d4d8 <tcp_abandon+0x154>
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	f06f 010c 	mvn.w	r1, #12
 800d4d4:	68f8      	ldr	r0, [r7, #12]
 800d4d6:	4798      	blx	r3
  }
}
 800d4d8:	3728      	adds	r7, #40	; 0x28
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}
 800d4de:	bf00      	nop
 800d4e0:	08017b6c 	.word	0x08017b6c
 800d4e4:	08017cb0 	.word	0x08017cb0
 800d4e8:	08017bb0 	.word	0x08017bb0
 800d4ec:	08017ccc 	.word	0x08017ccc
 800d4f0:	2000b510 	.word	0x2000b510
 800d4f4:	2000b50c 	.word	0x2000b50c
 800d4f8:	2000b500 	.word	0x2000b500
 800d4fc:	2000b4fc 	.word	0x2000b4fc

0800d500 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b082      	sub	sp, #8
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d508:	2101      	movs	r1, #1
 800d50a:	6878      	ldr	r0, [r7, #4]
 800d50c:	f7ff ff3a 	bl	800d384 <tcp_abandon>
}
 800d510:	bf00      	nop
 800d512:	3708      	adds	r7, #8
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}

0800d518 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b088      	sub	sp, #32
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	60f8      	str	r0, [r7, #12]
 800d520:	60b9      	str	r1, [r7, #8]
 800d522:	4613      	mov	r3, r2
 800d524:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 800d526:	2304      	movs	r3, #4
 800d528:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d101      	bne.n	800d534 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 800d530:	4b3e      	ldr	r3, [pc, #248]	; (800d62c <tcp_bind+0x114>)
 800d532:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d109      	bne.n	800d54e <tcp_bind+0x36>
 800d53a:	4b3d      	ldr	r3, [pc, #244]	; (800d630 <tcp_bind+0x118>)
 800d53c:	f240 22a9 	movw	r2, #681	; 0x2a9
 800d540:	493c      	ldr	r1, [pc, #240]	; (800d634 <tcp_bind+0x11c>)
 800d542:	483d      	ldr	r0, [pc, #244]	; (800d638 <tcp_bind+0x120>)
 800d544:	f008 fc96 	bl	8015e74 <iprintf>
 800d548:	f06f 030f 	mvn.w	r3, #15
 800d54c:	e06a      	b.n	800d624 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	7d1b      	ldrb	r3, [r3, #20]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d009      	beq.n	800d56a <tcp_bind+0x52>
 800d556:	4b36      	ldr	r3, [pc, #216]	; (800d630 <tcp_bind+0x118>)
 800d558:	f240 22ab 	movw	r2, #683	; 0x2ab
 800d55c:	4937      	ldr	r1, [pc, #220]	; (800d63c <tcp_bind+0x124>)
 800d55e:	4836      	ldr	r0, [pc, #216]	; (800d638 <tcp_bind+0x120>)
 800d560:	f008 fc88 	bl	8015e74 <iprintf>
 800d564:	f06f 0305 	mvn.w	r3, #5
 800d568:	e05c      	b.n	800d624 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 800d56a:	88fb      	ldrh	r3, [r7, #6]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d109      	bne.n	800d584 <tcp_bind+0x6c>
    port = tcp_new_port();
 800d570:	f000 f9f0 	bl	800d954 <tcp_new_port>
 800d574:	4603      	mov	r3, r0
 800d576:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800d578:	88fb      	ldrh	r3, [r7, #6]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d135      	bne.n	800d5ea <tcp_bind+0xd2>
      return ERR_BUF;
 800d57e:	f06f 0301 	mvn.w	r3, #1
 800d582:	e04f      	b.n	800d624 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 800d584:	2300      	movs	r3, #0
 800d586:	61fb      	str	r3, [r7, #28]
 800d588:	e02b      	b.n	800d5e2 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800d58a:	4a2d      	ldr	r2, [pc, #180]	; (800d640 <tcp_bind+0x128>)
 800d58c:	69fb      	ldr	r3, [r7, #28]
 800d58e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	61bb      	str	r3, [r7, #24]
 800d596:	e01e      	b.n	800d5d6 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 800d598:	69bb      	ldr	r3, [r7, #24]
 800d59a:	8adb      	ldrh	r3, [r3, #22]
 800d59c:	88fa      	ldrh	r2, [r7, #6]
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d116      	bne.n	800d5d0 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 800d5a2:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d010      	beq.n	800d5ca <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 800d5a8:	69bb      	ldr	r3, [r7, #24]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d00c      	beq.n	800d5ca <tcp_bind+0xb2>
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d009      	beq.n	800d5ca <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d005      	beq.n	800d5ca <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 800d5be:	69bb      	ldr	r3, [r7, #24]
 800d5c0:	681a      	ldr	r2, [r3, #0]
 800d5c2:	68bb      	ldr	r3, [r7, #8]
 800d5c4:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d102      	bne.n	800d5d0 <tcp_bind+0xb8>
              return ERR_USE;
 800d5ca:	f06f 0307 	mvn.w	r3, #7
 800d5ce:	e029      	b.n	800d624 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800d5d0:	69bb      	ldr	r3, [r7, #24]
 800d5d2:	68db      	ldr	r3, [r3, #12]
 800d5d4:	61bb      	str	r3, [r7, #24]
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d1dd      	bne.n	800d598 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 800d5dc:	69fb      	ldr	r3, [r7, #28]
 800d5de:	3301      	adds	r3, #1
 800d5e0:	61fb      	str	r3, [r7, #28]
 800d5e2:	69fa      	ldr	r2, [r7, #28]
 800d5e4:	697b      	ldr	r3, [r7, #20]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	dbcf      	blt.n	800d58a <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d00c      	beq.n	800d60a <tcp_bind+0xf2>
 800d5f0:	68bb      	ldr	r3, [r7, #8]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d008      	beq.n	800d60a <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d002      	beq.n	800d604 <tcp_bind+0xec>
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	e000      	b.n	800d606 <tcp_bind+0xee>
 800d604:	2300      	movs	r3, #0
 800d606:	68fa      	ldr	r2, [r7, #12]
 800d608:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	88fa      	ldrh	r2, [r7, #6]
 800d60e:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800d610:	4b0c      	ldr	r3, [pc, #48]	; (800d644 <tcp_bind+0x12c>)
 800d612:	681a      	ldr	r2, [r3, #0]
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	60da      	str	r2, [r3, #12]
 800d618:	4a0a      	ldr	r2, [pc, #40]	; (800d644 <tcp_bind+0x12c>)
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	6013      	str	r3, [r2, #0]
 800d61e:	f005 fce1 	bl	8012fe4 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 800d622:	2300      	movs	r3, #0
}
 800d624:	4618      	mov	r0, r3
 800d626:	3720      	adds	r7, #32
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}
 800d62c:	0802a6f0 	.word	0x0802a6f0
 800d630:	08017b6c 	.word	0x08017b6c
 800d634:	08017d00 	.word	0x08017d00
 800d638:	08017bb0 	.word	0x08017bb0
 800d63c:	08017d18 	.word	0x08017d18
 800d640:	0802a6c8 	.word	0x0802a6c8
 800d644:	2000b50c 	.word	0x2000b50c

0800d648 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b084      	sub	sp, #16
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	60f8      	str	r0, [r7, #12]
 800d650:	60b9      	str	r1, [r7, #8]
 800d652:	4613      	mov	r3, r2
 800d654:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d106      	bne.n	800d66a <tcp_accept_null+0x22>
 800d65c:	4b07      	ldr	r3, [pc, #28]	; (800d67c <tcp_accept_null+0x34>)
 800d65e:	f240 320f 	movw	r2, #783	; 0x30f
 800d662:	4907      	ldr	r1, [pc, #28]	; (800d680 <tcp_accept_null+0x38>)
 800d664:	4807      	ldr	r0, [pc, #28]	; (800d684 <tcp_accept_null+0x3c>)
 800d666:	f008 fc05 	bl	8015e74 <iprintf>

  tcp_abort(pcb);
 800d66a:	68b8      	ldr	r0, [r7, #8]
 800d66c:	f7ff ff48 	bl	800d500 <tcp_abort>

  return ERR_ABRT;
 800d670:	f06f 030c 	mvn.w	r3, #12
}
 800d674:	4618      	mov	r0, r3
 800d676:	3710      	adds	r7, #16
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}
 800d67c:	08017b6c 	.word	0x08017b6c
 800d680:	08017d40 	.word	0x08017d40
 800d684:	08017bb0 	.word	0x08017bb0

0800d688 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b082      	sub	sp, #8
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
 800d690:	460b      	mov	r3, r1
 800d692:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800d694:	78fb      	ldrb	r3, [r7, #3]
 800d696:	2200      	movs	r2, #0
 800d698:	4619      	mov	r1, r3
 800d69a:	6878      	ldr	r0, [r7, #4]
 800d69c:	f000 f806 	bl	800d6ac <tcp_listen_with_backlog_and_err>
 800d6a0:	4603      	mov	r3, r0
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3708      	adds	r7, #8
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
	...

0800d6ac <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b088      	sub	sp, #32
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	60f8      	str	r0, [r7, #12]
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	607a      	str	r2, [r7, #4]
 800d6b8:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d109      	bne.n	800d6d8 <tcp_listen_with_backlog_and_err+0x2c>
 800d6c4:	4b47      	ldr	r3, [pc, #284]	; (800d7e4 <tcp_listen_with_backlog_and_err+0x138>)
 800d6c6:	f240 3259 	movw	r2, #857	; 0x359
 800d6ca:	4947      	ldr	r1, [pc, #284]	; (800d7e8 <tcp_listen_with_backlog_and_err+0x13c>)
 800d6cc:	4847      	ldr	r0, [pc, #284]	; (800d7ec <tcp_listen_with_backlog_and_err+0x140>)
 800d6ce:	f008 fbd1 	bl	8015e74 <iprintf>
 800d6d2:	23f0      	movs	r3, #240	; 0xf0
 800d6d4:	76fb      	strb	r3, [r7, #27]
 800d6d6:	e079      	b.n	800d7cc <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	7d1b      	ldrb	r3, [r3, #20]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d009      	beq.n	800d6f4 <tcp_listen_with_backlog_and_err+0x48>
 800d6e0:	4b40      	ldr	r3, [pc, #256]	; (800d7e4 <tcp_listen_with_backlog_and_err+0x138>)
 800d6e2:	f240 325a 	movw	r2, #858	; 0x35a
 800d6e6:	4942      	ldr	r1, [pc, #264]	; (800d7f0 <tcp_listen_with_backlog_and_err+0x144>)
 800d6e8:	4840      	ldr	r0, [pc, #256]	; (800d7ec <tcp_listen_with_backlog_and_err+0x140>)
 800d6ea:	f008 fbc3 	bl	8015e74 <iprintf>
 800d6ee:	23f1      	movs	r3, #241	; 0xf1
 800d6f0:	76fb      	strb	r3, [r7, #27]
 800d6f2:	e06b      	b.n	800d7cc <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	7d1b      	ldrb	r3, [r3, #20]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d104      	bne.n	800d706 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 800d700:	23f7      	movs	r3, #247	; 0xf7
 800d702:	76fb      	strb	r3, [r7, #27]
    goto done;
 800d704:	e062      	b.n	800d7cc <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800d706:	2002      	movs	r0, #2
 800d708:	f7fe fa7c 	bl	800bc04 <memp_malloc>
 800d70c:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 800d70e:	69fb      	ldr	r3, [r7, #28]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d102      	bne.n	800d71a <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 800d714:	23ff      	movs	r3, #255	; 0xff
 800d716:	76fb      	strb	r3, [r7, #27]
    goto done;
 800d718:	e058      	b.n	800d7cc <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	691a      	ldr	r2, [r3, #16]
 800d71e:	69fb      	ldr	r3, [r7, #28]
 800d720:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	8ada      	ldrh	r2, [r3, #22]
 800d726:	69fb      	ldr	r3, [r7, #28]
 800d728:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 800d72a:	69fb      	ldr	r3, [r7, #28]
 800d72c:	2201      	movs	r2, #1
 800d72e:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	7d5a      	ldrb	r2, [r3, #21]
 800d734:	69fb      	ldr	r3, [r7, #28]
 800d736:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	7a5a      	ldrb	r2, [r3, #9]
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800d740:	69fb      	ldr	r3, [r7, #28]
 800d742:	2200      	movs	r2, #0
 800d744:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	7ada      	ldrb	r2, [r3, #11]
 800d74a:	69fb      	ldr	r3, [r7, #28]
 800d74c:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	7a9a      	ldrb	r2, [r3, #10]
 800d752:	69fb      	ldr	r3, [r7, #28]
 800d754:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	681a      	ldr	r2, [r3, #0]
 800d75a:	69fb      	ldr	r3, [r7, #28]
 800d75c:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	8adb      	ldrh	r3, [r3, #22]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d021      	beq.n	800d7aa <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800d766:	4b23      	ldr	r3, [pc, #140]	; (800d7f4 <tcp_listen_with_backlog_and_err+0x148>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	68fa      	ldr	r2, [r7, #12]
 800d76c:	429a      	cmp	r2, r3
 800d76e:	d105      	bne.n	800d77c <tcp_listen_with_backlog_and_err+0xd0>
 800d770:	4b20      	ldr	r3, [pc, #128]	; (800d7f4 <tcp_listen_with_backlog_and_err+0x148>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	68db      	ldr	r3, [r3, #12]
 800d776:	4a1f      	ldr	r2, [pc, #124]	; (800d7f4 <tcp_listen_with_backlog_and_err+0x148>)
 800d778:	6013      	str	r3, [r2, #0]
 800d77a:	e013      	b.n	800d7a4 <tcp_listen_with_backlog_and_err+0xf8>
 800d77c:	4b1d      	ldr	r3, [pc, #116]	; (800d7f4 <tcp_listen_with_backlog_and_err+0x148>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	617b      	str	r3, [r7, #20]
 800d782:	e00c      	b.n	800d79e <tcp_listen_with_backlog_and_err+0xf2>
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	68db      	ldr	r3, [r3, #12]
 800d788:	68fa      	ldr	r2, [r7, #12]
 800d78a:	429a      	cmp	r2, r3
 800d78c:	d104      	bne.n	800d798 <tcp_listen_with_backlog_and_err+0xec>
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	68da      	ldr	r2, [r3, #12]
 800d792:	697b      	ldr	r3, [r7, #20]
 800d794:	60da      	str	r2, [r3, #12]
 800d796:	e005      	b.n	800d7a4 <tcp_listen_with_backlog_and_err+0xf8>
 800d798:	697b      	ldr	r3, [r7, #20]
 800d79a:	68db      	ldr	r3, [r3, #12]
 800d79c:	617b      	str	r3, [r7, #20]
 800d79e:	697b      	ldr	r3, [r7, #20]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d1ef      	bne.n	800d784 <tcp_listen_with_backlog_and_err+0xd8>
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 800d7aa:	68f8      	ldr	r0, [r7, #12]
 800d7ac:	f7ff fbc8 	bl	800cf40 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 800d7b0:	69fb      	ldr	r3, [r7, #28]
 800d7b2:	4a11      	ldr	r2, [pc, #68]	; (800d7f8 <tcp_listen_with_backlog_and_err+0x14c>)
 800d7b4:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800d7b6:	4b11      	ldr	r3, [pc, #68]	; (800d7fc <tcp_listen_with_backlog_and_err+0x150>)
 800d7b8:	681a      	ldr	r2, [r3, #0]
 800d7ba:	69fb      	ldr	r3, [r7, #28]
 800d7bc:	60da      	str	r2, [r3, #12]
 800d7be:	4a0f      	ldr	r2, [pc, #60]	; (800d7fc <tcp_listen_with_backlog_and_err+0x150>)
 800d7c0:	69fb      	ldr	r3, [r7, #28]
 800d7c2:	6013      	str	r3, [r2, #0]
 800d7c4:	f005 fc0e 	bl	8012fe4 <tcp_timer_needed>
  res = ERR_OK;
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d002      	beq.n	800d7d8 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	7efa      	ldrb	r2, [r7, #27]
 800d7d6:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 800d7d8:	69fb      	ldr	r3, [r7, #28]
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	3720      	adds	r7, #32
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
 800d7e2:	bf00      	nop
 800d7e4:	08017b6c 	.word	0x08017b6c
 800d7e8:	08017d60 	.word	0x08017d60
 800d7ec:	08017bb0 	.word	0x08017bb0
 800d7f0:	08017d90 	.word	0x08017d90
 800d7f4:	2000b50c 	.word	0x2000b50c
 800d7f8:	0800d649 	.word	0x0800d649
 800d7fc:	2000b508 	.word	0x2000b508

0800d800 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b084      	sub	sp, #16
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d106      	bne.n	800d81c <tcp_update_rcv_ann_wnd+0x1c>
 800d80e:	4b25      	ldr	r3, [pc, #148]	; (800d8a4 <tcp_update_rcv_ann_wnd+0xa4>)
 800d810:	f240 32a6 	movw	r2, #934	; 0x3a6
 800d814:	4924      	ldr	r1, [pc, #144]	; (800d8a8 <tcp_update_rcv_ann_wnd+0xa8>)
 800d816:	4825      	ldr	r0, [pc, #148]	; (800d8ac <tcp_update_rcv_ann_wnd+0xac>)
 800d818:	f008 fb2c 	bl	8015e74 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d820:	687a      	ldr	r2, [r7, #4]
 800d822:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800d824:	4413      	add	r3, r2
 800d826:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d82c:	687a      	ldr	r2, [r7, #4]
 800d82e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800d830:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800d834:	bf28      	it	cs
 800d836:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800d83a:	b292      	uxth	r2, r2
 800d83c:	4413      	add	r3, r2
 800d83e:	68fa      	ldr	r2, [r7, #12]
 800d840:	1ad3      	subs	r3, r2, r3
 800d842:	2b00      	cmp	r3, #0
 800d844:	db08      	blt.n	800d858 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d852:	68fa      	ldr	r2, [r7, #12]
 800d854:	1ad3      	subs	r3, r2, r3
 800d856:	e020      	b.n	800d89a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	2b00      	cmp	r3, #0
 800d864:	dd03      	ble.n	800d86e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	2200      	movs	r2, #0
 800d86a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d86c:	e014      	b.n	800d898 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d876:	1ad3      	subs	r3, r2, r3
 800d878:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d880:	d306      	bcc.n	800d890 <tcp_update_rcv_ann_wnd+0x90>
 800d882:	4b08      	ldr	r3, [pc, #32]	; (800d8a4 <tcp_update_rcv_ann_wnd+0xa4>)
 800d884:	f240 32b6 	movw	r2, #950	; 0x3b6
 800d888:	4909      	ldr	r1, [pc, #36]	; (800d8b0 <tcp_update_rcv_ann_wnd+0xb0>)
 800d88a:	4808      	ldr	r0, [pc, #32]	; (800d8ac <tcp_update_rcv_ann_wnd+0xac>)
 800d88c:	f008 faf2 	bl	8015e74 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d890:	68bb      	ldr	r3, [r7, #8]
 800d892:	b29a      	uxth	r2, r3
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800d898:	2300      	movs	r3, #0
  }
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	3710      	adds	r7, #16
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	08017b6c 	.word	0x08017b6c
 800d8a8:	08017dc8 	.word	0x08017dc8
 800d8ac:	08017bb0 	.word	0x08017bb0
 800d8b0:	08017dec 	.word	0x08017dec

0800d8b4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b084      	sub	sp, #16
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	460b      	mov	r3, r1
 800d8be:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d107      	bne.n	800d8d6 <tcp_recved+0x22>
 800d8c6:	4b1f      	ldr	r3, [pc, #124]	; (800d944 <tcp_recved+0x90>)
 800d8c8:	f240 32cf 	movw	r2, #975	; 0x3cf
 800d8cc:	491e      	ldr	r1, [pc, #120]	; (800d948 <tcp_recved+0x94>)
 800d8ce:	481f      	ldr	r0, [pc, #124]	; (800d94c <tcp_recved+0x98>)
 800d8d0:	f008 fad0 	bl	8015e74 <iprintf>
 800d8d4:	e032      	b.n	800d93c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	7d1b      	ldrb	r3, [r3, #20]
 800d8da:	2b01      	cmp	r3, #1
 800d8dc:	d106      	bne.n	800d8ec <tcp_recved+0x38>
 800d8de:	4b19      	ldr	r3, [pc, #100]	; (800d944 <tcp_recved+0x90>)
 800d8e0:	f240 32d3 	movw	r2, #979	; 0x3d3
 800d8e4:	491a      	ldr	r1, [pc, #104]	; (800d950 <tcp_recved+0x9c>)
 800d8e6:	4819      	ldr	r0, [pc, #100]	; (800d94c <tcp_recved+0x98>)
 800d8e8:	f008 fac4 	bl	8015e74 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800d8f0:	887b      	ldrh	r3, [r7, #2]
 800d8f2:	4413      	add	r3, r2
 800d8f4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800d8f6:	89fb      	ldrh	r3, [r7, #14]
 800d8f8:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800d8fc:	d804      	bhi.n	800d908 <tcp_recved+0x54>
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d902:	89fa      	ldrh	r2, [r7, #14]
 800d904:	429a      	cmp	r2, r3
 800d906:	d204      	bcs.n	800d912 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800d90e:	851a      	strh	r2, [r3, #40]	; 0x28
 800d910:	e002      	b.n	800d918 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	89fa      	ldrh	r2, [r7, #14]
 800d916:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f7ff ff71 	bl	800d800 <tcp_update_rcv_ann_wnd>
 800d91e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800d926:	d309      	bcc.n	800d93c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	8b5b      	ldrh	r3, [r3, #26]
 800d92c:	f043 0302 	orr.w	r3, r3, #2
 800d930:	b29a      	uxth	r2, r3
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f004 fbcc 	bl	80120d4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d93c:	3710      	adds	r7, #16
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}
 800d942:	bf00      	nop
 800d944:	08017b6c 	.word	0x08017b6c
 800d948:	08017e08 	.word	0x08017e08
 800d94c:	08017bb0 	.word	0x08017bb0
 800d950:	08017e20 	.word	0x08017e20

0800d954 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800d954:	b480      	push	{r7}
 800d956:	b083      	sub	sp, #12
 800d958:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800d95a:	2300      	movs	r3, #0
 800d95c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800d95e:	4b1e      	ldr	r3, [pc, #120]	; (800d9d8 <tcp_new_port+0x84>)
 800d960:	881b      	ldrh	r3, [r3, #0]
 800d962:	3301      	adds	r3, #1
 800d964:	b29a      	uxth	r2, r3
 800d966:	4b1c      	ldr	r3, [pc, #112]	; (800d9d8 <tcp_new_port+0x84>)
 800d968:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800d96a:	4b1b      	ldr	r3, [pc, #108]	; (800d9d8 <tcp_new_port+0x84>)
 800d96c:	881b      	ldrh	r3, [r3, #0]
 800d96e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d972:	4293      	cmp	r3, r2
 800d974:	d103      	bne.n	800d97e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800d976:	4b18      	ldr	r3, [pc, #96]	; (800d9d8 <tcp_new_port+0x84>)
 800d978:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800d97c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800d97e:	2300      	movs	r3, #0
 800d980:	71fb      	strb	r3, [r7, #7]
 800d982:	e01e      	b.n	800d9c2 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800d984:	79fb      	ldrb	r3, [r7, #7]
 800d986:	4a15      	ldr	r2, [pc, #84]	; (800d9dc <tcp_new_port+0x88>)
 800d988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	603b      	str	r3, [r7, #0]
 800d990:	e011      	b.n	800d9b6 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	8ada      	ldrh	r2, [r3, #22]
 800d996:	4b10      	ldr	r3, [pc, #64]	; (800d9d8 <tcp_new_port+0x84>)
 800d998:	881b      	ldrh	r3, [r3, #0]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	d108      	bne.n	800d9b0 <tcp_new_port+0x5c>
        n++;
 800d99e:	88bb      	ldrh	r3, [r7, #4]
 800d9a0:	3301      	adds	r3, #1
 800d9a2:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800d9a4:	88bb      	ldrh	r3, [r7, #4]
 800d9a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d9aa:	d3d8      	bcc.n	800d95e <tcp_new_port+0xa>
          return 0;
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	e00d      	b.n	800d9cc <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	68db      	ldr	r3, [r3, #12]
 800d9b4:	603b      	str	r3, [r7, #0]
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d1ea      	bne.n	800d992 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800d9bc:	79fb      	ldrb	r3, [r7, #7]
 800d9be:	3301      	adds	r3, #1
 800d9c0:	71fb      	strb	r3, [r7, #7]
 800d9c2:	79fb      	ldrb	r3, [r7, #7]
 800d9c4:	2b03      	cmp	r3, #3
 800d9c6:	d9dd      	bls.n	800d984 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800d9c8:	4b03      	ldr	r3, [pc, #12]	; (800d9d8 <tcp_new_port+0x84>)
 800d9ca:	881b      	ldrh	r3, [r3, #0]
}
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	370c      	adds	r7, #12
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d6:	4770      	bx	lr
 800d9d8:	20000010 	.word	0x20000010
 800d9dc:	0802a6c8 	.word	0x0802a6c8

0800d9e0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800d9e0:	b5b0      	push	{r4, r5, r7, lr}
 800d9e2:	b090      	sub	sp, #64	; 0x40
 800d9e4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800d9ec:	4b94      	ldr	r3, [pc, #592]	; (800dc40 <tcp_slowtmr+0x260>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	3301      	adds	r3, #1
 800d9f2:	4a93      	ldr	r2, [pc, #588]	; (800dc40 <tcp_slowtmr+0x260>)
 800d9f4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d9f6:	4b93      	ldr	r3, [pc, #588]	; (800dc44 <tcp_slowtmr+0x264>)
 800d9f8:	781b      	ldrb	r3, [r3, #0]
 800d9fa:	3301      	adds	r3, #1
 800d9fc:	b2da      	uxtb	r2, r3
 800d9fe:	4b91      	ldr	r3, [pc, #580]	; (800dc44 <tcp_slowtmr+0x264>)
 800da00:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800da02:	2300      	movs	r3, #0
 800da04:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800da06:	4b90      	ldr	r3, [pc, #576]	; (800dc48 <tcp_slowtmr+0x268>)
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800da0c:	e29d      	b.n	800df4a <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800da0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da10:	7d1b      	ldrb	r3, [r3, #20]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d106      	bne.n	800da24 <tcp_slowtmr+0x44>
 800da16:	4b8d      	ldr	r3, [pc, #564]	; (800dc4c <tcp_slowtmr+0x26c>)
 800da18:	f240 42be 	movw	r2, #1214	; 0x4be
 800da1c:	498c      	ldr	r1, [pc, #560]	; (800dc50 <tcp_slowtmr+0x270>)
 800da1e:	488d      	ldr	r0, [pc, #564]	; (800dc54 <tcp_slowtmr+0x274>)
 800da20:	f008 fa28 	bl	8015e74 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800da24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da26:	7d1b      	ldrb	r3, [r3, #20]
 800da28:	2b01      	cmp	r3, #1
 800da2a:	d106      	bne.n	800da3a <tcp_slowtmr+0x5a>
 800da2c:	4b87      	ldr	r3, [pc, #540]	; (800dc4c <tcp_slowtmr+0x26c>)
 800da2e:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800da32:	4989      	ldr	r1, [pc, #548]	; (800dc58 <tcp_slowtmr+0x278>)
 800da34:	4887      	ldr	r0, [pc, #540]	; (800dc54 <tcp_slowtmr+0x274>)
 800da36:	f008 fa1d 	bl	8015e74 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800da3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da3c:	7d1b      	ldrb	r3, [r3, #20]
 800da3e:	2b0a      	cmp	r3, #10
 800da40:	d106      	bne.n	800da50 <tcp_slowtmr+0x70>
 800da42:	4b82      	ldr	r3, [pc, #520]	; (800dc4c <tcp_slowtmr+0x26c>)
 800da44:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800da48:	4984      	ldr	r1, [pc, #528]	; (800dc5c <tcp_slowtmr+0x27c>)
 800da4a:	4882      	ldr	r0, [pc, #520]	; (800dc54 <tcp_slowtmr+0x274>)
 800da4c:	f008 fa12 	bl	8015e74 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800da50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da52:	7f9a      	ldrb	r2, [r3, #30]
 800da54:	4b7b      	ldr	r3, [pc, #492]	; (800dc44 <tcp_slowtmr+0x264>)
 800da56:	781b      	ldrb	r3, [r3, #0]
 800da58:	429a      	cmp	r2, r3
 800da5a:	d105      	bne.n	800da68 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800da5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da5e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800da60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da62:	68db      	ldr	r3, [r3, #12]
 800da64:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800da66:	e270      	b.n	800df4a <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 800da68:	4b76      	ldr	r3, [pc, #472]	; (800dc44 <tcp_slowtmr+0x264>)
 800da6a:	781a      	ldrb	r2, [r3, #0]
 800da6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da6e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800da70:	2300      	movs	r3, #0
 800da72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800da76:	2300      	movs	r3, #0
 800da78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800da7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da7e:	7d1b      	ldrb	r3, [r3, #20]
 800da80:	2b02      	cmp	r3, #2
 800da82:	d10a      	bne.n	800da9a <tcp_slowtmr+0xba>
 800da84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800da8a:	2b05      	cmp	r3, #5
 800da8c:	d905      	bls.n	800da9a <tcp_slowtmr+0xba>
      ++pcb_remove;
 800da8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da92:	3301      	adds	r3, #1
 800da94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800da98:	e11e      	b.n	800dcd8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800da9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da9c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800daa0:	2b0b      	cmp	r3, #11
 800daa2:	d905      	bls.n	800dab0 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800daa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800daa8:	3301      	adds	r3, #1
 800daaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800daae:	e113      	b.n	800dcd8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800dab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dab2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d075      	beq.n	800dba6 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800daba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dabc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d006      	beq.n	800dad0 <tcp_slowtmr+0xf0>
 800dac2:	4b62      	ldr	r3, [pc, #392]	; (800dc4c <tcp_slowtmr+0x26c>)
 800dac4:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800dac8:	4965      	ldr	r1, [pc, #404]	; (800dc60 <tcp_slowtmr+0x280>)
 800daca:	4862      	ldr	r0, [pc, #392]	; (800dc54 <tcp_slowtmr+0x274>)
 800dacc:	f008 f9d2 	bl	8015e74 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800dad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dad2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d106      	bne.n	800dae6 <tcp_slowtmr+0x106>
 800dad8:	4b5c      	ldr	r3, [pc, #368]	; (800dc4c <tcp_slowtmr+0x26c>)
 800dada:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800dade:	4961      	ldr	r1, [pc, #388]	; (800dc64 <tcp_slowtmr+0x284>)
 800dae0:	485c      	ldr	r0, [pc, #368]	; (800dc54 <tcp_slowtmr+0x274>)
 800dae2:	f008 f9c7 	bl	8015e74 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800dae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dae8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800daec:	2b0b      	cmp	r3, #11
 800daee:	d905      	bls.n	800dafc <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800daf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800daf4:	3301      	adds	r3, #1
 800daf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dafa:	e0ed      	b.n	800dcd8 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800dafc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dafe:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800db02:	3b01      	subs	r3, #1
 800db04:	4a58      	ldr	r2, [pc, #352]	; (800dc68 <tcp_slowtmr+0x288>)
 800db06:	5cd3      	ldrb	r3, [r2, r3]
 800db08:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800db0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db0c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800db10:	7c7a      	ldrb	r2, [r7, #17]
 800db12:	429a      	cmp	r2, r3
 800db14:	d907      	bls.n	800db26 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800db16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db18:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800db1c:	3301      	adds	r3, #1
 800db1e:	b2da      	uxtb	r2, r3
 800db20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db22:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800db26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db28:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800db2c:	7c7a      	ldrb	r2, [r7, #17]
 800db2e:	429a      	cmp	r2, r3
 800db30:	f200 80d2 	bhi.w	800dcd8 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800db34:	2301      	movs	r3, #1
 800db36:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800db38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d108      	bne.n	800db54 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800db42:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800db44:	f005 f980 	bl	8012e48 <tcp_zero_window_probe>
 800db48:	4603      	mov	r3, r0
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d014      	beq.n	800db78 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800db4e:	2300      	movs	r3, #0
 800db50:	623b      	str	r3, [r7, #32]
 800db52:	e011      	b.n	800db78 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800db54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db56:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800db5a:	4619      	mov	r1, r3
 800db5c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800db5e:	f004 f833 	bl	8011bc8 <tcp_split_unsent_seg>
 800db62:	4603      	mov	r3, r0
 800db64:	2b00      	cmp	r3, #0
 800db66:	d107      	bne.n	800db78 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800db68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800db6a:	f004 fab3 	bl	80120d4 <tcp_output>
 800db6e:	4603      	mov	r3, r0
 800db70:	2b00      	cmp	r3, #0
 800db72:	d101      	bne.n	800db78 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800db74:	2300      	movs	r3, #0
 800db76:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800db78:	6a3b      	ldr	r3, [r7, #32]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	f000 80ac 	beq.w	800dcd8 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800db80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db82:	2200      	movs	r2, #0
 800db84:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800db88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db8a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800db8e:	2b06      	cmp	r3, #6
 800db90:	f200 80a2 	bhi.w	800dcd8 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800db94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db96:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800db9a:	3301      	adds	r3, #1
 800db9c:	b2da      	uxtb	r2, r3
 800db9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dba0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800dba4:	e098      	b.n	800dcd8 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800dba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dba8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	db0f      	blt.n	800dbd0 <tcp_slowtmr+0x1f0>
 800dbb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbb2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800dbb6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800dbba:	4293      	cmp	r3, r2
 800dbbc:	d008      	beq.n	800dbd0 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800dbbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbc0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800dbc4:	b29b      	uxth	r3, r3
 800dbc6:	3301      	adds	r3, #1
 800dbc8:	b29b      	uxth	r3, r3
 800dbca:	b21a      	sxth	r2, r3
 800dbcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbce:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800dbd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbd2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800dbd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbd8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800dbdc:	429a      	cmp	r2, r3
 800dbde:	db7b      	blt.n	800dcd8 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800dbe0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dbe2:	f004 fd6f 	bl	80126c4 <tcp_rexmit_rto_prepare>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d007      	beq.n	800dbfc <tcp_slowtmr+0x21c>
 800dbec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d171      	bne.n	800dcd8 <tcp_slowtmr+0x2f8>
 800dbf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d06d      	beq.n	800dcd8 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800dbfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbfe:	7d1b      	ldrb	r3, [r3, #20]
 800dc00:	2b02      	cmp	r3, #2
 800dc02:	d03a      	beq.n	800dc7a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800dc04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800dc0a:	2b0c      	cmp	r3, #12
 800dc0c:	bf28      	it	cs
 800dc0e:	230c      	movcs	r3, #12
 800dc10:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800dc12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc14:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800dc18:	10db      	asrs	r3, r3, #3
 800dc1a:	b21b      	sxth	r3, r3
 800dc1c:	461a      	mov	r2, r3
 800dc1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc20:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800dc24:	4413      	add	r3, r2
 800dc26:	7efa      	ldrb	r2, [r7, #27]
 800dc28:	4910      	ldr	r1, [pc, #64]	; (800dc6c <tcp_slowtmr+0x28c>)
 800dc2a:	5c8a      	ldrb	r2, [r1, r2]
 800dc2c:	4093      	lsls	r3, r2
 800dc2e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800dc30:	697b      	ldr	r3, [r7, #20]
 800dc32:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800dc36:	4293      	cmp	r3, r2
 800dc38:	dc1a      	bgt.n	800dc70 <tcp_slowtmr+0x290>
 800dc3a:	697b      	ldr	r3, [r7, #20]
 800dc3c:	b21a      	sxth	r2, r3
 800dc3e:	e019      	b.n	800dc74 <tcp_slowtmr+0x294>
 800dc40:	2000b504 	.word	0x2000b504
 800dc44:	200044e2 	.word	0x200044e2
 800dc48:	2000b500 	.word	0x2000b500
 800dc4c:	08017b6c 	.word	0x08017b6c
 800dc50:	08017eb0 	.word	0x08017eb0
 800dc54:	08017bb0 	.word	0x08017bb0
 800dc58:	08017edc 	.word	0x08017edc
 800dc5c:	08017f08 	.word	0x08017f08
 800dc60:	08017f38 	.word	0x08017f38
 800dc64:	08017f6c 	.word	0x08017f6c
 800dc68:	0802a6c0 	.word	0x0802a6c0
 800dc6c:	0802a6b0 	.word	0x0802a6b0
 800dc70:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800dc74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc76:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800dc7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800dc80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc82:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800dc86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc88:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dc8c:	4293      	cmp	r3, r2
 800dc8e:	bf28      	it	cs
 800dc90:	4613      	movcs	r3, r2
 800dc92:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800dc94:	8a7b      	ldrh	r3, [r7, #18]
 800dc96:	085b      	lsrs	r3, r3, #1
 800dc98:	b29a      	uxth	r2, r3
 800dc9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc9c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800dca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dca2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800dca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dca8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dcaa:	005b      	lsls	r3, r3, #1
 800dcac:	b29b      	uxth	r3, r3
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d206      	bcs.n	800dcc0 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800dcb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dcb6:	005b      	lsls	r3, r3, #1
 800dcb8:	b29a      	uxth	r2, r3
 800dcba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcbc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800dcc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcc2:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800dcc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcc6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800dcca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dccc:	2200      	movs	r2, #0
 800dcce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800dcd2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dcd4:	f004 fd66 	bl	80127a4 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800dcd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcda:	7d1b      	ldrb	r3, [r3, #20]
 800dcdc:	2b06      	cmp	r3, #6
 800dcde:	d111      	bne.n	800dd04 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800dce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dce2:	8b5b      	ldrh	r3, [r3, #26]
 800dce4:	f003 0310 	and.w	r3, r3, #16
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d00b      	beq.n	800dd04 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dcec:	4b9c      	ldr	r3, [pc, #624]	; (800df60 <tcp_slowtmr+0x580>)
 800dcee:	681a      	ldr	r2, [r3, #0]
 800dcf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcf2:	6a1b      	ldr	r3, [r3, #32]
 800dcf4:	1ad3      	subs	r3, r2, r3
 800dcf6:	2b28      	cmp	r3, #40	; 0x28
 800dcf8:	d904      	bls.n	800dd04 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800dcfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dcfe:	3301      	adds	r3, #1
 800dd00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800dd04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd06:	7a5b      	ldrb	r3, [r3, #9]
 800dd08:	f003 0308 	and.w	r3, r3, #8
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d04a      	beq.n	800dda6 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 800dd10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd12:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800dd14:	2b04      	cmp	r3, #4
 800dd16:	d003      	beq.n	800dd20 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800dd18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd1a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800dd1c:	2b07      	cmp	r3, #7
 800dd1e:	d142      	bne.n	800dda6 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dd20:	4b8f      	ldr	r3, [pc, #572]	; (800df60 <tcp_slowtmr+0x580>)
 800dd22:	681a      	ldr	r2, [r3, #0]
 800dd24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd26:	6a1b      	ldr	r3, [r3, #32]
 800dd28:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800dd2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd2c:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800dd30:	4b8c      	ldr	r3, [pc, #560]	; (800df64 <tcp_slowtmr+0x584>)
 800dd32:	440b      	add	r3, r1
 800dd34:	498c      	ldr	r1, [pc, #560]	; (800df68 <tcp_slowtmr+0x588>)
 800dd36:	fba1 1303 	umull	r1, r3, r1, r3
 800dd3a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dd3c:	429a      	cmp	r2, r3
 800dd3e:	d90a      	bls.n	800dd56 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800dd40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd44:	3301      	adds	r3, #1
 800dd46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800dd4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dd4e:	3301      	adds	r3, #1
 800dd50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800dd54:	e027      	b.n	800dda6 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dd56:	4b82      	ldr	r3, [pc, #520]	; (800df60 <tcp_slowtmr+0x580>)
 800dd58:	681a      	ldr	r2, [r3, #0]
 800dd5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd5c:	6a1b      	ldr	r3, [r3, #32]
 800dd5e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800dd60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd62:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800dd66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd68:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	4b7f      	ldr	r3, [pc, #508]	; (800df6c <tcp_slowtmr+0x58c>)
 800dd70:	fb03 f300 	mul.w	r3, r3, r0
 800dd74:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800dd76:	497c      	ldr	r1, [pc, #496]	; (800df68 <tcp_slowtmr+0x588>)
 800dd78:	fba1 1303 	umull	r1, r3, r1, r3
 800dd7c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dd7e:	429a      	cmp	r2, r3
 800dd80:	d911      	bls.n	800dda6 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 800dd82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dd84:	f005 f820 	bl	8012dc8 <tcp_keepalive>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800dd8e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d107      	bne.n	800dda6 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 800dd96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd98:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800dd9c:	3301      	adds	r3, #1
 800dd9e:	b2da      	uxtb	r2, r3
 800dda0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dda2:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800dda6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dda8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d011      	beq.n	800ddd2 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800ddae:	4b6c      	ldr	r3, [pc, #432]	; (800df60 <tcp_slowtmr+0x580>)
 800ddb0:	681a      	ldr	r2, [r3, #0]
 800ddb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddb4:	6a1b      	ldr	r3, [r3, #32]
 800ddb6:	1ad2      	subs	r2, r2, r3
 800ddb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddba:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800ddbe:	4619      	mov	r1, r3
 800ddc0:	460b      	mov	r3, r1
 800ddc2:	005b      	lsls	r3, r3, #1
 800ddc4:	440b      	add	r3, r1
 800ddc6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800ddc8:	429a      	cmp	r2, r3
 800ddca:	d302      	bcc.n	800ddd2 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800ddcc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ddce:	f000 fecd 	bl	800eb6c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800ddd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddd4:	7d1b      	ldrb	r3, [r3, #20]
 800ddd6:	2b03      	cmp	r3, #3
 800ddd8:	d10b      	bne.n	800ddf2 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ddda:	4b61      	ldr	r3, [pc, #388]	; (800df60 <tcp_slowtmr+0x580>)
 800dddc:	681a      	ldr	r2, [r3, #0]
 800ddde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dde0:	6a1b      	ldr	r3, [r3, #32]
 800dde2:	1ad3      	subs	r3, r2, r3
 800dde4:	2b28      	cmp	r3, #40	; 0x28
 800dde6:	d904      	bls.n	800ddf2 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800dde8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ddec:	3301      	adds	r3, #1
 800ddee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800ddf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddf4:	7d1b      	ldrb	r3, [r3, #20]
 800ddf6:	2b09      	cmp	r3, #9
 800ddf8:	d10b      	bne.n	800de12 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ddfa:	4b59      	ldr	r3, [pc, #356]	; (800df60 <tcp_slowtmr+0x580>)
 800ddfc:	681a      	ldr	r2, [r3, #0]
 800ddfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de00:	6a1b      	ldr	r3, [r3, #32]
 800de02:	1ad3      	subs	r3, r2, r3
 800de04:	2bf0      	cmp	r3, #240	; 0xf0
 800de06:	d904      	bls.n	800de12 <tcp_slowtmr+0x432>
        ++pcb_remove;
 800de08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de0c:	3301      	adds	r3, #1
 800de0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800de12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de16:	2b00      	cmp	r3, #0
 800de18:	d060      	beq.n	800dedc <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800de1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800de20:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800de22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de24:	f000 fcee 	bl	800e804 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800de28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d010      	beq.n	800de50 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800de2e:	4b50      	ldr	r3, [pc, #320]	; (800df70 <tcp_slowtmr+0x590>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800de34:	429a      	cmp	r2, r3
 800de36:	d106      	bne.n	800de46 <tcp_slowtmr+0x466>
 800de38:	4b4e      	ldr	r3, [pc, #312]	; (800df74 <tcp_slowtmr+0x594>)
 800de3a:	f240 526d 	movw	r2, #1389	; 0x56d
 800de3e:	494e      	ldr	r1, [pc, #312]	; (800df78 <tcp_slowtmr+0x598>)
 800de40:	484e      	ldr	r0, [pc, #312]	; (800df7c <tcp_slowtmr+0x59c>)
 800de42:	f008 f817 	bl	8015e74 <iprintf>
        prev->next = pcb->next;
 800de46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de48:	68da      	ldr	r2, [r3, #12]
 800de4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de4c:	60da      	str	r2, [r3, #12]
 800de4e:	e00f      	b.n	800de70 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800de50:	4b47      	ldr	r3, [pc, #284]	; (800df70 <tcp_slowtmr+0x590>)
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800de56:	429a      	cmp	r2, r3
 800de58:	d006      	beq.n	800de68 <tcp_slowtmr+0x488>
 800de5a:	4b46      	ldr	r3, [pc, #280]	; (800df74 <tcp_slowtmr+0x594>)
 800de5c:	f240 5271 	movw	r2, #1393	; 0x571
 800de60:	4947      	ldr	r1, [pc, #284]	; (800df80 <tcp_slowtmr+0x5a0>)
 800de62:	4846      	ldr	r0, [pc, #280]	; (800df7c <tcp_slowtmr+0x59c>)
 800de64:	f008 f806 	bl	8015e74 <iprintf>
        tcp_active_pcbs = pcb->next;
 800de68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de6a:	68db      	ldr	r3, [r3, #12]
 800de6c:	4a40      	ldr	r2, [pc, #256]	; (800df70 <tcp_slowtmr+0x590>)
 800de6e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800de70:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800de74:	2b00      	cmp	r3, #0
 800de76:	d013      	beq.n	800dea0 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800de78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de7a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800de7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de7e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800de80:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800de82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de84:	3304      	adds	r3, #4
 800de86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800de88:	8ad2      	ldrh	r2, [r2, #22]
 800de8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800de8c:	8b09      	ldrh	r1, [r1, #24]
 800de8e:	9102      	str	r1, [sp, #8]
 800de90:	9201      	str	r2, [sp, #4]
 800de92:	9300      	str	r3, [sp, #0]
 800de94:	462b      	mov	r3, r5
 800de96:	4622      	mov	r2, r4
 800de98:	4601      	mov	r1, r0
 800de9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de9c:	f004 fee0 	bl	8012c60 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800dea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dea2:	691b      	ldr	r3, [r3, #16]
 800dea4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800dea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dea8:	7d1b      	ldrb	r3, [r3, #20]
 800deaa:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800deac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deae:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800deb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deb2:	68db      	ldr	r3, [r3, #12]
 800deb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800deb6:	6838      	ldr	r0, [r7, #0]
 800deb8:	f7ff f842 	bl	800cf40 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800debc:	4b31      	ldr	r3, [pc, #196]	; (800df84 <tcp_slowtmr+0x5a4>)
 800debe:	2200      	movs	r2, #0
 800dec0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d004      	beq.n	800ded2 <tcp_slowtmr+0x4f2>
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	f06f 010c 	mvn.w	r1, #12
 800dece:	68b8      	ldr	r0, [r7, #8]
 800ded0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800ded2:	4b2c      	ldr	r3, [pc, #176]	; (800df84 <tcp_slowtmr+0x5a4>)
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d037      	beq.n	800df4a <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 800deda:	e592      	b.n	800da02 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800dedc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dede:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800dee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee2:	68db      	ldr	r3, [r3, #12]
 800dee4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800dee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dee8:	7f1b      	ldrb	r3, [r3, #28]
 800deea:	3301      	adds	r3, #1
 800deec:	b2da      	uxtb	r2, r3
 800deee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800def0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800def2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800def4:	7f1a      	ldrb	r2, [r3, #28]
 800def6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800def8:	7f5b      	ldrb	r3, [r3, #29]
 800defa:	429a      	cmp	r2, r3
 800defc:	d325      	bcc.n	800df4a <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 800defe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df00:	2200      	movs	r2, #0
 800df02:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800df04:	4b1f      	ldr	r3, [pc, #124]	; (800df84 <tcp_slowtmr+0x5a4>)
 800df06:	2200      	movs	r2, #0
 800df08:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800df0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df10:	2b00      	cmp	r3, #0
 800df12:	d00b      	beq.n	800df2c <tcp_slowtmr+0x54c>
 800df14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df1c:	6912      	ldr	r2, [r2, #16]
 800df1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800df20:	4610      	mov	r0, r2
 800df22:	4798      	blx	r3
 800df24:	4603      	mov	r3, r0
 800df26:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800df2a:	e002      	b.n	800df32 <tcp_slowtmr+0x552>
 800df2c:	2300      	movs	r3, #0
 800df2e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800df32:	4b14      	ldr	r3, [pc, #80]	; (800df84 <tcp_slowtmr+0x5a4>)
 800df34:	781b      	ldrb	r3, [r3, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d000      	beq.n	800df3c <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 800df3a:	e562      	b.n	800da02 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800df3c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800df40:	2b00      	cmp	r3, #0
 800df42:	d102      	bne.n	800df4a <tcp_slowtmr+0x56a>
          tcp_output(prev);
 800df44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800df46:	f004 f8c5 	bl	80120d4 <tcp_output>
  while (pcb != NULL) {
 800df4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	f47f ad5e 	bne.w	800da0e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800df52:	2300      	movs	r3, #0
 800df54:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800df56:	4b0c      	ldr	r3, [pc, #48]	; (800df88 <tcp_slowtmr+0x5a8>)
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800df5c:	e069      	b.n	800e032 <tcp_slowtmr+0x652>
 800df5e:	bf00      	nop
 800df60:	2000b504 	.word	0x2000b504
 800df64:	000a4cb8 	.word	0x000a4cb8
 800df68:	10624dd3 	.word	0x10624dd3
 800df6c:	000124f8 	.word	0x000124f8
 800df70:	2000b500 	.word	0x2000b500
 800df74:	08017b6c 	.word	0x08017b6c
 800df78:	08017fa4 	.word	0x08017fa4
 800df7c:	08017bb0 	.word	0x08017bb0
 800df80:	08017fd0 	.word	0x08017fd0
 800df84:	2000b4fc 	.word	0x2000b4fc
 800df88:	2000b510 	.word	0x2000b510
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800df8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df8e:	7d1b      	ldrb	r3, [r3, #20]
 800df90:	2b0a      	cmp	r3, #10
 800df92:	d006      	beq.n	800dfa2 <tcp_slowtmr+0x5c2>
 800df94:	4b2a      	ldr	r3, [pc, #168]	; (800e040 <tcp_slowtmr+0x660>)
 800df96:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800df9a:	492a      	ldr	r1, [pc, #168]	; (800e044 <tcp_slowtmr+0x664>)
 800df9c:	482a      	ldr	r0, [pc, #168]	; (800e048 <tcp_slowtmr+0x668>)
 800df9e:	f007 ff69 	bl	8015e74 <iprintf>
    pcb_remove = 0;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800dfa8:	4b28      	ldr	r3, [pc, #160]	; (800e04c <tcp_slowtmr+0x66c>)
 800dfaa:	681a      	ldr	r2, [r3, #0]
 800dfac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfae:	6a1b      	ldr	r3, [r3, #32]
 800dfb0:	1ad3      	subs	r3, r2, r3
 800dfb2:	2bf0      	cmp	r3, #240	; 0xf0
 800dfb4:	d904      	bls.n	800dfc0 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800dfb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dfba:	3301      	adds	r3, #1
 800dfbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800dfc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d02f      	beq.n	800e028 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800dfc8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dfca:	f000 fc1b 	bl	800e804 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800dfce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d010      	beq.n	800dff6 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800dfd4:	4b1e      	ldr	r3, [pc, #120]	; (800e050 <tcp_slowtmr+0x670>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dfda:	429a      	cmp	r2, r3
 800dfdc:	d106      	bne.n	800dfec <tcp_slowtmr+0x60c>
 800dfde:	4b18      	ldr	r3, [pc, #96]	; (800e040 <tcp_slowtmr+0x660>)
 800dfe0:	f240 52af 	movw	r2, #1455	; 0x5af
 800dfe4:	491b      	ldr	r1, [pc, #108]	; (800e054 <tcp_slowtmr+0x674>)
 800dfe6:	4818      	ldr	r0, [pc, #96]	; (800e048 <tcp_slowtmr+0x668>)
 800dfe8:	f007 ff44 	bl	8015e74 <iprintf>
        prev->next = pcb->next;
 800dfec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfee:	68da      	ldr	r2, [r3, #12]
 800dff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dff2:	60da      	str	r2, [r3, #12]
 800dff4:	e00f      	b.n	800e016 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800dff6:	4b16      	ldr	r3, [pc, #88]	; (800e050 <tcp_slowtmr+0x670>)
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dffc:	429a      	cmp	r2, r3
 800dffe:	d006      	beq.n	800e00e <tcp_slowtmr+0x62e>
 800e000:	4b0f      	ldr	r3, [pc, #60]	; (800e040 <tcp_slowtmr+0x660>)
 800e002:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800e006:	4914      	ldr	r1, [pc, #80]	; (800e058 <tcp_slowtmr+0x678>)
 800e008:	480f      	ldr	r0, [pc, #60]	; (800e048 <tcp_slowtmr+0x668>)
 800e00a:	f007 ff33 	bl	8015e74 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800e00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e010:	68db      	ldr	r3, [r3, #12]
 800e012:	4a0f      	ldr	r2, [pc, #60]	; (800e050 <tcp_slowtmr+0x670>)
 800e014:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800e016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e018:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800e01a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e01c:	68db      	ldr	r3, [r3, #12]
 800e01e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800e020:	69f8      	ldr	r0, [r7, #28]
 800e022:	f7fe ff8d 	bl	800cf40 <tcp_free>
 800e026:	e004      	b.n	800e032 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800e028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e02a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800e02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e02e:	68db      	ldr	r3, [r3, #12]
 800e030:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800e032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e034:	2b00      	cmp	r3, #0
 800e036:	d1a9      	bne.n	800df8c <tcp_slowtmr+0x5ac>
    }
  }
}
 800e038:	bf00      	nop
 800e03a:	3730      	adds	r7, #48	; 0x30
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bdb0      	pop	{r4, r5, r7, pc}
 800e040:	08017b6c 	.word	0x08017b6c
 800e044:	08017ffc 	.word	0x08017ffc
 800e048:	08017bb0 	.word	0x08017bb0
 800e04c:	2000b504 	.word	0x2000b504
 800e050:	2000b510 	.word	0x2000b510
 800e054:	0801802c 	.word	0x0801802c
 800e058:	08018054 	.word	0x08018054

0800e05c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b082      	sub	sp, #8
 800e060:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800e062:	4b2d      	ldr	r3, [pc, #180]	; (800e118 <tcp_fasttmr+0xbc>)
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	3301      	adds	r3, #1
 800e068:	b2da      	uxtb	r2, r3
 800e06a:	4b2b      	ldr	r3, [pc, #172]	; (800e118 <tcp_fasttmr+0xbc>)
 800e06c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800e06e:	4b2b      	ldr	r3, [pc, #172]	; (800e11c <tcp_fasttmr+0xc0>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e074:	e048      	b.n	800e108 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	7f9a      	ldrb	r2, [r3, #30]
 800e07a:	4b27      	ldr	r3, [pc, #156]	; (800e118 <tcp_fasttmr+0xbc>)
 800e07c:	781b      	ldrb	r3, [r3, #0]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d03f      	beq.n	800e102 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800e082:	4b25      	ldr	r3, [pc, #148]	; (800e118 <tcp_fasttmr+0xbc>)
 800e084:	781a      	ldrb	r2, [r3, #0]
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	8b5b      	ldrh	r3, [r3, #26]
 800e08e:	f003 0301 	and.w	r3, r3, #1
 800e092:	2b00      	cmp	r3, #0
 800e094:	d010      	beq.n	800e0b8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	8b5b      	ldrh	r3, [r3, #26]
 800e09a:	f043 0302 	orr.w	r3, r3, #2
 800e09e:	b29a      	uxth	r2, r3
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f004 f815 	bl	80120d4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	8b5b      	ldrh	r3, [r3, #26]
 800e0ae:	f023 0303 	bic.w	r3, r3, #3
 800e0b2:	b29a      	uxth	r2, r3
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	8b5b      	ldrh	r3, [r3, #26]
 800e0bc:	f003 0308 	and.w	r3, r3, #8
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d009      	beq.n	800e0d8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	8b5b      	ldrh	r3, [r3, #26]
 800e0c8:	f023 0308 	bic.w	r3, r3, #8
 800e0cc:	b29a      	uxth	r2, r3
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800e0d2:	6878      	ldr	r0, [r7, #4]
 800e0d4:	f7ff f8c4 	bl	800d260 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	68db      	ldr	r3, [r3, #12]
 800e0dc:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d00a      	beq.n	800e0fc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800e0e6:	4b0e      	ldr	r3, [pc, #56]	; (800e120 <tcp_fasttmr+0xc4>)
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f000 f819 	bl	800e124 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800e0f2:	4b0b      	ldr	r3, [pc, #44]	; (800e120 <tcp_fasttmr+0xc4>)
 800e0f4:	781b      	ldrb	r3, [r3, #0]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d000      	beq.n	800e0fc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800e0fa:	e7b8      	b.n	800e06e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	607b      	str	r3, [r7, #4]
 800e100:	e002      	b.n	800e108 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	68db      	ldr	r3, [r3, #12]
 800e106:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d1b3      	bne.n	800e076 <tcp_fasttmr+0x1a>
    }
  }
}
 800e10e:	bf00      	nop
 800e110:	3708      	adds	r7, #8
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	200044e2 	.word	0x200044e2
 800e11c:	2000b500 	.word	0x2000b500
 800e120:	2000b4fc 	.word	0x2000b4fc

0800e124 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800e124:	b590      	push	{r4, r7, lr}
 800e126:	b085      	sub	sp, #20
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d109      	bne.n	800e146 <tcp_process_refused_data+0x22>
 800e132:	4b37      	ldr	r3, [pc, #220]	; (800e210 <tcp_process_refused_data+0xec>)
 800e134:	f240 6209 	movw	r2, #1545	; 0x609
 800e138:	4936      	ldr	r1, [pc, #216]	; (800e214 <tcp_process_refused_data+0xf0>)
 800e13a:	4837      	ldr	r0, [pc, #220]	; (800e218 <tcp_process_refused_data+0xf4>)
 800e13c:	f007 fe9a 	bl	8015e74 <iprintf>
 800e140:	f06f 030f 	mvn.w	r3, #15
 800e144:	e060      	b.n	800e208 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e14a:	7b5b      	ldrb	r3, [r3, #13]
 800e14c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e152:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	2200      	movs	r2, #0
 800e158:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e160:	2b00      	cmp	r3, #0
 800e162:	d00b      	beq.n	800e17c <tcp_process_refused_data+0x58>
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6918      	ldr	r0, [r3, #16]
 800e16e:	2300      	movs	r3, #0
 800e170:	68ba      	ldr	r2, [r7, #8]
 800e172:	6879      	ldr	r1, [r7, #4]
 800e174:	47a0      	blx	r4
 800e176:	4603      	mov	r3, r0
 800e178:	73fb      	strb	r3, [r7, #15]
 800e17a:	e007      	b.n	800e18c <tcp_process_refused_data+0x68>
 800e17c:	2300      	movs	r3, #0
 800e17e:	68ba      	ldr	r2, [r7, #8]
 800e180:	6879      	ldr	r1, [r7, #4]
 800e182:	2000      	movs	r0, #0
 800e184:	f000 f8c0 	bl	800e308 <tcp_recv_null>
 800e188:	4603      	mov	r3, r0
 800e18a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800e18c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d12a      	bne.n	800e1ea <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800e194:	7bbb      	ldrb	r3, [r7, #14]
 800e196:	f003 0320 	and.w	r3, r3, #32
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d033      	beq.n	800e206 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e1a2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e1a6:	d005      	beq.n	800e1b4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e1ac:	3301      	adds	r3, #1
 800e1ae:	b29a      	uxth	r2, r3
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d00b      	beq.n	800e1d6 <tcp_process_refused_data+0xb2>
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6918      	ldr	r0, [r3, #16]
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	6879      	ldr	r1, [r7, #4]
 800e1ce:	47a0      	blx	r4
 800e1d0:	4603      	mov	r3, r0
 800e1d2:	73fb      	strb	r3, [r7, #15]
 800e1d4:	e001      	b.n	800e1da <tcp_process_refused_data+0xb6>
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800e1da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1de:	f113 0f0d 	cmn.w	r3, #13
 800e1e2:	d110      	bne.n	800e206 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800e1e4:	f06f 030c 	mvn.w	r3, #12
 800e1e8:	e00e      	b.n	800e208 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800e1ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1ee:	f113 0f0d 	cmn.w	r3, #13
 800e1f2:	d102      	bne.n	800e1fa <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800e1f4:	f06f 030c 	mvn.w	r3, #12
 800e1f8:	e006      	b.n	800e208 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	68ba      	ldr	r2, [r7, #8]
 800e1fe:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800e200:	f06f 0304 	mvn.w	r3, #4
 800e204:	e000      	b.n	800e208 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800e206:	2300      	movs	r3, #0
}
 800e208:	4618      	mov	r0, r3
 800e20a:	3714      	adds	r7, #20
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd90      	pop	{r4, r7, pc}
 800e210:	08017b6c 	.word	0x08017b6c
 800e214:	0801807c 	.word	0x0801807c
 800e218:	08017bb0 	.word	0x08017bb0

0800e21c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b084      	sub	sp, #16
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800e224:	e007      	b.n	800e236 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800e22c:	6878      	ldr	r0, [r7, #4]
 800e22e:	f000 f809 	bl	800e244 <tcp_seg_free>
    seg = next;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d1f4      	bne.n	800e226 <tcp_segs_free+0xa>
  }
}
 800e23c:	bf00      	nop
 800e23e:	3710      	adds	r7, #16
 800e240:	46bd      	mov	sp, r7
 800e242:	bd80      	pop	{r7, pc}

0800e244 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800e244:	b580      	push	{r7, lr}
 800e246:	b082      	sub	sp, #8
 800e248:	af00      	add	r7, sp, #0
 800e24a:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d00c      	beq.n	800e26c <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	2b00      	cmp	r3, #0
 800e258:	d004      	beq.n	800e264 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	685b      	ldr	r3, [r3, #4]
 800e25e:	4618      	mov	r0, r3
 800e260:	f7fe fbc2 	bl	800c9e8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800e264:	6879      	ldr	r1, [r7, #4]
 800e266:	2003      	movs	r0, #3
 800e268:	f7fd fd1e 	bl	800bca8 <memp_free>
  }
}
 800e26c:	bf00      	nop
 800e26e:	3708      	adds	r7, #8
 800e270:	46bd      	mov	sp, r7
 800e272:	bd80      	pop	{r7, pc}

0800e274 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b082      	sub	sp, #8
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	460b      	mov	r3, r1
 800e27e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d107      	bne.n	800e296 <tcp_setprio+0x22>
 800e286:	4b07      	ldr	r3, [pc, #28]	; (800e2a4 <tcp_setprio+0x30>)
 800e288:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 800e28c:	4906      	ldr	r1, [pc, #24]	; (800e2a8 <tcp_setprio+0x34>)
 800e28e:	4807      	ldr	r0, [pc, #28]	; (800e2ac <tcp_setprio+0x38>)
 800e290:	f007 fdf0 	bl	8015e74 <iprintf>
 800e294:	e002      	b.n	800e29c <tcp_setprio+0x28>

  pcb->prio = prio;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	78fa      	ldrb	r2, [r7, #3]
 800e29a:	755a      	strb	r2, [r3, #21]
}
 800e29c:	3708      	adds	r7, #8
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	bd80      	pop	{r7, pc}
 800e2a2:	bf00      	nop
 800e2a4:	08017b6c 	.word	0x08017b6c
 800e2a8:	080180a4 	.word	0x080180a4
 800e2ac:	08017bb0 	.word	0x08017bb0

0800e2b0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b084      	sub	sp, #16
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d106      	bne.n	800e2cc <tcp_seg_copy+0x1c>
 800e2be:	4b0f      	ldr	r3, [pc, #60]	; (800e2fc <tcp_seg_copy+0x4c>)
 800e2c0:	f240 6282 	movw	r2, #1666	; 0x682
 800e2c4:	490e      	ldr	r1, [pc, #56]	; (800e300 <tcp_seg_copy+0x50>)
 800e2c6:	480f      	ldr	r0, [pc, #60]	; (800e304 <tcp_seg_copy+0x54>)
 800e2c8:	f007 fdd4 	bl	8015e74 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800e2cc:	2003      	movs	r0, #3
 800e2ce:	f7fd fc99 	bl	800bc04 <memp_malloc>
 800e2d2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d101      	bne.n	800e2de <tcp_seg_copy+0x2e>
    return NULL;
 800e2da:	2300      	movs	r3, #0
 800e2dc:	e00a      	b.n	800e2f4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800e2de:	2210      	movs	r2, #16
 800e2e0:	6879      	ldr	r1, [r7, #4]
 800e2e2:	68f8      	ldr	r0, [r7, #12]
 800e2e4:	f007 fdb3 	bl	8015e4e <memcpy>
  pbuf_ref(cseg->p);
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f7fe fc21 	bl	800cb34 <pbuf_ref>
  return cseg;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
}
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	3710      	adds	r7, #16
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	bd80      	pop	{r7, pc}
 800e2fc:	08017b6c 	.word	0x08017b6c
 800e300:	080180c0 	.word	0x080180c0
 800e304:	08017bb0 	.word	0x08017bb0

0800e308 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b084      	sub	sp, #16
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	60f8      	str	r0, [r7, #12]
 800e310:	60b9      	str	r1, [r7, #8]
 800e312:	607a      	str	r2, [r7, #4]
 800e314:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d109      	bne.n	800e330 <tcp_recv_null+0x28>
 800e31c:	4b12      	ldr	r3, [pc, #72]	; (800e368 <tcp_recv_null+0x60>)
 800e31e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800e322:	4912      	ldr	r1, [pc, #72]	; (800e36c <tcp_recv_null+0x64>)
 800e324:	4812      	ldr	r0, [pc, #72]	; (800e370 <tcp_recv_null+0x68>)
 800e326:	f007 fda5 	bl	8015e74 <iprintf>
 800e32a:	f06f 030f 	mvn.w	r3, #15
 800e32e:	e016      	b.n	800e35e <tcp_recv_null+0x56>

  if (p != NULL) {
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d009      	beq.n	800e34a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	891b      	ldrh	r3, [r3, #8]
 800e33a:	4619      	mov	r1, r3
 800e33c:	68b8      	ldr	r0, [r7, #8]
 800e33e:	f7ff fab9 	bl	800d8b4 <tcp_recved>
    pbuf_free(p);
 800e342:	6878      	ldr	r0, [r7, #4]
 800e344:	f7fe fb50 	bl	800c9e8 <pbuf_free>
 800e348:	e008      	b.n	800e35c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800e34a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d104      	bne.n	800e35c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800e352:	68b8      	ldr	r0, [r7, #8]
 800e354:	f7fe ffea 	bl	800d32c <tcp_close>
 800e358:	4603      	mov	r3, r0
 800e35a:	e000      	b.n	800e35e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800e35c:	2300      	movs	r3, #0
}
 800e35e:	4618      	mov	r0, r3
 800e360:	3710      	adds	r7, #16
 800e362:	46bd      	mov	sp, r7
 800e364:	bd80      	pop	{r7, pc}
 800e366:	bf00      	nop
 800e368:	08017b6c 	.word	0x08017b6c
 800e36c:	080180dc 	.word	0x080180dc
 800e370:	08017bb0 	.word	0x08017bb0

0800e374 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b086      	sub	sp, #24
 800e378:	af00      	add	r7, sp, #0
 800e37a:	4603      	mov	r3, r0
 800e37c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e37e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e382:	2b00      	cmp	r3, #0
 800e384:	db01      	blt.n	800e38a <tcp_kill_prio+0x16>
 800e386:	79fb      	ldrb	r3, [r7, #7]
 800e388:	e000      	b.n	800e38c <tcp_kill_prio+0x18>
 800e38a:	237f      	movs	r3, #127	; 0x7f
 800e38c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800e38e:	7afb      	ldrb	r3, [r7, #11]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d034      	beq.n	800e3fe <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800e394:	7afb      	ldrb	r3, [r7, #11]
 800e396:	3b01      	subs	r3, #1
 800e398:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800e39a:	2300      	movs	r3, #0
 800e39c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e3a2:	4b19      	ldr	r3, [pc, #100]	; (800e408 <tcp_kill_prio+0x94>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	617b      	str	r3, [r7, #20]
 800e3a8:	e01f      	b.n	800e3ea <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	7d5b      	ldrb	r3, [r3, #21]
 800e3ae:	7afa      	ldrb	r2, [r7, #11]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d80c      	bhi.n	800e3ce <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800e3b8:	7afa      	ldrb	r2, [r7, #11]
 800e3ba:	429a      	cmp	r2, r3
 800e3bc:	d112      	bne.n	800e3e4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e3be:	4b13      	ldr	r3, [pc, #76]	; (800e40c <tcp_kill_prio+0x98>)
 800e3c0:	681a      	ldr	r2, [r3, #0]
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	6a1b      	ldr	r3, [r3, #32]
 800e3c6:	1ad3      	subs	r3, r2, r3
 800e3c8:	68fa      	ldr	r2, [r7, #12]
 800e3ca:	429a      	cmp	r2, r3
 800e3cc:	d80a      	bhi.n	800e3e4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800e3ce:	4b0f      	ldr	r3, [pc, #60]	; (800e40c <tcp_kill_prio+0x98>)
 800e3d0:	681a      	ldr	r2, [r3, #0]
 800e3d2:	697b      	ldr	r3, [r7, #20]
 800e3d4:	6a1b      	ldr	r3, [r3, #32]
 800e3d6:	1ad3      	subs	r3, r2, r3
 800e3d8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800e3da:	697b      	ldr	r3, [r7, #20]
 800e3dc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	7d5b      	ldrb	r3, [r3, #21]
 800e3e2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	68db      	ldr	r3, [r3, #12]
 800e3e8:	617b      	str	r3, [r7, #20]
 800e3ea:	697b      	ldr	r3, [r7, #20]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d1dc      	bne.n	800e3aa <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800e3f0:	693b      	ldr	r3, [r7, #16]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d004      	beq.n	800e400 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e3f6:	6938      	ldr	r0, [r7, #16]
 800e3f8:	f7ff f882 	bl	800d500 <tcp_abort>
 800e3fc:	e000      	b.n	800e400 <tcp_kill_prio+0x8c>
    return;
 800e3fe:	bf00      	nop
  }
}
 800e400:	3718      	adds	r7, #24
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
 800e406:	bf00      	nop
 800e408:	2000b500 	.word	0x2000b500
 800e40c:	2000b504 	.word	0x2000b504

0800e410 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b086      	sub	sp, #24
 800e414:	af00      	add	r7, sp, #0
 800e416:	4603      	mov	r3, r0
 800e418:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800e41a:	79fb      	ldrb	r3, [r7, #7]
 800e41c:	2b08      	cmp	r3, #8
 800e41e:	d009      	beq.n	800e434 <tcp_kill_state+0x24>
 800e420:	79fb      	ldrb	r3, [r7, #7]
 800e422:	2b09      	cmp	r3, #9
 800e424:	d006      	beq.n	800e434 <tcp_kill_state+0x24>
 800e426:	4b1a      	ldr	r3, [pc, #104]	; (800e490 <tcp_kill_state+0x80>)
 800e428:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800e42c:	4919      	ldr	r1, [pc, #100]	; (800e494 <tcp_kill_state+0x84>)
 800e42e:	481a      	ldr	r0, [pc, #104]	; (800e498 <tcp_kill_state+0x88>)
 800e430:	f007 fd20 	bl	8015e74 <iprintf>

  inactivity = 0;
 800e434:	2300      	movs	r3, #0
 800e436:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e438:	2300      	movs	r3, #0
 800e43a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e43c:	4b17      	ldr	r3, [pc, #92]	; (800e49c <tcp_kill_state+0x8c>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	617b      	str	r3, [r7, #20]
 800e442:	e017      	b.n	800e474 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800e444:	697b      	ldr	r3, [r7, #20]
 800e446:	7d1b      	ldrb	r3, [r3, #20]
 800e448:	79fa      	ldrb	r2, [r7, #7]
 800e44a:	429a      	cmp	r2, r3
 800e44c:	d10f      	bne.n	800e46e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e44e:	4b14      	ldr	r3, [pc, #80]	; (800e4a0 <tcp_kill_state+0x90>)
 800e450:	681a      	ldr	r2, [r3, #0]
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	6a1b      	ldr	r3, [r3, #32]
 800e456:	1ad3      	subs	r3, r2, r3
 800e458:	68fa      	ldr	r2, [r7, #12]
 800e45a:	429a      	cmp	r2, r3
 800e45c:	d807      	bhi.n	800e46e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800e45e:	4b10      	ldr	r3, [pc, #64]	; (800e4a0 <tcp_kill_state+0x90>)
 800e460:	681a      	ldr	r2, [r3, #0]
 800e462:	697b      	ldr	r3, [r7, #20]
 800e464:	6a1b      	ldr	r3, [r3, #32]
 800e466:	1ad3      	subs	r3, r2, r3
 800e468:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e46e:	697b      	ldr	r3, [r7, #20]
 800e470:	68db      	ldr	r3, [r3, #12]
 800e472:	617b      	str	r3, [r7, #20]
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d1e4      	bne.n	800e444 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800e47a:	693b      	ldr	r3, [r7, #16]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d003      	beq.n	800e488 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800e480:	2100      	movs	r1, #0
 800e482:	6938      	ldr	r0, [r7, #16]
 800e484:	f7fe ff7e 	bl	800d384 <tcp_abandon>
  }
}
 800e488:	bf00      	nop
 800e48a:	3718      	adds	r7, #24
 800e48c:	46bd      	mov	sp, r7
 800e48e:	bd80      	pop	{r7, pc}
 800e490:	08017b6c 	.word	0x08017b6c
 800e494:	080180f8 	.word	0x080180f8
 800e498:	08017bb0 	.word	0x08017bb0
 800e49c:	2000b500 	.word	0x2000b500
 800e4a0:	2000b504 	.word	0x2000b504

0800e4a4 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b084      	sub	sp, #16
 800e4a8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e4b2:	4b12      	ldr	r3, [pc, #72]	; (800e4fc <tcp_kill_timewait+0x58>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	60fb      	str	r3, [r7, #12]
 800e4b8:	e012      	b.n	800e4e0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e4ba:	4b11      	ldr	r3, [pc, #68]	; (800e500 <tcp_kill_timewait+0x5c>)
 800e4bc:	681a      	ldr	r2, [r3, #0]
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	6a1b      	ldr	r3, [r3, #32]
 800e4c2:	1ad3      	subs	r3, r2, r3
 800e4c4:	687a      	ldr	r2, [r7, #4]
 800e4c6:	429a      	cmp	r2, r3
 800e4c8:	d807      	bhi.n	800e4da <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800e4ca:	4b0d      	ldr	r3, [pc, #52]	; (800e500 <tcp_kill_timewait+0x5c>)
 800e4cc:	681a      	ldr	r2, [r3, #0]
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	6a1b      	ldr	r3, [r3, #32]
 800e4d2:	1ad3      	subs	r3, r2, r3
 800e4d4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	68db      	ldr	r3, [r3, #12]
 800e4de:	60fb      	str	r3, [r7, #12]
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d1e9      	bne.n	800e4ba <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800e4e6:	68bb      	ldr	r3, [r7, #8]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d002      	beq.n	800e4f2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e4ec:	68b8      	ldr	r0, [r7, #8]
 800e4ee:	f7ff f807 	bl	800d500 <tcp_abort>
  }
}
 800e4f2:	bf00      	nop
 800e4f4:	3710      	adds	r7, #16
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
 800e4fa:	bf00      	nop
 800e4fc:	2000b510 	.word	0x2000b510
 800e500:	2000b504 	.word	0x2000b504

0800e504 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b082      	sub	sp, #8
 800e508:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800e50a:	4b10      	ldr	r3, [pc, #64]	; (800e54c <tcp_handle_closepend+0x48>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e510:	e014      	b.n	800e53c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	68db      	ldr	r3, [r3, #12]
 800e516:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	8b5b      	ldrh	r3, [r3, #26]
 800e51c:	f003 0308 	and.w	r3, r3, #8
 800e520:	2b00      	cmp	r3, #0
 800e522:	d009      	beq.n	800e538 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	8b5b      	ldrh	r3, [r3, #26]
 800e528:	f023 0308 	bic.w	r3, r3, #8
 800e52c:	b29a      	uxth	r2, r3
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	f7fe fe94 	bl	800d260 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d1e7      	bne.n	800e512 <tcp_handle_closepend+0xe>
  }
}
 800e542:	bf00      	nop
 800e544:	3708      	adds	r7, #8
 800e546:	46bd      	mov	sp, r7
 800e548:	bd80      	pop	{r7, pc}
 800e54a:	bf00      	nop
 800e54c:	2000b500 	.word	0x2000b500

0800e550 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b084      	sub	sp, #16
 800e554:	af00      	add	r7, sp, #0
 800e556:	4603      	mov	r3, r0
 800e558:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e55a:	2001      	movs	r0, #1
 800e55c:	f7fd fb52 	bl	800bc04 <memp_malloc>
 800e560:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d126      	bne.n	800e5b6 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800e568:	f7ff ffcc 	bl	800e504 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800e56c:	f7ff ff9a 	bl	800e4a4 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e570:	2001      	movs	r0, #1
 800e572:	f7fd fb47 	bl	800bc04 <memp_malloc>
 800e576:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d11b      	bne.n	800e5b6 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800e57e:	2009      	movs	r0, #9
 800e580:	f7ff ff46 	bl	800e410 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e584:	2001      	movs	r0, #1
 800e586:	f7fd fb3d 	bl	800bc04 <memp_malloc>
 800e58a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d111      	bne.n	800e5b6 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800e592:	2008      	movs	r0, #8
 800e594:	f7ff ff3c 	bl	800e410 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e598:	2001      	movs	r0, #1
 800e59a:	f7fd fb33 	bl	800bc04 <memp_malloc>
 800e59e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d107      	bne.n	800e5b6 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800e5a6:	79fb      	ldrb	r3, [r7, #7]
 800e5a8:	4618      	mov	r0, r3
 800e5aa:	f7ff fee3 	bl	800e374 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e5ae:	2001      	movs	r0, #1
 800e5b0:	f7fd fb28 	bl	800bc04 <memp_malloc>
 800e5b4:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d03f      	beq.n	800e63c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800e5bc:	229c      	movs	r2, #156	; 0x9c
 800e5be:	2100      	movs	r1, #0
 800e5c0:	68f8      	ldr	r0, [r7, #12]
 800e5c2:	f007 fc4f 	bl	8015e64 <memset>
    pcb->prio = prio;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	79fa      	ldrb	r2, [r7, #7]
 800e5ca:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800e5d2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800e5dc:	855a      	strh	r2, [r3, #42]	; 0x2a
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	22ff      	movs	r2, #255	; 0xff
 800e5ea:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	f44f 7206 	mov.w	r2, #536	; 0x218
 800e5f2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2206      	movs	r2, #6
 800e5f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	2206      	movs	r2, #6
 800e600:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e608:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	2201      	movs	r2, #1
 800e60e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800e612:	4b0d      	ldr	r3, [pc, #52]	; (800e648 <tcp_alloc+0xf8>)
 800e614:	681a      	ldr	r2, [r3, #0]
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e61a:	4b0c      	ldr	r3, [pc, #48]	; (800e64c <tcp_alloc+0xfc>)
 800e61c:	781a      	ldrb	r2, [r3, #0]
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800e628:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	4a08      	ldr	r2, [pc, #32]	; (800e650 <tcp_alloc+0x100>)
 800e630:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	4a07      	ldr	r2, [pc, #28]	; (800e654 <tcp_alloc+0x104>)
 800e638:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e63c:	68fb      	ldr	r3, [r7, #12]
}
 800e63e:	4618      	mov	r0, r3
 800e640:	3710      	adds	r7, #16
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}
 800e646:	bf00      	nop
 800e648:	2000b504 	.word	0x2000b504
 800e64c:	200044e2 	.word	0x200044e2
 800e650:	0800e309 	.word	0x0800e309
 800e654:	006ddd00 	.word	0x006ddd00

0800e658 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800e65c:	2040      	movs	r0, #64	; 0x40
 800e65e:	f7ff ff77 	bl	800e550 <tcp_alloc>
 800e662:	4603      	mov	r3, r0
}
 800e664:	4618      	mov	r0, r3
 800e666:	bd80      	pop	{r7, pc}

0800e668 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 800e668:	b580      	push	{r7, lr}
 800e66a:	b084      	sub	sp, #16
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	4603      	mov	r3, r0
 800e670:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 800e672:	2040      	movs	r0, #64	; 0x40
 800e674:	f7ff ff6c 	bl	800e550 <tcp_alloc>
 800e678:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 800e67a:	68fb      	ldr	r3, [r7, #12]
}
 800e67c:	4618      	mov	r0, r3
 800e67e:	3710      	adds	r7, #16
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}

0800e684 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800e684:	b480      	push	{r7}
 800e686:	b083      	sub	sp, #12
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d002      	beq.n	800e69a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	683a      	ldr	r2, [r7, #0]
 800e698:	611a      	str	r2, [r3, #16]
  }
}
 800e69a:	bf00      	nop
 800e69c:	370c      	adds	r7, #12
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a4:	4770      	bx	lr
	...

0800e6a8 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b082      	sub	sp, #8
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
 800e6b0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d00e      	beq.n	800e6d6 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	7d1b      	ldrb	r3, [r3, #20]
 800e6bc:	2b01      	cmp	r3, #1
 800e6be:	d106      	bne.n	800e6ce <tcp_recv+0x26>
 800e6c0:	4b07      	ldr	r3, [pc, #28]	; (800e6e0 <tcp_recv+0x38>)
 800e6c2:	f240 72df 	movw	r2, #2015	; 0x7df
 800e6c6:	4907      	ldr	r1, [pc, #28]	; (800e6e4 <tcp_recv+0x3c>)
 800e6c8:	4807      	ldr	r0, [pc, #28]	; (800e6e8 <tcp_recv+0x40>)
 800e6ca:	f007 fbd3 	bl	8015e74 <iprintf>
    pcb->recv = recv;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	683a      	ldr	r2, [r7, #0]
 800e6d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 800e6d6:	bf00      	nop
 800e6d8:	3708      	adds	r7, #8
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd80      	pop	{r7, pc}
 800e6de:	bf00      	nop
 800e6e0:	08017b6c 	.word	0x08017b6c
 800e6e4:	08018108 	.word	0x08018108
 800e6e8:	08017bb0 	.word	0x08017bb0

0800e6ec <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b082      	sub	sp, #8
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
 800e6f4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d00e      	beq.n	800e71a <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	7d1b      	ldrb	r3, [r3, #20]
 800e700:	2b01      	cmp	r3, #1
 800e702:	d106      	bne.n	800e712 <tcp_sent+0x26>
 800e704:	4b07      	ldr	r3, [pc, #28]	; (800e724 <tcp_sent+0x38>)
 800e706:	f240 72f3 	movw	r2, #2035	; 0x7f3
 800e70a:	4907      	ldr	r1, [pc, #28]	; (800e728 <tcp_sent+0x3c>)
 800e70c:	4807      	ldr	r0, [pc, #28]	; (800e72c <tcp_sent+0x40>)
 800e70e:	f007 fbb1 	bl	8015e74 <iprintf>
    pcb->sent = sent;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	683a      	ldr	r2, [r7, #0]
 800e716:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 800e71a:	bf00      	nop
 800e71c:	3708      	adds	r7, #8
 800e71e:	46bd      	mov	sp, r7
 800e720:	bd80      	pop	{r7, pc}
 800e722:	bf00      	nop
 800e724:	08017b6c 	.word	0x08017b6c
 800e728:	08018130 	.word	0x08018130
 800e72c:	08017bb0 	.word	0x08017bb0

0800e730 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b082      	sub	sp, #8
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
 800e738:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d00e      	beq.n	800e75e <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	7d1b      	ldrb	r3, [r3, #20]
 800e744:	2b01      	cmp	r3, #1
 800e746:	d106      	bne.n	800e756 <tcp_err+0x26>
 800e748:	4b07      	ldr	r3, [pc, #28]	; (800e768 <tcp_err+0x38>)
 800e74a:	f640 020d 	movw	r2, #2061	; 0x80d
 800e74e:	4907      	ldr	r1, [pc, #28]	; (800e76c <tcp_err+0x3c>)
 800e750:	4807      	ldr	r0, [pc, #28]	; (800e770 <tcp_err+0x40>)
 800e752:	f007 fb8f 	bl	8015e74 <iprintf>
    pcb->errf = err;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	683a      	ldr	r2, [r7, #0]
 800e75a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 800e75e:	bf00      	nop
 800e760:	3708      	adds	r7, #8
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}
 800e766:	bf00      	nop
 800e768:	08017b6c 	.word	0x08017b6c
 800e76c:	08018158 	.word	0x08018158
 800e770:	08017bb0 	.word	0x08017bb0

0800e774 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 800e774:	b480      	push	{r7}
 800e776:	b085      	sub	sp, #20
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
 800e77c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d008      	beq.n	800e796 <tcp_accept+0x22>
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	7d1b      	ldrb	r3, [r3, #20]
 800e788:	2b01      	cmp	r3, #1
 800e78a:	d104      	bne.n	800e796 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	683a      	ldr	r2, [r7, #0]
 800e794:	619a      	str	r2, [r3, #24]
  }
}
 800e796:	bf00      	nop
 800e798:	3714      	adds	r7, #20
 800e79a:	46bd      	mov	sp, r7
 800e79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a0:	4770      	bx	lr
	...

0800e7a4 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b084      	sub	sp, #16
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	60f8      	str	r0, [r7, #12]
 800e7ac:	60b9      	str	r1, [r7, #8]
 800e7ae:	4613      	mov	r3, r2
 800e7b0:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d107      	bne.n	800e7c8 <tcp_poll+0x24>
 800e7b8:	4b0e      	ldr	r3, [pc, #56]	; (800e7f4 <tcp_poll+0x50>)
 800e7ba:	f640 023d 	movw	r2, #2109	; 0x83d
 800e7be:	490e      	ldr	r1, [pc, #56]	; (800e7f8 <tcp_poll+0x54>)
 800e7c0:	480e      	ldr	r0, [pc, #56]	; (800e7fc <tcp_poll+0x58>)
 800e7c2:	f007 fb57 	bl	8015e74 <iprintf>
 800e7c6:	e011      	b.n	800e7ec <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	7d1b      	ldrb	r3, [r3, #20]
 800e7cc:	2b01      	cmp	r3, #1
 800e7ce:	d106      	bne.n	800e7de <tcp_poll+0x3a>
 800e7d0:	4b08      	ldr	r3, [pc, #32]	; (800e7f4 <tcp_poll+0x50>)
 800e7d2:	f640 023e 	movw	r2, #2110	; 0x83e
 800e7d6:	490a      	ldr	r1, [pc, #40]	; (800e800 <tcp_poll+0x5c>)
 800e7d8:	4808      	ldr	r0, [pc, #32]	; (800e7fc <tcp_poll+0x58>)
 800e7da:	f007 fb4b 	bl	8015e74 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	68ba      	ldr	r2, [r7, #8]
 800e7e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	79fa      	ldrb	r2, [r7, #7]
 800e7ea:	775a      	strb	r2, [r3, #29]
}
 800e7ec:	3710      	adds	r7, #16
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	bd80      	pop	{r7, pc}
 800e7f2:	bf00      	nop
 800e7f4:	08017b6c 	.word	0x08017b6c
 800e7f8:	08018180 	.word	0x08018180
 800e7fc:	08017bb0 	.word	0x08017bb0
 800e800:	08018198 	.word	0x08018198

0800e804 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b082      	sub	sp, #8
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d107      	bne.n	800e822 <tcp_pcb_purge+0x1e>
 800e812:	4b21      	ldr	r3, [pc, #132]	; (800e898 <tcp_pcb_purge+0x94>)
 800e814:	f640 0251 	movw	r2, #2129	; 0x851
 800e818:	4920      	ldr	r1, [pc, #128]	; (800e89c <tcp_pcb_purge+0x98>)
 800e81a:	4821      	ldr	r0, [pc, #132]	; (800e8a0 <tcp_pcb_purge+0x9c>)
 800e81c:	f007 fb2a 	bl	8015e74 <iprintf>
 800e820:	e037      	b.n	800e892 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	7d1b      	ldrb	r3, [r3, #20]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d033      	beq.n	800e892 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800e82e:	2b0a      	cmp	r3, #10
 800e830:	d02f      	beq.n	800e892 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800e836:	2b01      	cmp	r3, #1
 800e838:	d02b      	beq.n	800e892 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d007      	beq.n	800e852 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e846:	4618      	mov	r0, r3
 800e848:	f7fe f8ce 	bl	800c9e8 <pbuf_free>
      pcb->refused_data = NULL;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	2200      	movs	r2, #0
 800e850:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e856:	2b00      	cmp	r3, #0
 800e858:	d002      	beq.n	800e860 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f000 f986 	bl	800eb6c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e866:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7ff fcd5 	bl	800e21c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e876:	4618      	mov	r0, r3
 800e878:	f7ff fcd0 	bl	800e21c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2200      	movs	r2, #0
 800e880:	66da      	str	r2, [r3, #108]	; 0x6c
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	2200      	movs	r2, #0
 800e88e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800e892:	3708      	adds	r7, #8
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}
 800e898:	08017b6c 	.word	0x08017b6c
 800e89c:	080181b8 	.word	0x080181b8
 800e8a0:	08017bb0 	.word	0x08017bb0

0800e8a4 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
 800e8ac:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d106      	bne.n	800e8c2 <tcp_pcb_remove+0x1e>
 800e8b4:	4b3e      	ldr	r3, [pc, #248]	; (800e9b0 <tcp_pcb_remove+0x10c>)
 800e8b6:	f640 0283 	movw	r2, #2179	; 0x883
 800e8ba:	493e      	ldr	r1, [pc, #248]	; (800e9b4 <tcp_pcb_remove+0x110>)
 800e8bc:	483e      	ldr	r0, [pc, #248]	; (800e9b8 <tcp_pcb_remove+0x114>)
 800e8be:	f007 fad9 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d106      	bne.n	800e8d6 <tcp_pcb_remove+0x32>
 800e8c8:	4b39      	ldr	r3, [pc, #228]	; (800e9b0 <tcp_pcb_remove+0x10c>)
 800e8ca:	f640 0284 	movw	r2, #2180	; 0x884
 800e8ce:	493b      	ldr	r1, [pc, #236]	; (800e9bc <tcp_pcb_remove+0x118>)
 800e8d0:	4839      	ldr	r0, [pc, #228]	; (800e9b8 <tcp_pcb_remove+0x114>)
 800e8d2:	f007 facf 	bl	8015e74 <iprintf>

  TCP_RMV(pcblist, pcb);
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	683a      	ldr	r2, [r7, #0]
 800e8dc:	429a      	cmp	r2, r3
 800e8de:	d105      	bne.n	800e8ec <tcp_pcb_remove+0x48>
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	68da      	ldr	r2, [r3, #12]
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	601a      	str	r2, [r3, #0]
 800e8ea:	e013      	b.n	800e914 <tcp_pcb_remove+0x70>
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	60fb      	str	r3, [r7, #12]
 800e8f2:	e00c      	b.n	800e90e <tcp_pcb_remove+0x6a>
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	68db      	ldr	r3, [r3, #12]
 800e8f8:	683a      	ldr	r2, [r7, #0]
 800e8fa:	429a      	cmp	r2, r3
 800e8fc:	d104      	bne.n	800e908 <tcp_pcb_remove+0x64>
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	68da      	ldr	r2, [r3, #12]
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	60da      	str	r2, [r3, #12]
 800e906:	e005      	b.n	800e914 <tcp_pcb_remove+0x70>
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	68db      	ldr	r3, [r3, #12]
 800e90c:	60fb      	str	r3, [r7, #12]
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d1ef      	bne.n	800e8f4 <tcp_pcb_remove+0x50>
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	2200      	movs	r2, #0
 800e918:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800e91a:	6838      	ldr	r0, [r7, #0]
 800e91c:	f7ff ff72 	bl	800e804 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	7d1b      	ldrb	r3, [r3, #20]
 800e924:	2b0a      	cmp	r3, #10
 800e926:	d013      	beq.n	800e950 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	d00f      	beq.n	800e950 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	8b5b      	ldrh	r3, [r3, #26]
 800e934:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d009      	beq.n	800e950 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	8b5b      	ldrh	r3, [r3, #26]
 800e940:	f043 0302 	orr.w	r3, r3, #2
 800e944:	b29a      	uxth	r2, r3
 800e946:	683b      	ldr	r3, [r7, #0]
 800e948:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e94a:	6838      	ldr	r0, [r7, #0]
 800e94c:	f003 fbc2 	bl	80120d4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	7d1b      	ldrb	r3, [r3, #20]
 800e954:	2b01      	cmp	r3, #1
 800e956:	d020      	beq.n	800e99a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800e958:	683b      	ldr	r3, [r7, #0]
 800e95a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d006      	beq.n	800e96e <tcp_pcb_remove+0xca>
 800e960:	4b13      	ldr	r3, [pc, #76]	; (800e9b0 <tcp_pcb_remove+0x10c>)
 800e962:	f640 0293 	movw	r2, #2195	; 0x893
 800e966:	4916      	ldr	r1, [pc, #88]	; (800e9c0 <tcp_pcb_remove+0x11c>)
 800e968:	4813      	ldr	r0, [pc, #76]	; (800e9b8 <tcp_pcb_remove+0x114>)
 800e96a:	f007 fa83 	bl	8015e74 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e972:	2b00      	cmp	r3, #0
 800e974:	d006      	beq.n	800e984 <tcp_pcb_remove+0xe0>
 800e976:	4b0e      	ldr	r3, [pc, #56]	; (800e9b0 <tcp_pcb_remove+0x10c>)
 800e978:	f640 0294 	movw	r2, #2196	; 0x894
 800e97c:	4911      	ldr	r1, [pc, #68]	; (800e9c4 <tcp_pcb_remove+0x120>)
 800e97e:	480e      	ldr	r0, [pc, #56]	; (800e9b8 <tcp_pcb_remove+0x114>)
 800e980:	f007 fa78 	bl	8015e74 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d006      	beq.n	800e99a <tcp_pcb_remove+0xf6>
 800e98c:	4b08      	ldr	r3, [pc, #32]	; (800e9b0 <tcp_pcb_remove+0x10c>)
 800e98e:	f640 0296 	movw	r2, #2198	; 0x896
 800e992:	490d      	ldr	r1, [pc, #52]	; (800e9c8 <tcp_pcb_remove+0x124>)
 800e994:	4808      	ldr	r0, [pc, #32]	; (800e9b8 <tcp_pcb_remove+0x114>)
 800e996:	f007 fa6d 	bl	8015e74 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	2200      	movs	r2, #0
 800e99e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800e9a6:	bf00      	nop
 800e9a8:	3710      	adds	r7, #16
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}
 800e9ae:	bf00      	nop
 800e9b0:	08017b6c 	.word	0x08017b6c
 800e9b4:	080181d4 	.word	0x080181d4
 800e9b8:	08017bb0 	.word	0x08017bb0
 800e9bc:	080181f0 	.word	0x080181f0
 800e9c0:	08018210 	.word	0x08018210
 800e9c4:	08018228 	.word	0x08018228
 800e9c8:	08018244 	.word	0x08018244

0800e9cc <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b082      	sub	sp, #8
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d106      	bne.n	800e9e8 <tcp_next_iss+0x1c>
 800e9da:	4b0a      	ldr	r3, [pc, #40]	; (800ea04 <tcp_next_iss+0x38>)
 800e9dc:	f640 02af 	movw	r2, #2223	; 0x8af
 800e9e0:	4909      	ldr	r1, [pc, #36]	; (800ea08 <tcp_next_iss+0x3c>)
 800e9e2:	480a      	ldr	r0, [pc, #40]	; (800ea0c <tcp_next_iss+0x40>)
 800e9e4:	f007 fa46 	bl	8015e74 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800e9e8:	4b09      	ldr	r3, [pc, #36]	; (800ea10 <tcp_next_iss+0x44>)
 800e9ea:	681a      	ldr	r2, [r3, #0]
 800e9ec:	4b09      	ldr	r3, [pc, #36]	; (800ea14 <tcp_next_iss+0x48>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	4413      	add	r3, r2
 800e9f2:	4a07      	ldr	r2, [pc, #28]	; (800ea10 <tcp_next_iss+0x44>)
 800e9f4:	6013      	str	r3, [r2, #0]
  return iss;
 800e9f6:	4b06      	ldr	r3, [pc, #24]	; (800ea10 <tcp_next_iss+0x44>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	3708      	adds	r7, #8
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	08017b6c 	.word	0x08017b6c
 800ea08:	0801825c 	.word	0x0801825c
 800ea0c:	08017bb0 	.word	0x08017bb0
 800ea10:	20000014 	.word	0x20000014
 800ea14:	2000b504 	.word	0x2000b504

0800ea18 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b086      	sub	sp, #24
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	4603      	mov	r3, r0
 800ea20:	60b9      	str	r1, [r7, #8]
 800ea22:	607a      	str	r2, [r7, #4]
 800ea24:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d106      	bne.n	800ea3a <tcp_eff_send_mss_netif+0x22>
 800ea2c:	4b14      	ldr	r3, [pc, #80]	; (800ea80 <tcp_eff_send_mss_netif+0x68>)
 800ea2e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800ea32:	4914      	ldr	r1, [pc, #80]	; (800ea84 <tcp_eff_send_mss_netif+0x6c>)
 800ea34:	4814      	ldr	r0, [pc, #80]	; (800ea88 <tcp_eff_send_mss_netif+0x70>)
 800ea36:	f007 fa1d 	bl	8015e74 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d101      	bne.n	800ea44 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800ea40:	89fb      	ldrh	r3, [r7, #14]
 800ea42:	e019      	b.n	800ea78 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ea48:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800ea4a:	8afb      	ldrh	r3, [r7, #22]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d012      	beq.n	800ea76 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800ea50:	2328      	movs	r3, #40	; 0x28
 800ea52:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800ea54:	8afa      	ldrh	r2, [r7, #22]
 800ea56:	8abb      	ldrh	r3, [r7, #20]
 800ea58:	429a      	cmp	r2, r3
 800ea5a:	d904      	bls.n	800ea66 <tcp_eff_send_mss_netif+0x4e>
 800ea5c:	8afa      	ldrh	r2, [r7, #22]
 800ea5e:	8abb      	ldrh	r3, [r7, #20]
 800ea60:	1ad3      	subs	r3, r2, r3
 800ea62:	b29b      	uxth	r3, r3
 800ea64:	e000      	b.n	800ea68 <tcp_eff_send_mss_netif+0x50>
 800ea66:	2300      	movs	r3, #0
 800ea68:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800ea6a:	8a7a      	ldrh	r2, [r7, #18]
 800ea6c:	89fb      	ldrh	r3, [r7, #14]
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	bf28      	it	cs
 800ea72:	4613      	movcs	r3, r2
 800ea74:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800ea76:	89fb      	ldrh	r3, [r7, #14]
}
 800ea78:	4618      	mov	r0, r3
 800ea7a:	3718      	adds	r7, #24
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	bd80      	pop	{r7, pc}
 800ea80:	08017b6c 	.word	0x08017b6c
 800ea84:	08018278 	.word	0x08018278
 800ea88:	08017bb0 	.word	0x08017bb0

0800ea8c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b084      	sub	sp, #16
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d119      	bne.n	800ead4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800eaa0:	4b10      	ldr	r3, [pc, #64]	; (800eae4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800eaa2:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800eaa6:	4910      	ldr	r1, [pc, #64]	; (800eae8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800eaa8:	4810      	ldr	r0, [pc, #64]	; (800eaec <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800eaaa:	f007 f9e3 	bl	8015e74 <iprintf>

  while (pcb != NULL) {
 800eaae:	e011      	b.n	800ead4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	681a      	ldr	r2, [r3, #0]
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	429a      	cmp	r2, r3
 800eaba:	d108      	bne.n	800eace <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	68db      	ldr	r3, [r3, #12]
 800eac0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800eac2:	68f8      	ldr	r0, [r7, #12]
 800eac4:	f7fe fd1c 	bl	800d500 <tcp_abort>
      pcb = next;
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	60fb      	str	r3, [r7, #12]
 800eacc:	e002      	b.n	800ead4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	68db      	ldr	r3, [r3, #12]
 800ead2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d1ea      	bne.n	800eab0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800eada:	bf00      	nop
 800eadc:	3710      	adds	r7, #16
 800eade:	46bd      	mov	sp, r7
 800eae0:	bd80      	pop	{r7, pc}
 800eae2:	bf00      	nop
 800eae4:	08017b6c 	.word	0x08017b6c
 800eae8:	080182a0 	.word	0x080182a0
 800eaec:	08017bb0 	.word	0x08017bb0

0800eaf0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b084      	sub	sp, #16
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
 800eaf8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d02a      	beq.n	800eb56 <tcp_netif_ip_addr_changed+0x66>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d026      	beq.n	800eb56 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800eb08:	4b15      	ldr	r3, [pc, #84]	; (800eb60 <tcp_netif_ip_addr_changed+0x70>)
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	4619      	mov	r1, r3
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	f7ff ffbc 	bl	800ea8c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800eb14:	4b13      	ldr	r3, [pc, #76]	; (800eb64 <tcp_netif_ip_addr_changed+0x74>)
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	4619      	mov	r1, r3
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f7ff ffb6 	bl	800ea8c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d017      	beq.n	800eb56 <tcp_netif_ip_addr_changed+0x66>
 800eb26:	683b      	ldr	r3, [r7, #0]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d013      	beq.n	800eb56 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800eb2e:	4b0e      	ldr	r3, [pc, #56]	; (800eb68 <tcp_netif_ip_addr_changed+0x78>)
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	60fb      	str	r3, [r7, #12]
 800eb34:	e00c      	b.n	800eb50 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	681a      	ldr	r2, [r3, #0]
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	429a      	cmp	r2, r3
 800eb40:	d103      	bne.n	800eb4a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	681a      	ldr	r2, [r3, #0]
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	68db      	ldr	r3, [r3, #12]
 800eb4e:	60fb      	str	r3, [r7, #12]
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d1ef      	bne.n	800eb36 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800eb56:	bf00      	nop
 800eb58:	3710      	adds	r7, #16
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}
 800eb5e:	bf00      	nop
 800eb60:	2000b500 	.word	0x2000b500
 800eb64:	2000b50c 	.word	0x2000b50c
 800eb68:	2000b508 	.word	0x2000b508

0800eb6c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d007      	beq.n	800eb8c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800eb80:	4618      	mov	r0, r3
 800eb82:	f7ff fb4b 	bl	800e21c <tcp_segs_free>
    pcb->ooseq = NULL;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2200      	movs	r2, #0
 800eb8a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800eb8c:	bf00      	nop
 800eb8e:	3708      	adds	r7, #8
 800eb90:	46bd      	mov	sp, r7
 800eb92:	bd80      	pop	{r7, pc}

0800eb94 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800eb94:	b590      	push	{r4, r7, lr}
 800eb96:	b08d      	sub	sp, #52	; 0x34
 800eb98:	af04      	add	r7, sp, #16
 800eb9a:	6078      	str	r0, [r7, #4]
 800eb9c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d105      	bne.n	800ebb0 <tcp_input+0x1c>
 800eba4:	4b9b      	ldr	r3, [pc, #620]	; (800ee14 <tcp_input+0x280>)
 800eba6:	2283      	movs	r2, #131	; 0x83
 800eba8:	499b      	ldr	r1, [pc, #620]	; (800ee18 <tcp_input+0x284>)
 800ebaa:	489c      	ldr	r0, [pc, #624]	; (800ee1c <tcp_input+0x288>)
 800ebac:	f007 f962 	bl	8015e74 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	685b      	ldr	r3, [r3, #4]
 800ebb4:	4a9a      	ldr	r2, [pc, #616]	; (800ee20 <tcp_input+0x28c>)
 800ebb6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	895b      	ldrh	r3, [r3, #10]
 800ebbc:	2b13      	cmp	r3, #19
 800ebbe:	f240 83c4 	bls.w	800f34a <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800ebc2:	4b98      	ldr	r3, [pc, #608]	; (800ee24 <tcp_input+0x290>)
 800ebc4:	695a      	ldr	r2, [r3, #20]
 800ebc6:	4b97      	ldr	r3, [pc, #604]	; (800ee24 <tcp_input+0x290>)
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	4619      	mov	r1, r3
 800ebcc:	4610      	mov	r0, r2
 800ebce:	f006 f8a9 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	f040 83ba 	bne.w	800f34e <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800ebda:	4b92      	ldr	r3, [pc, #584]	; (800ee24 <tcp_input+0x290>)
 800ebdc:	695b      	ldr	r3, [r3, #20]
 800ebde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800ebe2:	2be0      	cmp	r3, #224	; 0xe0
 800ebe4:	f000 83b3 	beq.w	800f34e <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800ebe8:	4b8d      	ldr	r3, [pc, #564]	; (800ee20 <tcp_input+0x28c>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	899b      	ldrh	r3, [r3, #12]
 800ebee:	b29b      	uxth	r3, r3
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	f7fc fb1b 	bl	800b22c <lwip_htons>
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	0b1b      	lsrs	r3, r3, #12
 800ebfa:	b29b      	uxth	r3, r3
 800ebfc:	b2db      	uxtb	r3, r3
 800ebfe:	009b      	lsls	r3, r3, #2
 800ec00:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800ec02:	7cbb      	ldrb	r3, [r7, #18]
 800ec04:	2b13      	cmp	r3, #19
 800ec06:	f240 83a2 	bls.w	800f34e <tcp_input+0x7ba>
 800ec0a:	7cbb      	ldrb	r3, [r7, #18]
 800ec0c:	b29a      	uxth	r2, r3
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	891b      	ldrh	r3, [r3, #8]
 800ec12:	429a      	cmp	r2, r3
 800ec14:	f200 839b 	bhi.w	800f34e <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800ec18:	7cbb      	ldrb	r3, [r7, #18]
 800ec1a:	b29b      	uxth	r3, r3
 800ec1c:	3b14      	subs	r3, #20
 800ec1e:	b29a      	uxth	r2, r3
 800ec20:	4b81      	ldr	r3, [pc, #516]	; (800ee28 <tcp_input+0x294>)
 800ec22:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800ec24:	4b81      	ldr	r3, [pc, #516]	; (800ee2c <tcp_input+0x298>)
 800ec26:	2200      	movs	r2, #0
 800ec28:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	895a      	ldrh	r2, [r3, #10]
 800ec2e:	7cbb      	ldrb	r3, [r7, #18]
 800ec30:	b29b      	uxth	r3, r3
 800ec32:	429a      	cmp	r2, r3
 800ec34:	d309      	bcc.n	800ec4a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800ec36:	4b7c      	ldr	r3, [pc, #496]	; (800ee28 <tcp_input+0x294>)
 800ec38:	881a      	ldrh	r2, [r3, #0]
 800ec3a:	4b7d      	ldr	r3, [pc, #500]	; (800ee30 <tcp_input+0x29c>)
 800ec3c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800ec3e:	7cbb      	ldrb	r3, [r7, #18]
 800ec40:	4619      	mov	r1, r3
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f7fd fe4a 	bl	800c8dc <pbuf_remove_header>
 800ec48:	e04e      	b.n	800ece8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d105      	bne.n	800ec5e <tcp_input+0xca>
 800ec52:	4b70      	ldr	r3, [pc, #448]	; (800ee14 <tcp_input+0x280>)
 800ec54:	22c2      	movs	r2, #194	; 0xc2
 800ec56:	4977      	ldr	r1, [pc, #476]	; (800ee34 <tcp_input+0x2a0>)
 800ec58:	4870      	ldr	r0, [pc, #448]	; (800ee1c <tcp_input+0x288>)
 800ec5a:	f007 f90b 	bl	8015e74 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800ec5e:	2114      	movs	r1, #20
 800ec60:	6878      	ldr	r0, [r7, #4]
 800ec62:	f7fd fe3b 	bl	800c8dc <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	895a      	ldrh	r2, [r3, #10]
 800ec6a:	4b71      	ldr	r3, [pc, #452]	; (800ee30 <tcp_input+0x29c>)
 800ec6c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800ec6e:	4b6e      	ldr	r3, [pc, #440]	; (800ee28 <tcp_input+0x294>)
 800ec70:	881a      	ldrh	r2, [r3, #0]
 800ec72:	4b6f      	ldr	r3, [pc, #444]	; (800ee30 <tcp_input+0x29c>)
 800ec74:	881b      	ldrh	r3, [r3, #0]
 800ec76:	1ad3      	subs	r3, r2, r3
 800ec78:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800ec7a:	4b6d      	ldr	r3, [pc, #436]	; (800ee30 <tcp_input+0x29c>)
 800ec7c:	881b      	ldrh	r3, [r3, #0]
 800ec7e:	4619      	mov	r1, r3
 800ec80:	6878      	ldr	r0, [r7, #4]
 800ec82:	f7fd fe2b 	bl	800c8dc <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	895b      	ldrh	r3, [r3, #10]
 800ec8c:	8a3a      	ldrh	r2, [r7, #16]
 800ec8e:	429a      	cmp	r2, r3
 800ec90:	f200 835f 	bhi.w	800f352 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	685b      	ldr	r3, [r3, #4]
 800ec9a:	4a64      	ldr	r2, [pc, #400]	; (800ee2c <tcp_input+0x298>)
 800ec9c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	8a3a      	ldrh	r2, [r7, #16]
 800eca4:	4611      	mov	r1, r2
 800eca6:	4618      	mov	r0, r3
 800eca8:	f7fd fe18 	bl	800c8dc <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	891a      	ldrh	r2, [r3, #8]
 800ecb0:	8a3b      	ldrh	r3, [r7, #16]
 800ecb2:	1ad3      	subs	r3, r2, r3
 800ecb4:	b29a      	uxth	r2, r3
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	895b      	ldrh	r3, [r3, #10]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d005      	beq.n	800ecce <tcp_input+0x13a>
 800ecc2:	4b54      	ldr	r3, [pc, #336]	; (800ee14 <tcp_input+0x280>)
 800ecc4:	22df      	movs	r2, #223	; 0xdf
 800ecc6:	495c      	ldr	r1, [pc, #368]	; (800ee38 <tcp_input+0x2a4>)
 800ecc8:	4854      	ldr	r0, [pc, #336]	; (800ee1c <tcp_input+0x288>)
 800ecca:	f007 f8d3 	bl	8015e74 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	891a      	ldrh	r2, [r3, #8]
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	891b      	ldrh	r3, [r3, #8]
 800ecd8:	429a      	cmp	r2, r3
 800ecda:	d005      	beq.n	800ece8 <tcp_input+0x154>
 800ecdc:	4b4d      	ldr	r3, [pc, #308]	; (800ee14 <tcp_input+0x280>)
 800ecde:	22e0      	movs	r2, #224	; 0xe0
 800ece0:	4956      	ldr	r1, [pc, #344]	; (800ee3c <tcp_input+0x2a8>)
 800ece2:	484e      	ldr	r0, [pc, #312]	; (800ee1c <tcp_input+0x288>)
 800ece4:	f007 f8c6 	bl	8015e74 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800ece8:	4b4d      	ldr	r3, [pc, #308]	; (800ee20 <tcp_input+0x28c>)
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	881b      	ldrh	r3, [r3, #0]
 800ecee:	b29a      	uxth	r2, r3
 800ecf0:	4b4b      	ldr	r3, [pc, #300]	; (800ee20 <tcp_input+0x28c>)
 800ecf2:	681c      	ldr	r4, [r3, #0]
 800ecf4:	4610      	mov	r0, r2
 800ecf6:	f7fc fa99 	bl	800b22c <lwip_htons>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800ecfe:	4b48      	ldr	r3, [pc, #288]	; (800ee20 <tcp_input+0x28c>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	885b      	ldrh	r3, [r3, #2]
 800ed04:	b29a      	uxth	r2, r3
 800ed06:	4b46      	ldr	r3, [pc, #280]	; (800ee20 <tcp_input+0x28c>)
 800ed08:	681c      	ldr	r4, [r3, #0]
 800ed0a:	4610      	mov	r0, r2
 800ed0c:	f7fc fa8e 	bl	800b22c <lwip_htons>
 800ed10:	4603      	mov	r3, r0
 800ed12:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800ed14:	4b42      	ldr	r3, [pc, #264]	; (800ee20 <tcp_input+0x28c>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	685a      	ldr	r2, [r3, #4]
 800ed1a:	4b41      	ldr	r3, [pc, #260]	; (800ee20 <tcp_input+0x28c>)
 800ed1c:	681c      	ldr	r4, [r3, #0]
 800ed1e:	4610      	mov	r0, r2
 800ed20:	f7fc fa99 	bl	800b256 <lwip_htonl>
 800ed24:	4603      	mov	r3, r0
 800ed26:	6063      	str	r3, [r4, #4]
 800ed28:	6863      	ldr	r3, [r4, #4]
 800ed2a:	4a45      	ldr	r2, [pc, #276]	; (800ee40 <tcp_input+0x2ac>)
 800ed2c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800ed2e:	4b3c      	ldr	r3, [pc, #240]	; (800ee20 <tcp_input+0x28c>)
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	689a      	ldr	r2, [r3, #8]
 800ed34:	4b3a      	ldr	r3, [pc, #232]	; (800ee20 <tcp_input+0x28c>)
 800ed36:	681c      	ldr	r4, [r3, #0]
 800ed38:	4610      	mov	r0, r2
 800ed3a:	f7fc fa8c 	bl	800b256 <lwip_htonl>
 800ed3e:	4603      	mov	r3, r0
 800ed40:	60a3      	str	r3, [r4, #8]
 800ed42:	68a3      	ldr	r3, [r4, #8]
 800ed44:	4a3f      	ldr	r2, [pc, #252]	; (800ee44 <tcp_input+0x2b0>)
 800ed46:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800ed48:	4b35      	ldr	r3, [pc, #212]	; (800ee20 <tcp_input+0x28c>)
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	89db      	ldrh	r3, [r3, #14]
 800ed4e:	b29a      	uxth	r2, r3
 800ed50:	4b33      	ldr	r3, [pc, #204]	; (800ee20 <tcp_input+0x28c>)
 800ed52:	681c      	ldr	r4, [r3, #0]
 800ed54:	4610      	mov	r0, r2
 800ed56:	f7fc fa69 	bl	800b22c <lwip_htons>
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800ed5e:	4b30      	ldr	r3, [pc, #192]	; (800ee20 <tcp_input+0x28c>)
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	899b      	ldrh	r3, [r3, #12]
 800ed64:	b29b      	uxth	r3, r3
 800ed66:	4618      	mov	r0, r3
 800ed68:	f7fc fa60 	bl	800b22c <lwip_htons>
 800ed6c:	4603      	mov	r3, r0
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ed74:	b2da      	uxtb	r2, r3
 800ed76:	4b34      	ldr	r3, [pc, #208]	; (800ee48 <tcp_input+0x2b4>)
 800ed78:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	891a      	ldrh	r2, [r3, #8]
 800ed7e:	4b33      	ldr	r3, [pc, #204]	; (800ee4c <tcp_input+0x2b8>)
 800ed80:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800ed82:	4b31      	ldr	r3, [pc, #196]	; (800ee48 <tcp_input+0x2b4>)
 800ed84:	781b      	ldrb	r3, [r3, #0]
 800ed86:	f003 0303 	and.w	r3, r3, #3
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d00c      	beq.n	800eda8 <tcp_input+0x214>
    tcplen++;
 800ed8e:	4b2f      	ldr	r3, [pc, #188]	; (800ee4c <tcp_input+0x2b8>)
 800ed90:	881b      	ldrh	r3, [r3, #0]
 800ed92:	3301      	adds	r3, #1
 800ed94:	b29a      	uxth	r2, r3
 800ed96:	4b2d      	ldr	r3, [pc, #180]	; (800ee4c <tcp_input+0x2b8>)
 800ed98:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	891a      	ldrh	r2, [r3, #8]
 800ed9e:	4b2b      	ldr	r3, [pc, #172]	; (800ee4c <tcp_input+0x2b8>)
 800eda0:	881b      	ldrh	r3, [r3, #0]
 800eda2:	429a      	cmp	r2, r3
 800eda4:	f200 82d7 	bhi.w	800f356 <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800eda8:	2300      	movs	r3, #0
 800edaa:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800edac:	4b28      	ldr	r3, [pc, #160]	; (800ee50 <tcp_input+0x2bc>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	61fb      	str	r3, [r7, #28]
 800edb2:	e09d      	b.n	800eef0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800edb4:	69fb      	ldr	r3, [r7, #28]
 800edb6:	7d1b      	ldrb	r3, [r3, #20]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d105      	bne.n	800edc8 <tcp_input+0x234>
 800edbc:	4b15      	ldr	r3, [pc, #84]	; (800ee14 <tcp_input+0x280>)
 800edbe:	22fb      	movs	r2, #251	; 0xfb
 800edc0:	4924      	ldr	r1, [pc, #144]	; (800ee54 <tcp_input+0x2c0>)
 800edc2:	4816      	ldr	r0, [pc, #88]	; (800ee1c <tcp_input+0x288>)
 800edc4:	f007 f856 	bl	8015e74 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800edc8:	69fb      	ldr	r3, [r7, #28]
 800edca:	7d1b      	ldrb	r3, [r3, #20]
 800edcc:	2b0a      	cmp	r3, #10
 800edce:	d105      	bne.n	800eddc <tcp_input+0x248>
 800edd0:	4b10      	ldr	r3, [pc, #64]	; (800ee14 <tcp_input+0x280>)
 800edd2:	22fc      	movs	r2, #252	; 0xfc
 800edd4:	4920      	ldr	r1, [pc, #128]	; (800ee58 <tcp_input+0x2c4>)
 800edd6:	4811      	ldr	r0, [pc, #68]	; (800ee1c <tcp_input+0x288>)
 800edd8:	f007 f84c 	bl	8015e74 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800eddc:	69fb      	ldr	r3, [r7, #28]
 800edde:	7d1b      	ldrb	r3, [r3, #20]
 800ede0:	2b01      	cmp	r3, #1
 800ede2:	d105      	bne.n	800edf0 <tcp_input+0x25c>
 800ede4:	4b0b      	ldr	r3, [pc, #44]	; (800ee14 <tcp_input+0x280>)
 800ede6:	22fd      	movs	r2, #253	; 0xfd
 800ede8:	491c      	ldr	r1, [pc, #112]	; (800ee5c <tcp_input+0x2c8>)
 800edea:	480c      	ldr	r0, [pc, #48]	; (800ee1c <tcp_input+0x288>)
 800edec:	f007 f842 	bl	8015e74 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800edf0:	69fb      	ldr	r3, [r7, #28]
 800edf2:	7a1b      	ldrb	r3, [r3, #8]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d033      	beq.n	800ee60 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800edf8:	69fb      	ldr	r3, [r7, #28]
 800edfa:	7a1a      	ldrb	r2, [r3, #8]
 800edfc:	4b09      	ldr	r3, [pc, #36]	; (800ee24 <tcp_input+0x290>)
 800edfe:	685b      	ldr	r3, [r3, #4]
 800ee00:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ee04:	3301      	adds	r3, #1
 800ee06:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d029      	beq.n	800ee60 <tcp_input+0x2cc>
      prev = pcb;
 800ee0c:	69fb      	ldr	r3, [r7, #28]
 800ee0e:	61bb      	str	r3, [r7, #24]
      continue;
 800ee10:	e06b      	b.n	800eeea <tcp_input+0x356>
 800ee12:	bf00      	nop
 800ee14:	080182d4 	.word	0x080182d4
 800ee18:	08018308 	.word	0x08018308
 800ee1c:	08018320 	.word	0x08018320
 800ee20:	200044f4 	.word	0x200044f4
 800ee24:	20007dec 	.word	0x20007dec
 800ee28:	200044f8 	.word	0x200044f8
 800ee2c:	200044fc 	.word	0x200044fc
 800ee30:	200044fa 	.word	0x200044fa
 800ee34:	08018348 	.word	0x08018348
 800ee38:	08018358 	.word	0x08018358
 800ee3c:	08018364 	.word	0x08018364
 800ee40:	20004504 	.word	0x20004504
 800ee44:	20004508 	.word	0x20004508
 800ee48:	20004510 	.word	0x20004510
 800ee4c:	2000450e 	.word	0x2000450e
 800ee50:	2000b500 	.word	0x2000b500
 800ee54:	08018384 	.word	0x08018384
 800ee58:	080183ac 	.word	0x080183ac
 800ee5c:	080183d8 	.word	0x080183d8
    }

    if (pcb->remote_port == tcphdr->src &&
 800ee60:	69fb      	ldr	r3, [r7, #28]
 800ee62:	8b1a      	ldrh	r2, [r3, #24]
 800ee64:	4b94      	ldr	r3, [pc, #592]	; (800f0b8 <tcp_input+0x524>)
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	881b      	ldrh	r3, [r3, #0]
 800ee6a:	b29b      	uxth	r3, r3
 800ee6c:	429a      	cmp	r2, r3
 800ee6e:	d13a      	bne.n	800eee6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800ee70:	69fb      	ldr	r3, [r7, #28]
 800ee72:	8ada      	ldrh	r2, [r3, #22]
 800ee74:	4b90      	ldr	r3, [pc, #576]	; (800f0b8 <tcp_input+0x524>)
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	885b      	ldrh	r3, [r3, #2]
 800ee7a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d132      	bne.n	800eee6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ee80:	69fb      	ldr	r3, [r7, #28]
 800ee82:	685a      	ldr	r2, [r3, #4]
 800ee84:	4b8d      	ldr	r3, [pc, #564]	; (800f0bc <tcp_input+0x528>)
 800ee86:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800ee88:	429a      	cmp	r2, r3
 800ee8a:	d12c      	bne.n	800eee6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800ee8c:	69fb      	ldr	r3, [r7, #28]
 800ee8e:	681a      	ldr	r2, [r3, #0]
 800ee90:	4b8a      	ldr	r3, [pc, #552]	; (800f0bc <tcp_input+0x528>)
 800ee92:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ee94:	429a      	cmp	r2, r3
 800ee96:	d126      	bne.n	800eee6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800ee98:	69fb      	ldr	r3, [r7, #28]
 800ee9a:	68db      	ldr	r3, [r3, #12]
 800ee9c:	69fa      	ldr	r2, [r7, #28]
 800ee9e:	429a      	cmp	r2, r3
 800eea0:	d106      	bne.n	800eeb0 <tcp_input+0x31c>
 800eea2:	4b87      	ldr	r3, [pc, #540]	; (800f0c0 <tcp_input+0x52c>)
 800eea4:	f240 120d 	movw	r2, #269	; 0x10d
 800eea8:	4986      	ldr	r1, [pc, #536]	; (800f0c4 <tcp_input+0x530>)
 800eeaa:	4887      	ldr	r0, [pc, #540]	; (800f0c8 <tcp_input+0x534>)
 800eeac:	f006 ffe2 	bl	8015e74 <iprintf>
      if (prev != NULL) {
 800eeb0:	69bb      	ldr	r3, [r7, #24]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d00a      	beq.n	800eecc <tcp_input+0x338>
        prev->next = pcb->next;
 800eeb6:	69fb      	ldr	r3, [r7, #28]
 800eeb8:	68da      	ldr	r2, [r3, #12]
 800eeba:	69bb      	ldr	r3, [r7, #24]
 800eebc:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800eebe:	4b83      	ldr	r3, [pc, #524]	; (800f0cc <tcp_input+0x538>)
 800eec0:	681a      	ldr	r2, [r3, #0]
 800eec2:	69fb      	ldr	r3, [r7, #28]
 800eec4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800eec6:	4a81      	ldr	r2, [pc, #516]	; (800f0cc <tcp_input+0x538>)
 800eec8:	69fb      	ldr	r3, [r7, #28]
 800eeca:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800eecc:	69fb      	ldr	r3, [r7, #28]
 800eece:	68db      	ldr	r3, [r3, #12]
 800eed0:	69fa      	ldr	r2, [r7, #28]
 800eed2:	429a      	cmp	r2, r3
 800eed4:	d111      	bne.n	800eefa <tcp_input+0x366>
 800eed6:	4b7a      	ldr	r3, [pc, #488]	; (800f0c0 <tcp_input+0x52c>)
 800eed8:	f240 1215 	movw	r2, #277	; 0x115
 800eedc:	497c      	ldr	r1, [pc, #496]	; (800f0d0 <tcp_input+0x53c>)
 800eede:	487a      	ldr	r0, [pc, #488]	; (800f0c8 <tcp_input+0x534>)
 800eee0:	f006 ffc8 	bl	8015e74 <iprintf>
      break;
 800eee4:	e009      	b.n	800eefa <tcp_input+0x366>
    }
    prev = pcb;
 800eee6:	69fb      	ldr	r3, [r7, #28]
 800eee8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eeea:	69fb      	ldr	r3, [r7, #28]
 800eeec:	68db      	ldr	r3, [r3, #12]
 800eeee:	61fb      	str	r3, [r7, #28]
 800eef0:	69fb      	ldr	r3, [r7, #28]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	f47f af5e 	bne.w	800edb4 <tcp_input+0x220>
 800eef8:	e000      	b.n	800eefc <tcp_input+0x368>
      break;
 800eefa:	bf00      	nop
  }

  if (pcb == NULL) {
 800eefc:	69fb      	ldr	r3, [r7, #28]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	f040 8095 	bne.w	800f02e <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef04:	4b73      	ldr	r3, [pc, #460]	; (800f0d4 <tcp_input+0x540>)
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	61fb      	str	r3, [r7, #28]
 800ef0a:	e03f      	b.n	800ef8c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ef0c:	69fb      	ldr	r3, [r7, #28]
 800ef0e:	7d1b      	ldrb	r3, [r3, #20]
 800ef10:	2b0a      	cmp	r3, #10
 800ef12:	d006      	beq.n	800ef22 <tcp_input+0x38e>
 800ef14:	4b6a      	ldr	r3, [pc, #424]	; (800f0c0 <tcp_input+0x52c>)
 800ef16:	f240 121f 	movw	r2, #287	; 0x11f
 800ef1a:	496f      	ldr	r1, [pc, #444]	; (800f0d8 <tcp_input+0x544>)
 800ef1c:	486a      	ldr	r0, [pc, #424]	; (800f0c8 <tcp_input+0x534>)
 800ef1e:	f006 ffa9 	bl	8015e74 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ef22:	69fb      	ldr	r3, [r7, #28]
 800ef24:	7a1b      	ldrb	r3, [r3, #8]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d009      	beq.n	800ef3e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800ef2a:	69fb      	ldr	r3, [r7, #28]
 800ef2c:	7a1a      	ldrb	r2, [r3, #8]
 800ef2e:	4b63      	ldr	r3, [pc, #396]	; (800f0bc <tcp_input+0x528>)
 800ef30:	685b      	ldr	r3, [r3, #4]
 800ef32:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ef36:	3301      	adds	r3, #1
 800ef38:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ef3a:	429a      	cmp	r2, r3
 800ef3c:	d122      	bne.n	800ef84 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800ef3e:	69fb      	ldr	r3, [r7, #28]
 800ef40:	8b1a      	ldrh	r2, [r3, #24]
 800ef42:	4b5d      	ldr	r3, [pc, #372]	; (800f0b8 <tcp_input+0x524>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	881b      	ldrh	r3, [r3, #0]
 800ef48:	b29b      	uxth	r3, r3
 800ef4a:	429a      	cmp	r2, r3
 800ef4c:	d11b      	bne.n	800ef86 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800ef4e:	69fb      	ldr	r3, [r7, #28]
 800ef50:	8ada      	ldrh	r2, [r3, #22]
 800ef52:	4b59      	ldr	r3, [pc, #356]	; (800f0b8 <tcp_input+0x524>)
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	885b      	ldrh	r3, [r3, #2]
 800ef58:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800ef5a:	429a      	cmp	r2, r3
 800ef5c:	d113      	bne.n	800ef86 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ef5e:	69fb      	ldr	r3, [r7, #28]
 800ef60:	685a      	ldr	r2, [r3, #4]
 800ef62:	4b56      	ldr	r3, [pc, #344]	; (800f0bc <tcp_input+0x528>)
 800ef64:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800ef66:	429a      	cmp	r2, r3
 800ef68:	d10d      	bne.n	800ef86 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800ef6a:	69fb      	ldr	r3, [r7, #28]
 800ef6c:	681a      	ldr	r2, [r3, #0]
 800ef6e:	4b53      	ldr	r3, [pc, #332]	; (800f0bc <tcp_input+0x528>)
 800ef70:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ef72:	429a      	cmp	r2, r3
 800ef74:	d107      	bne.n	800ef86 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800ef76:	69f8      	ldr	r0, [r7, #28]
 800ef78:	f000 fb52 	bl	800f620 <tcp_timewait_input>
        }
        pbuf_free(p);
 800ef7c:	6878      	ldr	r0, [r7, #4]
 800ef7e:	f7fd fd33 	bl	800c9e8 <pbuf_free>
        return;
 800ef82:	e1ee      	b.n	800f362 <tcp_input+0x7ce>
        continue;
 800ef84:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef86:	69fb      	ldr	r3, [r7, #28]
 800ef88:	68db      	ldr	r3, [r3, #12]
 800ef8a:	61fb      	str	r3, [r7, #28]
 800ef8c:	69fb      	ldr	r3, [r7, #28]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d1bc      	bne.n	800ef0c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800ef92:	2300      	movs	r3, #0
 800ef94:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ef96:	4b51      	ldr	r3, [pc, #324]	; (800f0dc <tcp_input+0x548>)
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	617b      	str	r3, [r7, #20]
 800ef9c:	e02a      	b.n	800eff4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800ef9e:	697b      	ldr	r3, [r7, #20]
 800efa0:	7a1b      	ldrb	r3, [r3, #8]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d00c      	beq.n	800efc0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800efa6:	697b      	ldr	r3, [r7, #20]
 800efa8:	7a1a      	ldrb	r2, [r3, #8]
 800efaa:	4b44      	ldr	r3, [pc, #272]	; (800f0bc <tcp_input+0x528>)
 800efac:	685b      	ldr	r3, [r3, #4]
 800efae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800efb2:	3301      	adds	r3, #1
 800efb4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800efb6:	429a      	cmp	r2, r3
 800efb8:	d002      	beq.n	800efc0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800efba:	697b      	ldr	r3, [r7, #20]
 800efbc:	61bb      	str	r3, [r7, #24]
        continue;
 800efbe:	e016      	b.n	800efee <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800efc0:	697b      	ldr	r3, [r7, #20]
 800efc2:	8ada      	ldrh	r2, [r3, #22]
 800efc4:	4b3c      	ldr	r3, [pc, #240]	; (800f0b8 <tcp_input+0x524>)
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	885b      	ldrh	r3, [r3, #2]
 800efca:	b29b      	uxth	r3, r3
 800efcc:	429a      	cmp	r2, r3
 800efce:	d10c      	bne.n	800efea <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800efd0:	697b      	ldr	r3, [r7, #20]
 800efd2:	681a      	ldr	r2, [r3, #0]
 800efd4:	4b39      	ldr	r3, [pc, #228]	; (800f0bc <tcp_input+0x528>)
 800efd6:	695b      	ldr	r3, [r3, #20]
 800efd8:	429a      	cmp	r2, r3
 800efda:	d00f      	beq.n	800effc <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800efdc:	697b      	ldr	r3, [r7, #20]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d00d      	beq.n	800effe <tcp_input+0x46a>
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d009      	beq.n	800effe <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800efea:	697b      	ldr	r3, [r7, #20]
 800efec:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800efee:	697b      	ldr	r3, [r7, #20]
 800eff0:	68db      	ldr	r3, [r3, #12]
 800eff2:	617b      	str	r3, [r7, #20]
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d1d1      	bne.n	800ef9e <tcp_input+0x40a>
 800effa:	e000      	b.n	800effe <tcp_input+0x46a>
            break;
 800effc:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800effe:	697b      	ldr	r3, [r7, #20]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d014      	beq.n	800f02e <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f004:	69bb      	ldr	r3, [r7, #24]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d00a      	beq.n	800f020 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f00a:	697b      	ldr	r3, [r7, #20]
 800f00c:	68da      	ldr	r2, [r3, #12]
 800f00e:	69bb      	ldr	r3, [r7, #24]
 800f010:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f012:	4b32      	ldr	r3, [pc, #200]	; (800f0dc <tcp_input+0x548>)
 800f014:	681a      	ldr	r2, [r3, #0]
 800f016:	697b      	ldr	r3, [r7, #20]
 800f018:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f01a:	4a30      	ldr	r2, [pc, #192]	; (800f0dc <tcp_input+0x548>)
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f020:	6978      	ldr	r0, [r7, #20]
 800f022:	f000 f9ff 	bl	800f424 <tcp_listen_input>
      }
      pbuf_free(p);
 800f026:	6878      	ldr	r0, [r7, #4]
 800f028:	f7fd fcde 	bl	800c9e8 <pbuf_free>
      return;
 800f02c:	e199      	b.n	800f362 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f02e:	69fb      	ldr	r3, [r7, #28]
 800f030:	2b00      	cmp	r3, #0
 800f032:	f000 8160 	beq.w	800f2f6 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f036:	4b2a      	ldr	r3, [pc, #168]	; (800f0e0 <tcp_input+0x54c>)
 800f038:	2200      	movs	r2, #0
 800f03a:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	891a      	ldrh	r2, [r3, #8]
 800f040:	4b27      	ldr	r3, [pc, #156]	; (800f0e0 <tcp_input+0x54c>)
 800f042:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f044:	4a26      	ldr	r2, [pc, #152]	; (800f0e0 <tcp_input+0x54c>)
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f04a:	4b1b      	ldr	r3, [pc, #108]	; (800f0b8 <tcp_input+0x524>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	4a24      	ldr	r2, [pc, #144]	; (800f0e0 <tcp_input+0x54c>)
 800f050:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f052:	4b24      	ldr	r3, [pc, #144]	; (800f0e4 <tcp_input+0x550>)
 800f054:	2200      	movs	r2, #0
 800f056:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f058:	4b23      	ldr	r3, [pc, #140]	; (800f0e8 <tcp_input+0x554>)
 800f05a:	2200      	movs	r2, #0
 800f05c:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f05e:	4b23      	ldr	r3, [pc, #140]	; (800f0ec <tcp_input+0x558>)
 800f060:	2200      	movs	r2, #0
 800f062:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f064:	4b22      	ldr	r3, [pc, #136]	; (800f0f0 <tcp_input+0x55c>)
 800f066:	781b      	ldrb	r3, [r3, #0]
 800f068:	f003 0308 	and.w	r3, r3, #8
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d006      	beq.n	800f07e <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	7b5b      	ldrb	r3, [r3, #13]
 800f074:	f043 0301 	orr.w	r3, r3, #1
 800f078:	b2da      	uxtb	r2, r3
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f07e:	69fb      	ldr	r3, [r7, #28]
 800f080:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f082:	2b00      	cmp	r3, #0
 800f084:	d038      	beq.n	800f0f8 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f086:	69f8      	ldr	r0, [r7, #28]
 800f088:	f7ff f84c 	bl	800e124 <tcp_process_refused_data>
 800f08c:	4603      	mov	r3, r0
 800f08e:	f113 0f0d 	cmn.w	r3, #13
 800f092:	d007      	beq.n	800f0a4 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f094:	69fb      	ldr	r3, [r7, #28]
 800f096:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d02d      	beq.n	800f0f8 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f09c:	4b15      	ldr	r3, [pc, #84]	; (800f0f4 <tcp_input+0x560>)
 800f09e:	881b      	ldrh	r3, [r3, #0]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d029      	beq.n	800f0f8 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f0a4:	69fb      	ldr	r3, [r7, #28]
 800f0a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	f040 8104 	bne.w	800f2b6 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f0ae:	69f8      	ldr	r0, [r7, #28]
 800f0b0:	f003 fe28 	bl	8012d04 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f0b4:	e0ff      	b.n	800f2b6 <tcp_input+0x722>
 800f0b6:	bf00      	nop
 800f0b8:	200044f4 	.word	0x200044f4
 800f0bc:	20007dec 	.word	0x20007dec
 800f0c0:	080182d4 	.word	0x080182d4
 800f0c4:	08018400 	.word	0x08018400
 800f0c8:	08018320 	.word	0x08018320
 800f0cc:	2000b500 	.word	0x2000b500
 800f0d0:	0801842c 	.word	0x0801842c
 800f0d4:	2000b510 	.word	0x2000b510
 800f0d8:	08018458 	.word	0x08018458
 800f0dc:	2000b508 	.word	0x2000b508
 800f0e0:	200044e4 	.word	0x200044e4
 800f0e4:	20004514 	.word	0x20004514
 800f0e8:	20004511 	.word	0x20004511
 800f0ec:	2000450c 	.word	0x2000450c
 800f0f0:	20004510 	.word	0x20004510
 800f0f4:	2000450e 	.word	0x2000450e
      }
    }
    tcp_input_pcb = pcb;
 800f0f8:	4a9b      	ldr	r2, [pc, #620]	; (800f368 <tcp_input+0x7d4>)
 800f0fa:	69fb      	ldr	r3, [r7, #28]
 800f0fc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f0fe:	69f8      	ldr	r0, [r7, #28]
 800f100:	f000 fb0a 	bl	800f718 <tcp_process>
 800f104:	4603      	mov	r3, r0
 800f106:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800f108:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f10c:	f113 0f0d 	cmn.w	r3, #13
 800f110:	f000 80d3 	beq.w	800f2ba <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800f114:	4b95      	ldr	r3, [pc, #596]	; (800f36c <tcp_input+0x7d8>)
 800f116:	781b      	ldrb	r3, [r3, #0]
 800f118:	f003 0308 	and.w	r3, r3, #8
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d015      	beq.n	800f14c <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f120:	69fb      	ldr	r3, [r7, #28]
 800f122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f126:	2b00      	cmp	r3, #0
 800f128:	d008      	beq.n	800f13c <tcp_input+0x5a8>
 800f12a:	69fb      	ldr	r3, [r7, #28]
 800f12c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f130:	69fa      	ldr	r2, [r7, #28]
 800f132:	6912      	ldr	r2, [r2, #16]
 800f134:	f06f 010d 	mvn.w	r1, #13
 800f138:	4610      	mov	r0, r2
 800f13a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f13c:	69f9      	ldr	r1, [r7, #28]
 800f13e:	488c      	ldr	r0, [pc, #560]	; (800f370 <tcp_input+0x7dc>)
 800f140:	f7ff fbb0 	bl	800e8a4 <tcp_pcb_remove>
        tcp_free(pcb);
 800f144:	69f8      	ldr	r0, [r7, #28]
 800f146:	f7fd fefb 	bl	800cf40 <tcp_free>
 800f14a:	e0c1      	b.n	800f2d0 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800f14c:	2300      	movs	r3, #0
 800f14e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800f150:	4b88      	ldr	r3, [pc, #544]	; (800f374 <tcp_input+0x7e0>)
 800f152:	881b      	ldrh	r3, [r3, #0]
 800f154:	2b00      	cmp	r3, #0
 800f156:	d01d      	beq.n	800f194 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800f158:	4b86      	ldr	r3, [pc, #536]	; (800f374 <tcp_input+0x7e0>)
 800f15a:	881b      	ldrh	r3, [r3, #0]
 800f15c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800f15e:	69fb      	ldr	r3, [r7, #28]
 800f160:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f164:	2b00      	cmp	r3, #0
 800f166:	d00a      	beq.n	800f17e <tcp_input+0x5ea>
 800f168:	69fb      	ldr	r3, [r7, #28]
 800f16a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f16e:	69fa      	ldr	r2, [r7, #28]
 800f170:	6910      	ldr	r0, [r2, #16]
 800f172:	89fa      	ldrh	r2, [r7, #14]
 800f174:	69f9      	ldr	r1, [r7, #28]
 800f176:	4798      	blx	r3
 800f178:	4603      	mov	r3, r0
 800f17a:	74fb      	strb	r3, [r7, #19]
 800f17c:	e001      	b.n	800f182 <tcp_input+0x5ee>
 800f17e:	2300      	movs	r3, #0
 800f180:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f182:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f186:	f113 0f0d 	cmn.w	r3, #13
 800f18a:	f000 8098 	beq.w	800f2be <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800f18e:	4b79      	ldr	r3, [pc, #484]	; (800f374 <tcp_input+0x7e0>)
 800f190:	2200      	movs	r2, #0
 800f192:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800f194:	69f8      	ldr	r0, [r7, #28]
 800f196:	f000 f905 	bl	800f3a4 <tcp_input_delayed_close>
 800f19a:	4603      	mov	r3, r0
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	f040 8090 	bne.w	800f2c2 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800f1a2:	4b75      	ldr	r3, [pc, #468]	; (800f378 <tcp_input+0x7e4>)
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d041      	beq.n	800f22e <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800f1aa:	69fb      	ldr	r3, [r7, #28]
 800f1ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d006      	beq.n	800f1c0 <tcp_input+0x62c>
 800f1b2:	4b72      	ldr	r3, [pc, #456]	; (800f37c <tcp_input+0x7e8>)
 800f1b4:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800f1b8:	4971      	ldr	r1, [pc, #452]	; (800f380 <tcp_input+0x7ec>)
 800f1ba:	4872      	ldr	r0, [pc, #456]	; (800f384 <tcp_input+0x7f0>)
 800f1bc:	f006 fe5a 	bl	8015e74 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	8b5b      	ldrh	r3, [r3, #26]
 800f1c4:	f003 0310 	and.w	r3, r3, #16
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d008      	beq.n	800f1de <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800f1cc:	4b6a      	ldr	r3, [pc, #424]	; (800f378 <tcp_input+0x7e4>)
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	f7fd fc09 	bl	800c9e8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800f1d6:	69f8      	ldr	r0, [r7, #28]
 800f1d8:	f7fe f992 	bl	800d500 <tcp_abort>
            goto aborted;
 800f1dc:	e078      	b.n	800f2d0 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800f1de:	69fb      	ldr	r3, [r7, #28]
 800f1e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d00c      	beq.n	800f202 <tcp_input+0x66e>
 800f1e8:	69fb      	ldr	r3, [r7, #28]
 800f1ea:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f1ee:	69fb      	ldr	r3, [r7, #28]
 800f1f0:	6918      	ldr	r0, [r3, #16]
 800f1f2:	4b61      	ldr	r3, [pc, #388]	; (800f378 <tcp_input+0x7e4>)
 800f1f4:	681a      	ldr	r2, [r3, #0]
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	69f9      	ldr	r1, [r7, #28]
 800f1fa:	47a0      	blx	r4
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	74fb      	strb	r3, [r7, #19]
 800f200:	e008      	b.n	800f214 <tcp_input+0x680>
 800f202:	4b5d      	ldr	r3, [pc, #372]	; (800f378 <tcp_input+0x7e4>)
 800f204:	681a      	ldr	r2, [r3, #0]
 800f206:	2300      	movs	r3, #0
 800f208:	69f9      	ldr	r1, [r7, #28]
 800f20a:	2000      	movs	r0, #0
 800f20c:	f7ff f87c 	bl	800e308 <tcp_recv_null>
 800f210:	4603      	mov	r3, r0
 800f212:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800f214:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f218:	f113 0f0d 	cmn.w	r3, #13
 800f21c:	d053      	beq.n	800f2c6 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800f21e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d003      	beq.n	800f22e <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800f226:	4b54      	ldr	r3, [pc, #336]	; (800f378 <tcp_input+0x7e4>)
 800f228:	681a      	ldr	r2, [r3, #0]
 800f22a:	69fb      	ldr	r3, [r7, #28]
 800f22c:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800f22e:	4b4f      	ldr	r3, [pc, #316]	; (800f36c <tcp_input+0x7d8>)
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	f003 0320 	and.w	r3, r3, #32
 800f236:	2b00      	cmp	r3, #0
 800f238:	d030      	beq.n	800f29c <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800f23a:	69fb      	ldr	r3, [r7, #28]
 800f23c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d009      	beq.n	800f256 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800f242:	69fb      	ldr	r3, [r7, #28]
 800f244:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f246:	7b5a      	ldrb	r2, [r3, #13]
 800f248:	69fb      	ldr	r3, [r7, #28]
 800f24a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f24c:	f042 0220 	orr.w	r2, r2, #32
 800f250:	b2d2      	uxtb	r2, r2
 800f252:	735a      	strb	r2, [r3, #13]
 800f254:	e022      	b.n	800f29c <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f256:	69fb      	ldr	r3, [r7, #28]
 800f258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f25a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800f25e:	d005      	beq.n	800f26c <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800f260:	69fb      	ldr	r3, [r7, #28]
 800f262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f264:	3301      	adds	r3, #1
 800f266:	b29a      	uxth	r2, r3
 800f268:	69fb      	ldr	r3, [r7, #28]
 800f26a:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800f26c:	69fb      	ldr	r3, [r7, #28]
 800f26e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f272:	2b00      	cmp	r3, #0
 800f274:	d00b      	beq.n	800f28e <tcp_input+0x6fa>
 800f276:	69fb      	ldr	r3, [r7, #28]
 800f278:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f27c:	69fb      	ldr	r3, [r7, #28]
 800f27e:	6918      	ldr	r0, [r3, #16]
 800f280:	2300      	movs	r3, #0
 800f282:	2200      	movs	r2, #0
 800f284:	69f9      	ldr	r1, [r7, #28]
 800f286:	47a0      	blx	r4
 800f288:	4603      	mov	r3, r0
 800f28a:	74fb      	strb	r3, [r7, #19]
 800f28c:	e001      	b.n	800f292 <tcp_input+0x6fe>
 800f28e:	2300      	movs	r3, #0
 800f290:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f292:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f296:	f113 0f0d 	cmn.w	r3, #13
 800f29a:	d016      	beq.n	800f2ca <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800f29c:	4b32      	ldr	r3, [pc, #200]	; (800f368 <tcp_input+0x7d4>)
 800f29e:	2200      	movs	r2, #0
 800f2a0:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800f2a2:	69f8      	ldr	r0, [r7, #28]
 800f2a4:	f000 f87e 	bl	800f3a4 <tcp_input_delayed_close>
 800f2a8:	4603      	mov	r3, r0
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d10f      	bne.n	800f2ce <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800f2ae:	69f8      	ldr	r0, [r7, #28]
 800f2b0:	f002 ff10 	bl	80120d4 <tcp_output>
 800f2b4:	e00c      	b.n	800f2d0 <tcp_input+0x73c>
        goto aborted;
 800f2b6:	bf00      	nop
 800f2b8:	e00a      	b.n	800f2d0 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800f2ba:	bf00      	nop
 800f2bc:	e008      	b.n	800f2d0 <tcp_input+0x73c>
              goto aborted;
 800f2be:	bf00      	nop
 800f2c0:	e006      	b.n	800f2d0 <tcp_input+0x73c>
          goto aborted;
 800f2c2:	bf00      	nop
 800f2c4:	e004      	b.n	800f2d0 <tcp_input+0x73c>
            goto aborted;
 800f2c6:	bf00      	nop
 800f2c8:	e002      	b.n	800f2d0 <tcp_input+0x73c>
              goto aborted;
 800f2ca:	bf00      	nop
 800f2cc:	e000      	b.n	800f2d0 <tcp_input+0x73c>
          goto aborted;
 800f2ce:	bf00      	nop
    tcp_input_pcb = NULL;
 800f2d0:	4b25      	ldr	r3, [pc, #148]	; (800f368 <tcp_input+0x7d4>)
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800f2d6:	4b28      	ldr	r3, [pc, #160]	; (800f378 <tcp_input+0x7e4>)
 800f2d8:	2200      	movs	r2, #0
 800f2da:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800f2dc:	4b2a      	ldr	r3, [pc, #168]	; (800f388 <tcp_input+0x7f4>)
 800f2de:	685b      	ldr	r3, [r3, #4]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d03d      	beq.n	800f360 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 800f2e4:	4b28      	ldr	r3, [pc, #160]	; (800f388 <tcp_input+0x7f4>)
 800f2e6:	685b      	ldr	r3, [r3, #4]
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f7fd fb7d 	bl	800c9e8 <pbuf_free>
      inseg.p = NULL;
 800f2ee:	4b26      	ldr	r3, [pc, #152]	; (800f388 <tcp_input+0x7f4>)
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800f2f4:	e034      	b.n	800f360 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800f2f6:	4b25      	ldr	r3, [pc, #148]	; (800f38c <tcp_input+0x7f8>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	899b      	ldrh	r3, [r3, #12]
 800f2fc:	b29b      	uxth	r3, r3
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7fb ff94 	bl	800b22c <lwip_htons>
 800f304:	4603      	mov	r3, r0
 800f306:	b2db      	uxtb	r3, r3
 800f308:	f003 0304 	and.w	r3, r3, #4
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d118      	bne.n	800f342 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f310:	4b1f      	ldr	r3, [pc, #124]	; (800f390 <tcp_input+0x7fc>)
 800f312:	6819      	ldr	r1, [r3, #0]
 800f314:	4b1f      	ldr	r3, [pc, #124]	; (800f394 <tcp_input+0x800>)
 800f316:	881b      	ldrh	r3, [r3, #0]
 800f318:	461a      	mov	r2, r3
 800f31a:	4b1f      	ldr	r3, [pc, #124]	; (800f398 <tcp_input+0x804>)
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f320:	4b1a      	ldr	r3, [pc, #104]	; (800f38c <tcp_input+0x7f8>)
 800f322:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f324:	885b      	ldrh	r3, [r3, #2]
 800f326:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f328:	4a18      	ldr	r2, [pc, #96]	; (800f38c <tcp_input+0x7f8>)
 800f32a:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f32c:	8812      	ldrh	r2, [r2, #0]
 800f32e:	b292      	uxth	r2, r2
 800f330:	9202      	str	r2, [sp, #8]
 800f332:	9301      	str	r3, [sp, #4]
 800f334:	4b19      	ldr	r3, [pc, #100]	; (800f39c <tcp_input+0x808>)
 800f336:	9300      	str	r3, [sp, #0]
 800f338:	4b19      	ldr	r3, [pc, #100]	; (800f3a0 <tcp_input+0x80c>)
 800f33a:	4602      	mov	r2, r0
 800f33c:	2000      	movs	r0, #0
 800f33e:	f003 fc8f 	bl	8012c60 <tcp_rst>
    pbuf_free(p);
 800f342:	6878      	ldr	r0, [r7, #4]
 800f344:	f7fd fb50 	bl	800c9e8 <pbuf_free>
  return;
 800f348:	e00a      	b.n	800f360 <tcp_input+0x7cc>
    goto dropped;
 800f34a:	bf00      	nop
 800f34c:	e004      	b.n	800f358 <tcp_input+0x7c4>
dropped:
 800f34e:	bf00      	nop
 800f350:	e002      	b.n	800f358 <tcp_input+0x7c4>
      goto dropped;
 800f352:	bf00      	nop
 800f354:	e000      	b.n	800f358 <tcp_input+0x7c4>
      goto dropped;
 800f356:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800f358:	6878      	ldr	r0, [r7, #4]
 800f35a:	f7fd fb45 	bl	800c9e8 <pbuf_free>
 800f35e:	e000      	b.n	800f362 <tcp_input+0x7ce>
  return;
 800f360:	bf00      	nop
}
 800f362:	3724      	adds	r7, #36	; 0x24
 800f364:	46bd      	mov	sp, r7
 800f366:	bd90      	pop	{r4, r7, pc}
 800f368:	2000b514 	.word	0x2000b514
 800f36c:	20004511 	.word	0x20004511
 800f370:	2000b500 	.word	0x2000b500
 800f374:	2000450c 	.word	0x2000450c
 800f378:	20004514 	.word	0x20004514
 800f37c:	080182d4 	.word	0x080182d4
 800f380:	08018488 	.word	0x08018488
 800f384:	08018320 	.word	0x08018320
 800f388:	200044e4 	.word	0x200044e4
 800f38c:	200044f4 	.word	0x200044f4
 800f390:	20004508 	.word	0x20004508
 800f394:	2000450e 	.word	0x2000450e
 800f398:	20004504 	.word	0x20004504
 800f39c:	20007dfc 	.word	0x20007dfc
 800f3a0:	20007e00 	.word	0x20007e00

0800f3a4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b082      	sub	sp, #8
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d106      	bne.n	800f3c0 <tcp_input_delayed_close+0x1c>
 800f3b2:	4b17      	ldr	r3, [pc, #92]	; (800f410 <tcp_input_delayed_close+0x6c>)
 800f3b4:	f240 225a 	movw	r2, #602	; 0x25a
 800f3b8:	4916      	ldr	r1, [pc, #88]	; (800f414 <tcp_input_delayed_close+0x70>)
 800f3ba:	4817      	ldr	r0, [pc, #92]	; (800f418 <tcp_input_delayed_close+0x74>)
 800f3bc:	f006 fd5a 	bl	8015e74 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800f3c0:	4b16      	ldr	r3, [pc, #88]	; (800f41c <tcp_input_delayed_close+0x78>)
 800f3c2:	781b      	ldrb	r3, [r3, #0]
 800f3c4:	f003 0310 	and.w	r3, r3, #16
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d01c      	beq.n	800f406 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	8b5b      	ldrh	r3, [r3, #26]
 800f3d0:	f003 0310 	and.w	r3, r3, #16
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d10d      	bne.n	800f3f4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d008      	beq.n	800f3f4 <tcp_input_delayed_close+0x50>
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f3e8:	687a      	ldr	r2, [r7, #4]
 800f3ea:	6912      	ldr	r2, [r2, #16]
 800f3ec:	f06f 010e 	mvn.w	r1, #14
 800f3f0:	4610      	mov	r0, r2
 800f3f2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f3f4:	6879      	ldr	r1, [r7, #4]
 800f3f6:	480a      	ldr	r0, [pc, #40]	; (800f420 <tcp_input_delayed_close+0x7c>)
 800f3f8:	f7ff fa54 	bl	800e8a4 <tcp_pcb_remove>
    tcp_free(pcb);
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f7fd fd9f 	bl	800cf40 <tcp_free>
    return 1;
 800f402:	2301      	movs	r3, #1
 800f404:	e000      	b.n	800f408 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800f406:	2300      	movs	r3, #0
}
 800f408:	4618      	mov	r0, r3
 800f40a:	3708      	adds	r7, #8
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}
 800f410:	080182d4 	.word	0x080182d4
 800f414:	080184a4 	.word	0x080184a4
 800f418:	08018320 	.word	0x08018320
 800f41c:	20004511 	.word	0x20004511
 800f420:	2000b500 	.word	0x2000b500

0800f424 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800f424:	b590      	push	{r4, r7, lr}
 800f426:	b08b      	sub	sp, #44	; 0x2c
 800f428:	af04      	add	r7, sp, #16
 800f42a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800f42c:	4b6f      	ldr	r3, [pc, #444]	; (800f5ec <tcp_listen_input+0x1c8>)
 800f42e:	781b      	ldrb	r3, [r3, #0]
 800f430:	f003 0304 	and.w	r3, r3, #4
 800f434:	2b00      	cmp	r3, #0
 800f436:	f040 80d3 	bne.w	800f5e0 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d106      	bne.n	800f44e <tcp_listen_input+0x2a>
 800f440:	4b6b      	ldr	r3, [pc, #428]	; (800f5f0 <tcp_listen_input+0x1cc>)
 800f442:	f240 2281 	movw	r2, #641	; 0x281
 800f446:	496b      	ldr	r1, [pc, #428]	; (800f5f4 <tcp_listen_input+0x1d0>)
 800f448:	486b      	ldr	r0, [pc, #428]	; (800f5f8 <tcp_listen_input+0x1d4>)
 800f44a:	f006 fd13 	bl	8015e74 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800f44e:	4b67      	ldr	r3, [pc, #412]	; (800f5ec <tcp_listen_input+0x1c8>)
 800f450:	781b      	ldrb	r3, [r3, #0]
 800f452:	f003 0310 	and.w	r3, r3, #16
 800f456:	2b00      	cmp	r3, #0
 800f458:	d019      	beq.n	800f48e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f45a:	4b68      	ldr	r3, [pc, #416]	; (800f5fc <tcp_listen_input+0x1d8>)
 800f45c:	6819      	ldr	r1, [r3, #0]
 800f45e:	4b68      	ldr	r3, [pc, #416]	; (800f600 <tcp_listen_input+0x1dc>)
 800f460:	881b      	ldrh	r3, [r3, #0]
 800f462:	461a      	mov	r2, r3
 800f464:	4b67      	ldr	r3, [pc, #412]	; (800f604 <tcp_listen_input+0x1e0>)
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f46a:	4b67      	ldr	r3, [pc, #412]	; (800f608 <tcp_listen_input+0x1e4>)
 800f46c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f46e:	885b      	ldrh	r3, [r3, #2]
 800f470:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f472:	4a65      	ldr	r2, [pc, #404]	; (800f608 <tcp_listen_input+0x1e4>)
 800f474:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f476:	8812      	ldrh	r2, [r2, #0]
 800f478:	b292      	uxth	r2, r2
 800f47a:	9202      	str	r2, [sp, #8]
 800f47c:	9301      	str	r3, [sp, #4]
 800f47e:	4b63      	ldr	r3, [pc, #396]	; (800f60c <tcp_listen_input+0x1e8>)
 800f480:	9300      	str	r3, [sp, #0]
 800f482:	4b63      	ldr	r3, [pc, #396]	; (800f610 <tcp_listen_input+0x1ec>)
 800f484:	4602      	mov	r2, r0
 800f486:	6878      	ldr	r0, [r7, #4]
 800f488:	f003 fbea 	bl	8012c60 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800f48c:	e0aa      	b.n	800f5e4 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 800f48e:	4b57      	ldr	r3, [pc, #348]	; (800f5ec <tcp_listen_input+0x1c8>)
 800f490:	781b      	ldrb	r3, [r3, #0]
 800f492:	f003 0302 	and.w	r3, r3, #2
 800f496:	2b00      	cmp	r3, #0
 800f498:	f000 80a4 	beq.w	800f5e4 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	7d5b      	ldrb	r3, [r3, #21]
 800f4a0:	4618      	mov	r0, r3
 800f4a2:	f7ff f855 	bl	800e550 <tcp_alloc>
 800f4a6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800f4a8:	697b      	ldr	r3, [r7, #20]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d111      	bne.n	800f4d2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	699b      	ldr	r3, [r3, #24]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d00a      	beq.n	800f4cc <tcp_listen_input+0xa8>
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	699b      	ldr	r3, [r3, #24]
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	6910      	ldr	r0, [r2, #16]
 800f4be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f4c2:	2100      	movs	r1, #0
 800f4c4:	4798      	blx	r3
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	73bb      	strb	r3, [r7, #14]
      return;
 800f4ca:	e08c      	b.n	800f5e6 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f4cc:	23f0      	movs	r3, #240	; 0xf0
 800f4ce:	73bb      	strb	r3, [r7, #14]
      return;
 800f4d0:	e089      	b.n	800f5e6 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800f4d2:	4b50      	ldr	r3, [pc, #320]	; (800f614 <tcp_listen_input+0x1f0>)
 800f4d4:	695a      	ldr	r2, [r3, #20]
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f4da:	4b4e      	ldr	r3, [pc, #312]	; (800f614 <tcp_listen_input+0x1f0>)
 800f4dc:	691a      	ldr	r2, [r3, #16]
 800f4de:	697b      	ldr	r3, [r7, #20]
 800f4e0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	8ada      	ldrh	r2, [r3, #22]
 800f4e6:	697b      	ldr	r3, [r7, #20]
 800f4e8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800f4ea:	4b47      	ldr	r3, [pc, #284]	; (800f608 <tcp_listen_input+0x1e4>)
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	881b      	ldrh	r3, [r3, #0]
 800f4f0:	b29a      	uxth	r2, r3
 800f4f2:	697b      	ldr	r3, [r7, #20]
 800f4f4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	2203      	movs	r2, #3
 800f4fa:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800f4fc:	4b41      	ldr	r3, [pc, #260]	; (800f604 <tcp_listen_input+0x1e0>)
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	1c5a      	adds	r2, r3, #1
 800f502:	697b      	ldr	r3, [r7, #20]
 800f504:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800f506:	697b      	ldr	r3, [r7, #20]
 800f508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f50a:	697b      	ldr	r3, [r7, #20]
 800f50c:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800f50e:	6978      	ldr	r0, [r7, #20]
 800f510:	f7ff fa5c 	bl	800e9cc <tcp_next_iss>
 800f514:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800f516:	697b      	ldr	r3, [r7, #20]
 800f518:	693a      	ldr	r2, [r7, #16]
 800f51a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800f51c:	697b      	ldr	r3, [r7, #20]
 800f51e:	693a      	ldr	r2, [r7, #16]
 800f520:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800f522:	697b      	ldr	r3, [r7, #20]
 800f524:	693a      	ldr	r2, [r7, #16]
 800f526:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800f528:	697b      	ldr	r3, [r7, #20]
 800f52a:	693a      	ldr	r2, [r7, #16]
 800f52c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f52e:	4b35      	ldr	r3, [pc, #212]	; (800f604 <tcp_listen_input+0x1e0>)
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	1e5a      	subs	r2, r3, #1
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	691a      	ldr	r2, [r3, #16]
 800f53c:	697b      	ldr	r3, [r7, #20]
 800f53e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800f540:	697b      	ldr	r3, [r7, #20]
 800f542:	687a      	ldr	r2, [r7, #4]
 800f544:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	7a5b      	ldrb	r3, [r3, #9]
 800f54a:	f003 030c 	and.w	r3, r3, #12
 800f54e:	b2da      	uxtb	r2, r3
 800f550:	697b      	ldr	r3, [r7, #20]
 800f552:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	7a1a      	ldrb	r2, [r3, #8]
 800f558:	697b      	ldr	r3, [r7, #20]
 800f55a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800f55c:	4b2e      	ldr	r3, [pc, #184]	; (800f618 <tcp_listen_input+0x1f4>)
 800f55e:	681a      	ldr	r2, [r3, #0]
 800f560:	697b      	ldr	r3, [r7, #20]
 800f562:	60da      	str	r2, [r3, #12]
 800f564:	4a2c      	ldr	r2, [pc, #176]	; (800f618 <tcp_listen_input+0x1f4>)
 800f566:	697b      	ldr	r3, [r7, #20]
 800f568:	6013      	str	r3, [r2, #0]
 800f56a:	f003 fd3b 	bl	8012fe4 <tcp_timer_needed>
 800f56e:	4b2b      	ldr	r3, [pc, #172]	; (800f61c <tcp_listen_input+0x1f8>)
 800f570:	2201      	movs	r2, #1
 800f572:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800f574:	6978      	ldr	r0, [r7, #20]
 800f576:	f001 fd8f 	bl	8011098 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800f57a:	4b23      	ldr	r3, [pc, #140]	; (800f608 <tcp_listen_input+0x1e4>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	89db      	ldrh	r3, [r3, #14]
 800f580:	b29a      	uxth	r2, r3
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800f588:	697b      	ldr	r3, [r7, #20]
 800f58a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f58e:	697b      	ldr	r3, [r7, #20]
 800f590:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f594:	697b      	ldr	r3, [r7, #20]
 800f596:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800f598:	697b      	ldr	r3, [r7, #20]
 800f59a:	3304      	adds	r3, #4
 800f59c:	4618      	mov	r0, r3
 800f59e:	f005 f92d 	bl	80147fc <ip4_route>
 800f5a2:	4601      	mov	r1, r0
 800f5a4:	697b      	ldr	r3, [r7, #20]
 800f5a6:	3304      	adds	r3, #4
 800f5a8:	461a      	mov	r2, r3
 800f5aa:	4620      	mov	r0, r4
 800f5ac:	f7ff fa34 	bl	800ea18 <tcp_eff_send_mss_netif>
 800f5b0:	4603      	mov	r3, r0
 800f5b2:	461a      	mov	r2, r3
 800f5b4:	697b      	ldr	r3, [r7, #20]
 800f5b6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f5b8:	2112      	movs	r1, #18
 800f5ba:	6978      	ldr	r0, [r7, #20]
 800f5bc:	f002 fc9c 	bl	8011ef8 <tcp_enqueue_flags>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800f5c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d004      	beq.n	800f5d6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800f5cc:	2100      	movs	r1, #0
 800f5ce:	6978      	ldr	r0, [r7, #20]
 800f5d0:	f7fd fed8 	bl	800d384 <tcp_abandon>
      return;
 800f5d4:	e007      	b.n	800f5e6 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 800f5d6:	6978      	ldr	r0, [r7, #20]
 800f5d8:	f002 fd7c 	bl	80120d4 <tcp_output>
  return;
 800f5dc:	bf00      	nop
 800f5de:	e001      	b.n	800f5e4 <tcp_listen_input+0x1c0>
    return;
 800f5e0:	bf00      	nop
 800f5e2:	e000      	b.n	800f5e6 <tcp_listen_input+0x1c2>
  return;
 800f5e4:	bf00      	nop
}
 800f5e6:	371c      	adds	r7, #28
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	bd90      	pop	{r4, r7, pc}
 800f5ec:	20004510 	.word	0x20004510
 800f5f0:	080182d4 	.word	0x080182d4
 800f5f4:	080184cc 	.word	0x080184cc
 800f5f8:	08018320 	.word	0x08018320
 800f5fc:	20004508 	.word	0x20004508
 800f600:	2000450e 	.word	0x2000450e
 800f604:	20004504 	.word	0x20004504
 800f608:	200044f4 	.word	0x200044f4
 800f60c:	20007dfc 	.word	0x20007dfc
 800f610:	20007e00 	.word	0x20007e00
 800f614:	20007dec 	.word	0x20007dec
 800f618:	2000b500 	.word	0x2000b500
 800f61c:	2000b4fc 	.word	0x2000b4fc

0800f620 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800f620:	b580      	push	{r7, lr}
 800f622:	b086      	sub	sp, #24
 800f624:	af04      	add	r7, sp, #16
 800f626:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800f628:	4b30      	ldr	r3, [pc, #192]	; (800f6ec <tcp_timewait_input+0xcc>)
 800f62a:	781b      	ldrb	r3, [r3, #0]
 800f62c:	f003 0304 	and.w	r3, r3, #4
 800f630:	2b00      	cmp	r3, #0
 800f632:	d154      	bne.n	800f6de <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d106      	bne.n	800f648 <tcp_timewait_input+0x28>
 800f63a:	4b2d      	ldr	r3, [pc, #180]	; (800f6f0 <tcp_timewait_input+0xd0>)
 800f63c:	f240 22ee 	movw	r2, #750	; 0x2ee
 800f640:	492c      	ldr	r1, [pc, #176]	; (800f6f4 <tcp_timewait_input+0xd4>)
 800f642:	482d      	ldr	r0, [pc, #180]	; (800f6f8 <tcp_timewait_input+0xd8>)
 800f644:	f006 fc16 	bl	8015e74 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800f648:	4b28      	ldr	r3, [pc, #160]	; (800f6ec <tcp_timewait_input+0xcc>)
 800f64a:	781b      	ldrb	r3, [r3, #0]
 800f64c:	f003 0302 	and.w	r3, r3, #2
 800f650:	2b00      	cmp	r3, #0
 800f652:	d02a      	beq.n	800f6aa <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800f654:	4b29      	ldr	r3, [pc, #164]	; (800f6fc <tcp_timewait_input+0xdc>)
 800f656:	681a      	ldr	r2, [r3, #0]
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f65c:	1ad3      	subs	r3, r2, r3
 800f65e:	2b00      	cmp	r3, #0
 800f660:	db2d      	blt.n	800f6be <tcp_timewait_input+0x9e>
 800f662:	4b26      	ldr	r3, [pc, #152]	; (800f6fc <tcp_timewait_input+0xdc>)
 800f664:	681a      	ldr	r2, [r3, #0]
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f66a:	6879      	ldr	r1, [r7, #4]
 800f66c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f66e:	440b      	add	r3, r1
 800f670:	1ad3      	subs	r3, r2, r3
 800f672:	2b00      	cmp	r3, #0
 800f674:	dc23      	bgt.n	800f6be <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f676:	4b22      	ldr	r3, [pc, #136]	; (800f700 <tcp_timewait_input+0xe0>)
 800f678:	6819      	ldr	r1, [r3, #0]
 800f67a:	4b22      	ldr	r3, [pc, #136]	; (800f704 <tcp_timewait_input+0xe4>)
 800f67c:	881b      	ldrh	r3, [r3, #0]
 800f67e:	461a      	mov	r2, r3
 800f680:	4b1e      	ldr	r3, [pc, #120]	; (800f6fc <tcp_timewait_input+0xdc>)
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f686:	4b20      	ldr	r3, [pc, #128]	; (800f708 <tcp_timewait_input+0xe8>)
 800f688:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f68a:	885b      	ldrh	r3, [r3, #2]
 800f68c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f68e:	4a1e      	ldr	r2, [pc, #120]	; (800f708 <tcp_timewait_input+0xe8>)
 800f690:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f692:	8812      	ldrh	r2, [r2, #0]
 800f694:	b292      	uxth	r2, r2
 800f696:	9202      	str	r2, [sp, #8]
 800f698:	9301      	str	r3, [sp, #4]
 800f69a:	4b1c      	ldr	r3, [pc, #112]	; (800f70c <tcp_timewait_input+0xec>)
 800f69c:	9300      	str	r3, [sp, #0]
 800f69e:	4b1c      	ldr	r3, [pc, #112]	; (800f710 <tcp_timewait_input+0xf0>)
 800f6a0:	4602      	mov	r2, r0
 800f6a2:	6878      	ldr	r0, [r7, #4]
 800f6a4:	f003 fadc 	bl	8012c60 <tcp_rst>
      return;
 800f6a8:	e01c      	b.n	800f6e4 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 800f6aa:	4b10      	ldr	r3, [pc, #64]	; (800f6ec <tcp_timewait_input+0xcc>)
 800f6ac:	781b      	ldrb	r3, [r3, #0]
 800f6ae:	f003 0301 	and.w	r3, r3, #1
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d003      	beq.n	800f6be <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800f6b6:	4b17      	ldr	r3, [pc, #92]	; (800f714 <tcp_timewait_input+0xf4>)
 800f6b8:	681a      	ldr	r2, [r3, #0]
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800f6be:	4b11      	ldr	r3, [pc, #68]	; (800f704 <tcp_timewait_input+0xe4>)
 800f6c0:	881b      	ldrh	r3, [r3, #0]
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d00d      	beq.n	800f6e2 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	8b5b      	ldrh	r3, [r3, #26]
 800f6ca:	f043 0302 	orr.w	r3, r3, #2
 800f6ce:	b29a      	uxth	r2, r3
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f6d4:	6878      	ldr	r0, [r7, #4]
 800f6d6:	f002 fcfd 	bl	80120d4 <tcp_output>
  }
  return;
 800f6da:	bf00      	nop
 800f6dc:	e001      	b.n	800f6e2 <tcp_timewait_input+0xc2>
    return;
 800f6de:	bf00      	nop
 800f6e0:	e000      	b.n	800f6e4 <tcp_timewait_input+0xc4>
  return;
 800f6e2:	bf00      	nop
}
 800f6e4:	3708      	adds	r7, #8
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	bd80      	pop	{r7, pc}
 800f6ea:	bf00      	nop
 800f6ec:	20004510 	.word	0x20004510
 800f6f0:	080182d4 	.word	0x080182d4
 800f6f4:	080184ec 	.word	0x080184ec
 800f6f8:	08018320 	.word	0x08018320
 800f6fc:	20004504 	.word	0x20004504
 800f700:	20004508 	.word	0x20004508
 800f704:	2000450e 	.word	0x2000450e
 800f708:	200044f4 	.word	0x200044f4
 800f70c:	20007dfc 	.word	0x20007dfc
 800f710:	20007e00 	.word	0x20007e00
 800f714:	2000b504 	.word	0x2000b504

0800f718 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800f718:	b590      	push	{r4, r7, lr}
 800f71a:	b08d      	sub	sp, #52	; 0x34
 800f71c:	af04      	add	r7, sp, #16
 800f71e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800f720:	2300      	movs	r3, #0
 800f722:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800f724:	2300      	movs	r3, #0
 800f726:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d106      	bne.n	800f73c <tcp_process+0x24>
 800f72e:	4ba5      	ldr	r3, [pc, #660]	; (800f9c4 <tcp_process+0x2ac>)
 800f730:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800f734:	49a4      	ldr	r1, [pc, #656]	; (800f9c8 <tcp_process+0x2b0>)
 800f736:	48a5      	ldr	r0, [pc, #660]	; (800f9cc <tcp_process+0x2b4>)
 800f738:	f006 fb9c 	bl	8015e74 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800f73c:	4ba4      	ldr	r3, [pc, #656]	; (800f9d0 <tcp_process+0x2b8>)
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	f003 0304 	and.w	r3, r3, #4
 800f744:	2b00      	cmp	r3, #0
 800f746:	d04e      	beq.n	800f7e6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	7d1b      	ldrb	r3, [r3, #20]
 800f74c:	2b02      	cmp	r3, #2
 800f74e:	d108      	bne.n	800f762 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f754:	4b9f      	ldr	r3, [pc, #636]	; (800f9d4 <tcp_process+0x2bc>)
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	429a      	cmp	r2, r3
 800f75a:	d123      	bne.n	800f7a4 <tcp_process+0x8c>
        acceptable = 1;
 800f75c:	2301      	movs	r3, #1
 800f75e:	76fb      	strb	r3, [r7, #27]
 800f760:	e020      	b.n	800f7a4 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f766:	4b9c      	ldr	r3, [pc, #624]	; (800f9d8 <tcp_process+0x2c0>)
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	429a      	cmp	r2, r3
 800f76c:	d102      	bne.n	800f774 <tcp_process+0x5c>
        acceptable = 1;
 800f76e:	2301      	movs	r3, #1
 800f770:	76fb      	strb	r3, [r7, #27]
 800f772:	e017      	b.n	800f7a4 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f774:	4b98      	ldr	r3, [pc, #608]	; (800f9d8 <tcp_process+0x2c0>)
 800f776:	681a      	ldr	r2, [r3, #0]
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f77c:	1ad3      	subs	r3, r2, r3
 800f77e:	2b00      	cmp	r3, #0
 800f780:	db10      	blt.n	800f7a4 <tcp_process+0x8c>
 800f782:	4b95      	ldr	r3, [pc, #596]	; (800f9d8 <tcp_process+0x2c0>)
 800f784:	681a      	ldr	r2, [r3, #0]
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f78a:	6879      	ldr	r1, [r7, #4]
 800f78c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f78e:	440b      	add	r3, r1
 800f790:	1ad3      	subs	r3, r2, r3
 800f792:	2b00      	cmp	r3, #0
 800f794:	dc06      	bgt.n	800f7a4 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	8b5b      	ldrh	r3, [r3, #26]
 800f79a:	f043 0302 	orr.w	r3, r3, #2
 800f79e:	b29a      	uxth	r2, r3
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800f7a4:	7efb      	ldrb	r3, [r7, #27]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d01b      	beq.n	800f7e2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	7d1b      	ldrb	r3, [r3, #20]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d106      	bne.n	800f7c0 <tcp_process+0xa8>
 800f7b2:	4b84      	ldr	r3, [pc, #528]	; (800f9c4 <tcp_process+0x2ac>)
 800f7b4:	f44f 724e 	mov.w	r2, #824	; 0x338
 800f7b8:	4988      	ldr	r1, [pc, #544]	; (800f9dc <tcp_process+0x2c4>)
 800f7ba:	4884      	ldr	r0, [pc, #528]	; (800f9cc <tcp_process+0x2b4>)
 800f7bc:	f006 fb5a 	bl	8015e74 <iprintf>
      recv_flags |= TF_RESET;
 800f7c0:	4b87      	ldr	r3, [pc, #540]	; (800f9e0 <tcp_process+0x2c8>)
 800f7c2:	781b      	ldrb	r3, [r3, #0]
 800f7c4:	f043 0308 	orr.w	r3, r3, #8
 800f7c8:	b2da      	uxtb	r2, r3
 800f7ca:	4b85      	ldr	r3, [pc, #532]	; (800f9e0 <tcp_process+0x2c8>)
 800f7cc:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	8b5b      	ldrh	r3, [r3, #26]
 800f7d2:	f023 0301 	bic.w	r3, r3, #1
 800f7d6:	b29a      	uxth	r2, r3
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800f7dc:	f06f 030d 	mvn.w	r3, #13
 800f7e0:	e37a      	b.n	800fed8 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	e378      	b.n	800fed8 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f7e6:	4b7a      	ldr	r3, [pc, #488]	; (800f9d0 <tcp_process+0x2b8>)
 800f7e8:	781b      	ldrb	r3, [r3, #0]
 800f7ea:	f003 0302 	and.w	r3, r3, #2
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d010      	beq.n	800f814 <tcp_process+0xfc>
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	7d1b      	ldrb	r3, [r3, #20]
 800f7f6:	2b02      	cmp	r3, #2
 800f7f8:	d00c      	beq.n	800f814 <tcp_process+0xfc>
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	7d1b      	ldrb	r3, [r3, #20]
 800f7fe:	2b03      	cmp	r3, #3
 800f800:	d008      	beq.n	800f814 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	8b5b      	ldrh	r3, [r3, #26]
 800f806:	f043 0302 	orr.w	r3, r3, #2
 800f80a:	b29a      	uxth	r2, r3
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800f810:	2300      	movs	r3, #0
 800f812:	e361      	b.n	800fed8 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	8b5b      	ldrh	r3, [r3, #26]
 800f818:	f003 0310 	and.w	r3, r3, #16
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d103      	bne.n	800f828 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800f820:	4b70      	ldr	r3, [pc, #448]	; (800f9e4 <tcp_process+0x2cc>)
 800f822:	681a      	ldr	r2, [r3, #0]
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2200      	movs	r2, #0
 800f82c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	2200      	movs	r2, #0
 800f834:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800f838:	6878      	ldr	r0, [r7, #4]
 800f83a:	f001 fc2d 	bl	8011098 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	7d1b      	ldrb	r3, [r3, #20]
 800f842:	3b02      	subs	r3, #2
 800f844:	2b07      	cmp	r3, #7
 800f846:	f200 8337 	bhi.w	800feb8 <tcp_process+0x7a0>
 800f84a:	a201      	add	r2, pc, #4	; (adr r2, 800f850 <tcp_process+0x138>)
 800f84c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f850:	0800f871 	.word	0x0800f871
 800f854:	0800faa1 	.word	0x0800faa1
 800f858:	0800fc19 	.word	0x0800fc19
 800f85c:	0800fc43 	.word	0x0800fc43
 800f860:	0800fd67 	.word	0x0800fd67
 800f864:	0800fc19 	.word	0x0800fc19
 800f868:	0800fdf3 	.word	0x0800fdf3
 800f86c:	0800fe83 	.word	0x0800fe83
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800f870:	4b57      	ldr	r3, [pc, #348]	; (800f9d0 <tcp_process+0x2b8>)
 800f872:	781b      	ldrb	r3, [r3, #0]
 800f874:	f003 0310 	and.w	r3, r3, #16
 800f878:	2b00      	cmp	r3, #0
 800f87a:	f000 80e4 	beq.w	800fa46 <tcp_process+0x32e>
 800f87e:	4b54      	ldr	r3, [pc, #336]	; (800f9d0 <tcp_process+0x2b8>)
 800f880:	781b      	ldrb	r3, [r3, #0]
 800f882:	f003 0302 	and.w	r3, r3, #2
 800f886:	2b00      	cmp	r3, #0
 800f888:	f000 80dd 	beq.w	800fa46 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f890:	1c5a      	adds	r2, r3, #1
 800f892:	4b50      	ldr	r3, [pc, #320]	; (800f9d4 <tcp_process+0x2bc>)
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	429a      	cmp	r2, r3
 800f898:	f040 80d5 	bne.w	800fa46 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800f89c:	4b4e      	ldr	r3, [pc, #312]	; (800f9d8 <tcp_process+0x2c0>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	1c5a      	adds	r2, r3, #1
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800f8ae:	4b49      	ldr	r3, [pc, #292]	; (800f9d4 <tcp_process+0x2bc>)
 800f8b0:	681a      	ldr	r2, [r3, #0]
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800f8b6:	4b4c      	ldr	r3, [pc, #304]	; (800f9e8 <tcp_process+0x2d0>)
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	89db      	ldrh	r3, [r3, #14]
 800f8bc:	b29a      	uxth	r2, r3
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800f8d0:	4b41      	ldr	r3, [pc, #260]	; (800f9d8 <tcp_process+0x2c0>)
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	1e5a      	subs	r2, r3, #1
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2204      	movs	r2, #4
 800f8de:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	3304      	adds	r3, #4
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f004 ff87 	bl	80147fc <ip4_route>
 800f8ee:	4601      	mov	r1, r0
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	3304      	adds	r3, #4
 800f8f4:	461a      	mov	r2, r3
 800f8f6:	4620      	mov	r0, r4
 800f8f8:	f7ff f88e 	bl	800ea18 <tcp_eff_send_mss_netif>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	461a      	mov	r2, r3
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f908:	009a      	lsls	r2, r3, #2
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f90e:	005b      	lsls	r3, r3, #1
 800f910:	f241 111c 	movw	r1, #4380	; 0x111c
 800f914:	428b      	cmp	r3, r1
 800f916:	bf38      	it	cc
 800f918:	460b      	movcc	r3, r1
 800f91a:	429a      	cmp	r2, r3
 800f91c:	d204      	bcs.n	800f928 <tcp_process+0x210>
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f922:	009b      	lsls	r3, r3, #2
 800f924:	b29b      	uxth	r3, r3
 800f926:	e00d      	b.n	800f944 <tcp_process+0x22c>
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f92c:	005b      	lsls	r3, r3, #1
 800f92e:	f241 121c 	movw	r2, #4380	; 0x111c
 800f932:	4293      	cmp	r3, r2
 800f934:	d904      	bls.n	800f940 <tcp_process+0x228>
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f93a:	005b      	lsls	r3, r3, #1
 800f93c:	b29b      	uxth	r3, r3
 800f93e:	e001      	b.n	800f944 <tcp_process+0x22c>
 800f940:	f241 131c 	movw	r3, #4380	; 0x111c
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f950:	2b00      	cmp	r3, #0
 800f952:	d106      	bne.n	800f962 <tcp_process+0x24a>
 800f954:	4b1b      	ldr	r3, [pc, #108]	; (800f9c4 <tcp_process+0x2ac>)
 800f956:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800f95a:	4924      	ldr	r1, [pc, #144]	; (800f9ec <tcp_process+0x2d4>)
 800f95c:	481b      	ldr	r0, [pc, #108]	; (800f9cc <tcp_process+0x2b4>)
 800f95e:	f006 fa89 	bl	8015e74 <iprintf>
        --pcb->snd_queuelen;
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f968:	3b01      	subs	r3, #1
 800f96a:	b29a      	uxth	r2, r3
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f976:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800f978:	69fb      	ldr	r3, [r7, #28]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d111      	bne.n	800f9a2 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f982:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800f984:	69fb      	ldr	r3, [r7, #28]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d106      	bne.n	800f998 <tcp_process+0x280>
 800f98a:	4b0e      	ldr	r3, [pc, #56]	; (800f9c4 <tcp_process+0x2ac>)
 800f98c:	f44f 725d 	mov.w	r2, #884	; 0x374
 800f990:	4917      	ldr	r1, [pc, #92]	; (800f9f0 <tcp_process+0x2d8>)
 800f992:	480e      	ldr	r0, [pc, #56]	; (800f9cc <tcp_process+0x2b4>)
 800f994:	f006 fa6e 	bl	8015e74 <iprintf>
          pcb->unsent = rseg->next;
 800f998:	69fb      	ldr	r3, [r7, #28]
 800f99a:	681a      	ldr	r2, [r3, #0]
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	66da      	str	r2, [r3, #108]	; 0x6c
 800f9a0:	e003      	b.n	800f9aa <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800f9a2:	69fb      	ldr	r3, [r7, #28]
 800f9a4:	681a      	ldr	r2, [r3, #0]
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800f9aa:	69f8      	ldr	r0, [r7, #28]
 800f9ac:	f7fe fc4a 	bl	800e244 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d11d      	bne.n	800f9f4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f9be:	861a      	strh	r2, [r3, #48]	; 0x30
 800f9c0:	e01f      	b.n	800fa02 <tcp_process+0x2ea>
 800f9c2:	bf00      	nop
 800f9c4:	080182d4 	.word	0x080182d4
 800f9c8:	0801850c 	.word	0x0801850c
 800f9cc:	08018320 	.word	0x08018320
 800f9d0:	20004510 	.word	0x20004510
 800f9d4:	20004508 	.word	0x20004508
 800f9d8:	20004504 	.word	0x20004504
 800f9dc:	08018528 	.word	0x08018528
 800f9e0:	20004511 	.word	0x20004511
 800f9e4:	2000b504 	.word	0x2000b504
 800f9e8:	200044f4 	.word	0x200044f4
 800f9ec:	08018548 	.word	0x08018548
 800f9f0:	08018560 	.word	0x08018560
        } else {
          pcb->rtime = 0;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	2200      	movs	r2, #0
 800f9f8:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	2200      	movs	r2, #0
 800f9fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d00a      	beq.n	800fa22 <tcp_process+0x30a>
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fa12:	687a      	ldr	r2, [r7, #4]
 800fa14:	6910      	ldr	r0, [r2, #16]
 800fa16:	2200      	movs	r2, #0
 800fa18:	6879      	ldr	r1, [r7, #4]
 800fa1a:	4798      	blx	r3
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	76bb      	strb	r3, [r7, #26]
 800fa20:	e001      	b.n	800fa26 <tcp_process+0x30e>
 800fa22:	2300      	movs	r3, #0
 800fa24:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800fa26:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fa2a:	f113 0f0d 	cmn.w	r3, #13
 800fa2e:	d102      	bne.n	800fa36 <tcp_process+0x31e>
          return ERR_ABRT;
 800fa30:	f06f 030c 	mvn.w	r3, #12
 800fa34:	e250      	b.n	800fed8 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	8b5b      	ldrh	r3, [r3, #26]
 800fa3a:	f043 0302 	orr.w	r3, r3, #2
 800fa3e:	b29a      	uxth	r2, r3
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800fa44:	e23a      	b.n	800febc <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800fa46:	4b9d      	ldr	r3, [pc, #628]	; (800fcbc <tcp_process+0x5a4>)
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	f003 0310 	and.w	r3, r3, #16
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	f000 8234 	beq.w	800febc <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fa54:	4b9a      	ldr	r3, [pc, #616]	; (800fcc0 <tcp_process+0x5a8>)
 800fa56:	6819      	ldr	r1, [r3, #0]
 800fa58:	4b9a      	ldr	r3, [pc, #616]	; (800fcc4 <tcp_process+0x5ac>)
 800fa5a:	881b      	ldrh	r3, [r3, #0]
 800fa5c:	461a      	mov	r2, r3
 800fa5e:	4b9a      	ldr	r3, [pc, #616]	; (800fcc8 <tcp_process+0x5b0>)
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fa64:	4b99      	ldr	r3, [pc, #612]	; (800fccc <tcp_process+0x5b4>)
 800fa66:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fa68:	885b      	ldrh	r3, [r3, #2]
 800fa6a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fa6c:	4a97      	ldr	r2, [pc, #604]	; (800fccc <tcp_process+0x5b4>)
 800fa6e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fa70:	8812      	ldrh	r2, [r2, #0]
 800fa72:	b292      	uxth	r2, r2
 800fa74:	9202      	str	r2, [sp, #8]
 800fa76:	9301      	str	r3, [sp, #4]
 800fa78:	4b95      	ldr	r3, [pc, #596]	; (800fcd0 <tcp_process+0x5b8>)
 800fa7a:	9300      	str	r3, [sp, #0]
 800fa7c:	4b95      	ldr	r3, [pc, #596]	; (800fcd4 <tcp_process+0x5bc>)
 800fa7e:	4602      	mov	r2, r0
 800fa80:	6878      	ldr	r0, [r7, #4]
 800fa82:	f003 f8ed 	bl	8012c60 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800fa8c:	2b05      	cmp	r3, #5
 800fa8e:	f200 8215 	bhi.w	800febc <tcp_process+0x7a4>
          pcb->rtime = 0;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2200      	movs	r2, #0
 800fa96:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800fa98:	6878      	ldr	r0, [r7, #4]
 800fa9a:	f002 feab 	bl	80127f4 <tcp_rexmit_rto>
      break;
 800fa9e:	e20d      	b.n	800febc <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800faa0:	4b86      	ldr	r3, [pc, #536]	; (800fcbc <tcp_process+0x5a4>)
 800faa2:	781b      	ldrb	r3, [r3, #0]
 800faa4:	f003 0310 	and.w	r3, r3, #16
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	f000 80a1 	beq.w	800fbf0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800faae:	4b84      	ldr	r3, [pc, #528]	; (800fcc0 <tcp_process+0x5a8>)
 800fab0:	681a      	ldr	r2, [r3, #0]
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fab6:	1ad3      	subs	r3, r2, r3
 800fab8:	3b01      	subs	r3, #1
 800faba:	2b00      	cmp	r3, #0
 800fabc:	db7e      	blt.n	800fbbc <tcp_process+0x4a4>
 800fabe:	4b80      	ldr	r3, [pc, #512]	; (800fcc0 <tcp_process+0x5a8>)
 800fac0:	681a      	ldr	r2, [r3, #0]
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fac6:	1ad3      	subs	r3, r2, r3
 800fac8:	2b00      	cmp	r3, #0
 800faca:	dc77      	bgt.n	800fbbc <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	2204      	movs	r2, #4
 800fad0:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d102      	bne.n	800fae0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800fada:	23fa      	movs	r3, #250	; 0xfa
 800fadc:	76bb      	strb	r3, [r7, #26]
 800fade:	e01d      	b.n	800fb1c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fae4:	699b      	ldr	r3, [r3, #24]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d106      	bne.n	800faf8 <tcp_process+0x3e0>
 800faea:	4b7b      	ldr	r3, [pc, #492]	; (800fcd8 <tcp_process+0x5c0>)
 800faec:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800faf0:	497a      	ldr	r1, [pc, #488]	; (800fcdc <tcp_process+0x5c4>)
 800faf2:	487b      	ldr	r0, [pc, #492]	; (800fce0 <tcp_process+0x5c8>)
 800faf4:	f006 f9be 	bl	8015e74 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fafc:	699b      	ldr	r3, [r3, #24]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d00a      	beq.n	800fb18 <tcp_process+0x400>
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fb06:	699b      	ldr	r3, [r3, #24]
 800fb08:	687a      	ldr	r2, [r7, #4]
 800fb0a:	6910      	ldr	r0, [r2, #16]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	6879      	ldr	r1, [r7, #4]
 800fb10:	4798      	blx	r3
 800fb12:	4603      	mov	r3, r0
 800fb14:	76bb      	strb	r3, [r7, #26]
 800fb16:	e001      	b.n	800fb1c <tcp_process+0x404>
 800fb18:	23f0      	movs	r3, #240	; 0xf0
 800fb1a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800fb1c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d00a      	beq.n	800fb3a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800fb24:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fb28:	f113 0f0d 	cmn.w	r3, #13
 800fb2c:	d002      	beq.n	800fb34 <tcp_process+0x41c>
              tcp_abort(pcb);
 800fb2e:	6878      	ldr	r0, [r7, #4]
 800fb30:	f7fd fce6 	bl	800d500 <tcp_abort>
            }
            return ERR_ABRT;
 800fb34:	f06f 030c 	mvn.w	r3, #12
 800fb38:	e1ce      	b.n	800fed8 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800fb3a:	6878      	ldr	r0, [r7, #4]
 800fb3c:	f000 fae0 	bl	8010100 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800fb40:	4b68      	ldr	r3, [pc, #416]	; (800fce4 <tcp_process+0x5cc>)
 800fb42:	881b      	ldrh	r3, [r3, #0]
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d005      	beq.n	800fb54 <tcp_process+0x43c>
            recv_acked--;
 800fb48:	4b66      	ldr	r3, [pc, #408]	; (800fce4 <tcp_process+0x5cc>)
 800fb4a:	881b      	ldrh	r3, [r3, #0]
 800fb4c:	3b01      	subs	r3, #1
 800fb4e:	b29a      	uxth	r2, r3
 800fb50:	4b64      	ldr	r3, [pc, #400]	; (800fce4 <tcp_process+0x5cc>)
 800fb52:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fb58:	009a      	lsls	r2, r3, #2
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fb5e:	005b      	lsls	r3, r3, #1
 800fb60:	f241 111c 	movw	r1, #4380	; 0x111c
 800fb64:	428b      	cmp	r3, r1
 800fb66:	bf38      	it	cc
 800fb68:	460b      	movcc	r3, r1
 800fb6a:	429a      	cmp	r2, r3
 800fb6c:	d204      	bcs.n	800fb78 <tcp_process+0x460>
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fb72:	009b      	lsls	r3, r3, #2
 800fb74:	b29b      	uxth	r3, r3
 800fb76:	e00d      	b.n	800fb94 <tcp_process+0x47c>
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fb7c:	005b      	lsls	r3, r3, #1
 800fb7e:	f241 121c 	movw	r2, #4380	; 0x111c
 800fb82:	4293      	cmp	r3, r2
 800fb84:	d904      	bls.n	800fb90 <tcp_process+0x478>
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fb8a:	005b      	lsls	r3, r3, #1
 800fb8c:	b29b      	uxth	r3, r3
 800fb8e:	e001      	b.n	800fb94 <tcp_process+0x47c>
 800fb90:	f241 131c 	movw	r3, #4380	; 0x111c
 800fb94:	687a      	ldr	r2, [r7, #4]
 800fb96:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800fb9a:	4b53      	ldr	r3, [pc, #332]	; (800fce8 <tcp_process+0x5d0>)
 800fb9c:	781b      	ldrb	r3, [r3, #0]
 800fb9e:	f003 0320 	and.w	r3, r3, #32
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d037      	beq.n	800fc16 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	8b5b      	ldrh	r3, [r3, #26]
 800fbaa:	f043 0302 	orr.w	r3, r3, #2
 800fbae:	b29a      	uxth	r2, r3
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2207      	movs	r2, #7
 800fbb8:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800fbba:	e02c      	b.n	800fc16 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbbc:	4b40      	ldr	r3, [pc, #256]	; (800fcc0 <tcp_process+0x5a8>)
 800fbbe:	6819      	ldr	r1, [r3, #0]
 800fbc0:	4b40      	ldr	r3, [pc, #256]	; (800fcc4 <tcp_process+0x5ac>)
 800fbc2:	881b      	ldrh	r3, [r3, #0]
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	4b40      	ldr	r3, [pc, #256]	; (800fcc8 <tcp_process+0x5b0>)
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fbcc:	4b3f      	ldr	r3, [pc, #252]	; (800fccc <tcp_process+0x5b4>)
 800fbce:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbd0:	885b      	ldrh	r3, [r3, #2]
 800fbd2:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fbd4:	4a3d      	ldr	r2, [pc, #244]	; (800fccc <tcp_process+0x5b4>)
 800fbd6:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbd8:	8812      	ldrh	r2, [r2, #0]
 800fbda:	b292      	uxth	r2, r2
 800fbdc:	9202      	str	r2, [sp, #8]
 800fbde:	9301      	str	r3, [sp, #4]
 800fbe0:	4b3b      	ldr	r3, [pc, #236]	; (800fcd0 <tcp_process+0x5b8>)
 800fbe2:	9300      	str	r3, [sp, #0]
 800fbe4:	4b3b      	ldr	r3, [pc, #236]	; (800fcd4 <tcp_process+0x5bc>)
 800fbe6:	4602      	mov	r2, r0
 800fbe8:	6878      	ldr	r0, [r7, #4]
 800fbea:	f003 f839 	bl	8012c60 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800fbee:	e167      	b.n	800fec0 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800fbf0:	4b32      	ldr	r3, [pc, #200]	; (800fcbc <tcp_process+0x5a4>)
 800fbf2:	781b      	ldrb	r3, [r3, #0]
 800fbf4:	f003 0302 	and.w	r3, r3, #2
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	f000 8161 	beq.w	800fec0 <tcp_process+0x7a8>
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc02:	1e5a      	subs	r2, r3, #1
 800fc04:	4b30      	ldr	r3, [pc, #192]	; (800fcc8 <tcp_process+0x5b0>)
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	429a      	cmp	r2, r3
 800fc0a:	f040 8159 	bne.w	800fec0 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800fc0e:	6878      	ldr	r0, [r7, #4]
 800fc10:	f002 fe12 	bl	8012838 <tcp_rexmit>
      break;
 800fc14:	e154      	b.n	800fec0 <tcp_process+0x7a8>
 800fc16:	e153      	b.n	800fec0 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800fc18:	6878      	ldr	r0, [r7, #4]
 800fc1a:	f000 fa71 	bl	8010100 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800fc1e:	4b32      	ldr	r3, [pc, #200]	; (800fce8 <tcp_process+0x5d0>)
 800fc20:	781b      	ldrb	r3, [r3, #0]
 800fc22:	f003 0320 	and.w	r3, r3, #32
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	f000 814c 	beq.w	800fec4 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	8b5b      	ldrh	r3, [r3, #26]
 800fc30:	f043 0302 	orr.w	r3, r3, #2
 800fc34:	b29a      	uxth	r2, r3
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	2207      	movs	r2, #7
 800fc3e:	751a      	strb	r2, [r3, #20]
      }
      break;
 800fc40:	e140      	b.n	800fec4 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f000 fa5c 	bl	8010100 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800fc48:	4b27      	ldr	r3, [pc, #156]	; (800fce8 <tcp_process+0x5d0>)
 800fc4a:	781b      	ldrb	r3, [r3, #0]
 800fc4c:	f003 0320 	and.w	r3, r3, #32
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d071      	beq.n	800fd38 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fc54:	4b19      	ldr	r3, [pc, #100]	; (800fcbc <tcp_process+0x5a4>)
 800fc56:	781b      	ldrb	r3, [r3, #0]
 800fc58:	f003 0310 	and.w	r3, r3, #16
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d060      	beq.n	800fd22 <tcp_process+0x60a>
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fc64:	4b16      	ldr	r3, [pc, #88]	; (800fcc0 <tcp_process+0x5a8>)
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	429a      	cmp	r2, r3
 800fc6a:	d15a      	bne.n	800fd22 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d156      	bne.n	800fd22 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	8b5b      	ldrh	r3, [r3, #26]
 800fc78:	f043 0302 	orr.w	r3, r3, #2
 800fc7c:	b29a      	uxth	r2, r3
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f7fe fdbe 	bl	800e804 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800fc88:	4b18      	ldr	r3, [pc, #96]	; (800fcec <tcp_process+0x5d4>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	687a      	ldr	r2, [r7, #4]
 800fc8e:	429a      	cmp	r2, r3
 800fc90:	d105      	bne.n	800fc9e <tcp_process+0x586>
 800fc92:	4b16      	ldr	r3, [pc, #88]	; (800fcec <tcp_process+0x5d4>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	68db      	ldr	r3, [r3, #12]
 800fc98:	4a14      	ldr	r2, [pc, #80]	; (800fcec <tcp_process+0x5d4>)
 800fc9a:	6013      	str	r3, [r2, #0]
 800fc9c:	e02e      	b.n	800fcfc <tcp_process+0x5e4>
 800fc9e:	4b13      	ldr	r3, [pc, #76]	; (800fcec <tcp_process+0x5d4>)
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	617b      	str	r3, [r7, #20]
 800fca4:	e027      	b.n	800fcf6 <tcp_process+0x5de>
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	68db      	ldr	r3, [r3, #12]
 800fcaa:	687a      	ldr	r2, [r7, #4]
 800fcac:	429a      	cmp	r2, r3
 800fcae:	d11f      	bne.n	800fcf0 <tcp_process+0x5d8>
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	68da      	ldr	r2, [r3, #12]
 800fcb4:	697b      	ldr	r3, [r7, #20]
 800fcb6:	60da      	str	r2, [r3, #12]
 800fcb8:	e020      	b.n	800fcfc <tcp_process+0x5e4>
 800fcba:	bf00      	nop
 800fcbc:	20004510 	.word	0x20004510
 800fcc0:	20004508 	.word	0x20004508
 800fcc4:	2000450e 	.word	0x2000450e
 800fcc8:	20004504 	.word	0x20004504
 800fccc:	200044f4 	.word	0x200044f4
 800fcd0:	20007dfc 	.word	0x20007dfc
 800fcd4:	20007e00 	.word	0x20007e00
 800fcd8:	080182d4 	.word	0x080182d4
 800fcdc:	08018574 	.word	0x08018574
 800fce0:	08018320 	.word	0x08018320
 800fce4:	2000450c 	.word	0x2000450c
 800fce8:	20004511 	.word	0x20004511
 800fcec:	2000b500 	.word	0x2000b500
 800fcf0:	697b      	ldr	r3, [r7, #20]
 800fcf2:	68db      	ldr	r3, [r3, #12]
 800fcf4:	617b      	str	r3, [r7, #20]
 800fcf6:	697b      	ldr	r3, [r7, #20]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d1d4      	bne.n	800fca6 <tcp_process+0x58e>
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2200      	movs	r2, #0
 800fd00:	60da      	str	r2, [r3, #12]
 800fd02:	4b77      	ldr	r3, [pc, #476]	; (800fee0 <tcp_process+0x7c8>)
 800fd04:	2201      	movs	r2, #1
 800fd06:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	220a      	movs	r2, #10
 800fd0c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800fd0e:	4b75      	ldr	r3, [pc, #468]	; (800fee4 <tcp_process+0x7cc>)
 800fd10:	681a      	ldr	r2, [r3, #0]
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	60da      	str	r2, [r3, #12]
 800fd16:	4a73      	ldr	r2, [pc, #460]	; (800fee4 <tcp_process+0x7cc>)
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6013      	str	r3, [r2, #0]
 800fd1c:	f003 f962 	bl	8012fe4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800fd20:	e0d2      	b.n	800fec8 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	8b5b      	ldrh	r3, [r3, #26]
 800fd26:	f043 0302 	orr.w	r3, r3, #2
 800fd2a:	b29a      	uxth	r2, r3
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	2208      	movs	r2, #8
 800fd34:	751a      	strb	r2, [r3, #20]
      break;
 800fd36:	e0c7      	b.n	800fec8 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fd38:	4b6b      	ldr	r3, [pc, #428]	; (800fee8 <tcp_process+0x7d0>)
 800fd3a:	781b      	ldrb	r3, [r3, #0]
 800fd3c:	f003 0310 	and.w	r3, r3, #16
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	f000 80c1 	beq.w	800fec8 <tcp_process+0x7b0>
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fd4a:	4b68      	ldr	r3, [pc, #416]	; (800feec <tcp_process+0x7d4>)
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	429a      	cmp	r2, r3
 800fd50:	f040 80ba 	bne.w	800fec8 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	f040 80b5 	bne.w	800fec8 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2206      	movs	r2, #6
 800fd62:	751a      	strb	r2, [r3, #20]
      break;
 800fd64:	e0b0      	b.n	800fec8 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f000 f9ca 	bl	8010100 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800fd6c:	4b60      	ldr	r3, [pc, #384]	; (800fef0 <tcp_process+0x7d8>)
 800fd6e:	781b      	ldrb	r3, [r3, #0]
 800fd70:	f003 0320 	and.w	r3, r3, #32
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	f000 80a9 	beq.w	800fecc <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	8b5b      	ldrh	r3, [r3, #26]
 800fd7e:	f043 0302 	orr.w	r3, r3, #2
 800fd82:	b29a      	uxth	r2, r3
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800fd88:	6878      	ldr	r0, [r7, #4]
 800fd8a:	f7fe fd3b 	bl	800e804 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800fd8e:	4b59      	ldr	r3, [pc, #356]	; (800fef4 <tcp_process+0x7dc>)
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	687a      	ldr	r2, [r7, #4]
 800fd94:	429a      	cmp	r2, r3
 800fd96:	d105      	bne.n	800fda4 <tcp_process+0x68c>
 800fd98:	4b56      	ldr	r3, [pc, #344]	; (800fef4 <tcp_process+0x7dc>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	68db      	ldr	r3, [r3, #12]
 800fd9e:	4a55      	ldr	r2, [pc, #340]	; (800fef4 <tcp_process+0x7dc>)
 800fda0:	6013      	str	r3, [r2, #0]
 800fda2:	e013      	b.n	800fdcc <tcp_process+0x6b4>
 800fda4:	4b53      	ldr	r3, [pc, #332]	; (800fef4 <tcp_process+0x7dc>)
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	613b      	str	r3, [r7, #16]
 800fdaa:	e00c      	b.n	800fdc6 <tcp_process+0x6ae>
 800fdac:	693b      	ldr	r3, [r7, #16]
 800fdae:	68db      	ldr	r3, [r3, #12]
 800fdb0:	687a      	ldr	r2, [r7, #4]
 800fdb2:	429a      	cmp	r2, r3
 800fdb4:	d104      	bne.n	800fdc0 <tcp_process+0x6a8>
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	68da      	ldr	r2, [r3, #12]
 800fdba:	693b      	ldr	r3, [r7, #16]
 800fdbc:	60da      	str	r2, [r3, #12]
 800fdbe:	e005      	b.n	800fdcc <tcp_process+0x6b4>
 800fdc0:	693b      	ldr	r3, [r7, #16]
 800fdc2:	68db      	ldr	r3, [r3, #12]
 800fdc4:	613b      	str	r3, [r7, #16]
 800fdc6:	693b      	ldr	r3, [r7, #16]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d1ef      	bne.n	800fdac <tcp_process+0x694>
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2200      	movs	r2, #0
 800fdd0:	60da      	str	r2, [r3, #12]
 800fdd2:	4b43      	ldr	r3, [pc, #268]	; (800fee0 <tcp_process+0x7c8>)
 800fdd4:	2201      	movs	r2, #1
 800fdd6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	220a      	movs	r2, #10
 800fddc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fdde:	4b41      	ldr	r3, [pc, #260]	; (800fee4 <tcp_process+0x7cc>)
 800fde0:	681a      	ldr	r2, [r3, #0]
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	60da      	str	r2, [r3, #12]
 800fde6:	4a3f      	ldr	r2, [pc, #252]	; (800fee4 <tcp_process+0x7cc>)
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	6013      	str	r3, [r2, #0]
 800fdec:	f003 f8fa 	bl	8012fe4 <tcp_timer_needed>
      }
      break;
 800fdf0:	e06c      	b.n	800fecc <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	f000 f984 	bl	8010100 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800fdf8:	4b3b      	ldr	r3, [pc, #236]	; (800fee8 <tcp_process+0x7d0>)
 800fdfa:	781b      	ldrb	r3, [r3, #0]
 800fdfc:	f003 0310 	and.w	r3, r3, #16
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d065      	beq.n	800fed0 <tcp_process+0x7b8>
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fe08:	4b38      	ldr	r3, [pc, #224]	; (800feec <tcp_process+0x7d4>)
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	429a      	cmp	r2, r3
 800fe0e:	d15f      	bne.n	800fed0 <tcp_process+0x7b8>
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d15b      	bne.n	800fed0 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f7fe fcf3 	bl	800e804 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800fe1e:	4b35      	ldr	r3, [pc, #212]	; (800fef4 <tcp_process+0x7dc>)
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	687a      	ldr	r2, [r7, #4]
 800fe24:	429a      	cmp	r2, r3
 800fe26:	d105      	bne.n	800fe34 <tcp_process+0x71c>
 800fe28:	4b32      	ldr	r3, [pc, #200]	; (800fef4 <tcp_process+0x7dc>)
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	68db      	ldr	r3, [r3, #12]
 800fe2e:	4a31      	ldr	r2, [pc, #196]	; (800fef4 <tcp_process+0x7dc>)
 800fe30:	6013      	str	r3, [r2, #0]
 800fe32:	e013      	b.n	800fe5c <tcp_process+0x744>
 800fe34:	4b2f      	ldr	r3, [pc, #188]	; (800fef4 <tcp_process+0x7dc>)
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	60fb      	str	r3, [r7, #12]
 800fe3a:	e00c      	b.n	800fe56 <tcp_process+0x73e>
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	68db      	ldr	r3, [r3, #12]
 800fe40:	687a      	ldr	r2, [r7, #4]
 800fe42:	429a      	cmp	r2, r3
 800fe44:	d104      	bne.n	800fe50 <tcp_process+0x738>
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	68da      	ldr	r2, [r3, #12]
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	60da      	str	r2, [r3, #12]
 800fe4e:	e005      	b.n	800fe5c <tcp_process+0x744>
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	68db      	ldr	r3, [r3, #12]
 800fe54:	60fb      	str	r3, [r7, #12]
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d1ef      	bne.n	800fe3c <tcp_process+0x724>
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	60da      	str	r2, [r3, #12]
 800fe62:	4b1f      	ldr	r3, [pc, #124]	; (800fee0 <tcp_process+0x7c8>)
 800fe64:	2201      	movs	r2, #1
 800fe66:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	220a      	movs	r2, #10
 800fe6c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fe6e:	4b1d      	ldr	r3, [pc, #116]	; (800fee4 <tcp_process+0x7cc>)
 800fe70:	681a      	ldr	r2, [r3, #0]
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	60da      	str	r2, [r3, #12]
 800fe76:	4a1b      	ldr	r2, [pc, #108]	; (800fee4 <tcp_process+0x7cc>)
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	6013      	str	r3, [r2, #0]
 800fe7c:	f003 f8b2 	bl	8012fe4 <tcp_timer_needed>
      }
      break;
 800fe80:	e026      	b.n	800fed0 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f000 f93c 	bl	8010100 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800fe88:	4b17      	ldr	r3, [pc, #92]	; (800fee8 <tcp_process+0x7d0>)
 800fe8a:	781b      	ldrb	r3, [r3, #0]
 800fe8c:	f003 0310 	and.w	r3, r3, #16
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d01f      	beq.n	800fed4 <tcp_process+0x7bc>
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fe98:	4b14      	ldr	r3, [pc, #80]	; (800feec <tcp_process+0x7d4>)
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	429a      	cmp	r2, r3
 800fe9e:	d119      	bne.n	800fed4 <tcp_process+0x7bc>
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d115      	bne.n	800fed4 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800fea8:	4b11      	ldr	r3, [pc, #68]	; (800fef0 <tcp_process+0x7d8>)
 800feaa:	781b      	ldrb	r3, [r3, #0]
 800feac:	f043 0310 	orr.w	r3, r3, #16
 800feb0:	b2da      	uxtb	r2, r3
 800feb2:	4b0f      	ldr	r3, [pc, #60]	; (800fef0 <tcp_process+0x7d8>)
 800feb4:	701a      	strb	r2, [r3, #0]
      }
      break;
 800feb6:	e00d      	b.n	800fed4 <tcp_process+0x7bc>
    default:
      break;
 800feb8:	bf00      	nop
 800feba:	e00c      	b.n	800fed6 <tcp_process+0x7be>
      break;
 800febc:	bf00      	nop
 800febe:	e00a      	b.n	800fed6 <tcp_process+0x7be>
      break;
 800fec0:	bf00      	nop
 800fec2:	e008      	b.n	800fed6 <tcp_process+0x7be>
      break;
 800fec4:	bf00      	nop
 800fec6:	e006      	b.n	800fed6 <tcp_process+0x7be>
      break;
 800fec8:	bf00      	nop
 800feca:	e004      	b.n	800fed6 <tcp_process+0x7be>
      break;
 800fecc:	bf00      	nop
 800fece:	e002      	b.n	800fed6 <tcp_process+0x7be>
      break;
 800fed0:	bf00      	nop
 800fed2:	e000      	b.n	800fed6 <tcp_process+0x7be>
      break;
 800fed4:	bf00      	nop
  }
  return ERR_OK;
 800fed6:	2300      	movs	r3, #0
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3724      	adds	r7, #36	; 0x24
 800fedc:	46bd      	mov	sp, r7
 800fede:	bd90      	pop	{r4, r7, pc}
 800fee0:	2000b4fc 	.word	0x2000b4fc
 800fee4:	2000b510 	.word	0x2000b510
 800fee8:	20004510 	.word	0x20004510
 800feec:	20004508 	.word	0x20004508
 800fef0:	20004511 	.word	0x20004511
 800fef4:	2000b500 	.word	0x2000b500

0800fef8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800fef8:	b590      	push	{r4, r7, lr}
 800fefa:	b085      	sub	sp, #20
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	6078      	str	r0, [r7, #4]
 800ff00:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d106      	bne.n	800ff16 <tcp_oos_insert_segment+0x1e>
 800ff08:	4b3b      	ldr	r3, [pc, #236]	; (800fff8 <tcp_oos_insert_segment+0x100>)
 800ff0a:	f240 421f 	movw	r2, #1055	; 0x41f
 800ff0e:	493b      	ldr	r1, [pc, #236]	; (800fffc <tcp_oos_insert_segment+0x104>)
 800ff10:	483b      	ldr	r0, [pc, #236]	; (8010000 <tcp_oos_insert_segment+0x108>)
 800ff12:	f005 ffaf 	bl	8015e74 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	68db      	ldr	r3, [r3, #12]
 800ff1a:	899b      	ldrh	r3, [r3, #12]
 800ff1c:	b29b      	uxth	r3, r3
 800ff1e:	4618      	mov	r0, r3
 800ff20:	f7fb f984 	bl	800b22c <lwip_htons>
 800ff24:	4603      	mov	r3, r0
 800ff26:	b2db      	uxtb	r3, r3
 800ff28:	f003 0301 	and.w	r3, r3, #1
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d028      	beq.n	800ff82 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800ff30:	6838      	ldr	r0, [r7, #0]
 800ff32:	f7fe f973 	bl	800e21c <tcp_segs_free>
    next = NULL;
 800ff36:	2300      	movs	r3, #0
 800ff38:	603b      	str	r3, [r7, #0]
 800ff3a:	e056      	b.n	800ffea <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	68db      	ldr	r3, [r3, #12]
 800ff40:	899b      	ldrh	r3, [r3, #12]
 800ff42:	b29b      	uxth	r3, r3
 800ff44:	4618      	mov	r0, r3
 800ff46:	f7fb f971 	bl	800b22c <lwip_htons>
 800ff4a:	4603      	mov	r3, r0
 800ff4c:	b2db      	uxtb	r3, r3
 800ff4e:	f003 0301 	and.w	r3, r3, #1
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d00d      	beq.n	800ff72 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	68db      	ldr	r3, [r3, #12]
 800ff5a:	899b      	ldrh	r3, [r3, #12]
 800ff5c:	b29c      	uxth	r4, r3
 800ff5e:	2001      	movs	r0, #1
 800ff60:	f7fb f964 	bl	800b22c <lwip_htons>
 800ff64:	4603      	mov	r3, r0
 800ff66:	461a      	mov	r2, r3
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	68db      	ldr	r3, [r3, #12]
 800ff6c:	4322      	orrs	r2, r4
 800ff6e:	b292      	uxth	r2, r2
 800ff70:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800ff76:	683b      	ldr	r3, [r7, #0]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800ff7c:	68f8      	ldr	r0, [r7, #12]
 800ff7e:	f7fe f961 	bl	800e244 <tcp_seg_free>
    while (next &&
 800ff82:	683b      	ldr	r3, [r7, #0]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d00e      	beq.n	800ffa6 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	891b      	ldrh	r3, [r3, #8]
 800ff8c:	461a      	mov	r2, r3
 800ff8e:	4b1d      	ldr	r3, [pc, #116]	; (8010004 <tcp_oos_insert_segment+0x10c>)
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	441a      	add	r2, r3
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	68db      	ldr	r3, [r3, #12]
 800ff98:	685b      	ldr	r3, [r3, #4]
 800ff9a:	6839      	ldr	r1, [r7, #0]
 800ff9c:	8909      	ldrh	r1, [r1, #8]
 800ff9e:	440b      	add	r3, r1
 800ffa0:	1ad3      	subs	r3, r2, r3
    while (next &&
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	daca      	bge.n	800ff3c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d01e      	beq.n	800ffea <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	891b      	ldrh	r3, [r3, #8]
 800ffb0:	461a      	mov	r2, r3
 800ffb2:	4b14      	ldr	r3, [pc, #80]	; (8010004 <tcp_oos_insert_segment+0x10c>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	441a      	add	r2, r3
 800ffb8:	683b      	ldr	r3, [r7, #0]
 800ffba:	68db      	ldr	r3, [r3, #12]
 800ffbc:	685b      	ldr	r3, [r3, #4]
 800ffbe:	1ad3      	subs	r3, r2, r3
    if (next &&
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	dd12      	ble.n	800ffea <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	68db      	ldr	r3, [r3, #12]
 800ffc8:	685b      	ldr	r3, [r3, #4]
 800ffca:	b29a      	uxth	r2, r3
 800ffcc:	4b0d      	ldr	r3, [pc, #52]	; (8010004 <tcp_oos_insert_segment+0x10c>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	b29b      	uxth	r3, r3
 800ffd2:	1ad3      	subs	r3, r2, r3
 800ffd4:	b29a      	uxth	r2, r3
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	685a      	ldr	r2, [r3, #4]
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	891b      	ldrh	r3, [r3, #8]
 800ffe2:	4619      	mov	r1, r3
 800ffe4:	4610      	mov	r0, r2
 800ffe6:	f7fc fb79 	bl	800c6dc <pbuf_realloc>
    }
  }
  cseg->next = next;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	683a      	ldr	r2, [r7, #0]
 800ffee:	601a      	str	r2, [r3, #0]
}
 800fff0:	bf00      	nop
 800fff2:	3714      	adds	r7, #20
 800fff4:	46bd      	mov	sp, r7
 800fff6:	bd90      	pop	{r4, r7, pc}
 800fff8:	080182d4 	.word	0x080182d4
 800fffc:	08018594 	.word	0x08018594
 8010000:	08018320 	.word	0x08018320
 8010004:	20004504 	.word	0x20004504

08010008 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8010008:	b5b0      	push	{r4, r5, r7, lr}
 801000a:	b086      	sub	sp, #24
 801000c:	af00      	add	r7, sp, #0
 801000e:	60f8      	str	r0, [r7, #12]
 8010010:	60b9      	str	r1, [r7, #8]
 8010012:	607a      	str	r2, [r7, #4]
 8010014:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8010016:	e03e      	b.n	8010096 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8010018:	68bb      	ldr	r3, [r7, #8]
 801001a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801001c:	68bb      	ldr	r3, [r7, #8]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8010022:	697b      	ldr	r3, [r7, #20]
 8010024:	685b      	ldr	r3, [r3, #4]
 8010026:	4618      	mov	r0, r3
 8010028:	f7fc fd6c 	bl	800cb04 <pbuf_clen>
 801002c:	4603      	mov	r3, r0
 801002e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010036:	8a7a      	ldrh	r2, [r7, #18]
 8010038:	429a      	cmp	r2, r3
 801003a:	d906      	bls.n	801004a <tcp_free_acked_segments+0x42>
 801003c:	4b2a      	ldr	r3, [pc, #168]	; (80100e8 <tcp_free_acked_segments+0xe0>)
 801003e:	f240 4257 	movw	r2, #1111	; 0x457
 8010042:	492a      	ldr	r1, [pc, #168]	; (80100ec <tcp_free_acked_segments+0xe4>)
 8010044:	482a      	ldr	r0, [pc, #168]	; (80100f0 <tcp_free_acked_segments+0xe8>)
 8010046:	f005 ff15 	bl	8015e74 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8010050:	8a7b      	ldrh	r3, [r7, #18]
 8010052:	1ad3      	subs	r3, r2, r3
 8010054:	b29a      	uxth	r2, r3
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801005c:	697b      	ldr	r3, [r7, #20]
 801005e:	891a      	ldrh	r2, [r3, #8]
 8010060:	4b24      	ldr	r3, [pc, #144]	; (80100f4 <tcp_free_acked_segments+0xec>)
 8010062:	881b      	ldrh	r3, [r3, #0]
 8010064:	4413      	add	r3, r2
 8010066:	b29a      	uxth	r2, r3
 8010068:	4b22      	ldr	r3, [pc, #136]	; (80100f4 <tcp_free_acked_segments+0xec>)
 801006a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801006c:	6978      	ldr	r0, [r7, #20]
 801006e:	f7fe f8e9 	bl	800e244 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010078:	2b00      	cmp	r3, #0
 801007a:	d00c      	beq.n	8010096 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801007c:	68bb      	ldr	r3, [r7, #8]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d109      	bne.n	8010096 <tcp_free_acked_segments+0x8e>
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	2b00      	cmp	r3, #0
 8010086:	d106      	bne.n	8010096 <tcp_free_acked_segments+0x8e>
 8010088:	4b17      	ldr	r3, [pc, #92]	; (80100e8 <tcp_free_acked_segments+0xe0>)
 801008a:	f240 4262 	movw	r2, #1122	; 0x462
 801008e:	491a      	ldr	r1, [pc, #104]	; (80100f8 <tcp_free_acked_segments+0xf0>)
 8010090:	4817      	ldr	r0, [pc, #92]	; (80100f0 <tcp_free_acked_segments+0xe8>)
 8010092:	f005 feef 	bl	8015e74 <iprintf>
  while (seg_list != NULL &&
 8010096:	68bb      	ldr	r3, [r7, #8]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d020      	beq.n	80100de <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801009c:	68bb      	ldr	r3, [r7, #8]
 801009e:	68db      	ldr	r3, [r3, #12]
 80100a0:	685b      	ldr	r3, [r3, #4]
 80100a2:	4618      	mov	r0, r3
 80100a4:	f7fb f8d7 	bl	800b256 <lwip_htonl>
 80100a8:	4604      	mov	r4, r0
 80100aa:	68bb      	ldr	r3, [r7, #8]
 80100ac:	891b      	ldrh	r3, [r3, #8]
 80100ae:	461d      	mov	r5, r3
 80100b0:	68bb      	ldr	r3, [r7, #8]
 80100b2:	68db      	ldr	r3, [r3, #12]
 80100b4:	899b      	ldrh	r3, [r3, #12]
 80100b6:	b29b      	uxth	r3, r3
 80100b8:	4618      	mov	r0, r3
 80100ba:	f7fb f8b7 	bl	800b22c <lwip_htons>
 80100be:	4603      	mov	r3, r0
 80100c0:	b2db      	uxtb	r3, r3
 80100c2:	f003 0303 	and.w	r3, r3, #3
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d001      	beq.n	80100ce <tcp_free_acked_segments+0xc6>
 80100ca:	2301      	movs	r3, #1
 80100cc:	e000      	b.n	80100d0 <tcp_free_acked_segments+0xc8>
 80100ce:	2300      	movs	r3, #0
 80100d0:	442b      	add	r3, r5
 80100d2:	18e2      	adds	r2, r4, r3
 80100d4:	4b09      	ldr	r3, [pc, #36]	; (80100fc <tcp_free_acked_segments+0xf4>)
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80100da:	2b00      	cmp	r3, #0
 80100dc:	dd9c      	ble.n	8010018 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80100de:	68bb      	ldr	r3, [r7, #8]
}
 80100e0:	4618      	mov	r0, r3
 80100e2:	3718      	adds	r7, #24
 80100e4:	46bd      	mov	sp, r7
 80100e6:	bdb0      	pop	{r4, r5, r7, pc}
 80100e8:	080182d4 	.word	0x080182d4
 80100ec:	080185bc 	.word	0x080185bc
 80100f0:	08018320 	.word	0x08018320
 80100f4:	2000450c 	.word	0x2000450c
 80100f8:	080185e4 	.word	0x080185e4
 80100fc:	20004508 	.word	0x20004508

08010100 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8010100:	b5b0      	push	{r4, r5, r7, lr}
 8010102:	b094      	sub	sp, #80	; 0x50
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8010108:	2300      	movs	r3, #0
 801010a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	2b00      	cmp	r3, #0
 8010110:	d106      	bne.n	8010120 <tcp_receive+0x20>
 8010112:	4ba6      	ldr	r3, [pc, #664]	; (80103ac <tcp_receive+0x2ac>)
 8010114:	f240 427b 	movw	r2, #1147	; 0x47b
 8010118:	49a5      	ldr	r1, [pc, #660]	; (80103b0 <tcp_receive+0x2b0>)
 801011a:	48a6      	ldr	r0, [pc, #664]	; (80103b4 <tcp_receive+0x2b4>)
 801011c:	f005 feaa 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	7d1b      	ldrb	r3, [r3, #20]
 8010124:	2b03      	cmp	r3, #3
 8010126:	d806      	bhi.n	8010136 <tcp_receive+0x36>
 8010128:	4ba0      	ldr	r3, [pc, #640]	; (80103ac <tcp_receive+0x2ac>)
 801012a:	f240 427c 	movw	r2, #1148	; 0x47c
 801012e:	49a2      	ldr	r1, [pc, #648]	; (80103b8 <tcp_receive+0x2b8>)
 8010130:	48a0      	ldr	r0, [pc, #640]	; (80103b4 <tcp_receive+0x2b4>)
 8010132:	f005 fe9f 	bl	8015e74 <iprintf>

  if (flags & TCP_ACK) {
 8010136:	4ba1      	ldr	r3, [pc, #644]	; (80103bc <tcp_receive+0x2bc>)
 8010138:	781b      	ldrb	r3, [r3, #0]
 801013a:	f003 0310 	and.w	r3, r3, #16
 801013e:	2b00      	cmp	r3, #0
 8010140:	f000 8263 	beq.w	801060a <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801014a:	461a      	mov	r2, r3
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010150:	4413      	add	r3, r2
 8010152:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010158:	4b99      	ldr	r3, [pc, #612]	; (80103c0 <tcp_receive+0x2c0>)
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	1ad3      	subs	r3, r2, r3
 801015e:	2b00      	cmp	r3, #0
 8010160:	db1b      	blt.n	801019a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010166:	4b96      	ldr	r3, [pc, #600]	; (80103c0 <tcp_receive+0x2c0>)
 8010168:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801016a:	429a      	cmp	r2, r3
 801016c:	d106      	bne.n	801017c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010172:	4b94      	ldr	r3, [pc, #592]	; (80103c4 <tcp_receive+0x2c4>)
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	1ad3      	subs	r3, r2, r3
 8010178:	2b00      	cmp	r3, #0
 801017a:	db0e      	blt.n	801019a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010180:	4b90      	ldr	r3, [pc, #576]	; (80103c4 <tcp_receive+0x2c4>)
 8010182:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010184:	429a      	cmp	r2, r3
 8010186:	d125      	bne.n	80101d4 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010188:	4b8f      	ldr	r3, [pc, #572]	; (80103c8 <tcp_receive+0x2c8>)
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	89db      	ldrh	r3, [r3, #14]
 801018e:	b29a      	uxth	r2, r3
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010196:	429a      	cmp	r2, r3
 8010198:	d91c      	bls.n	80101d4 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801019a:	4b8b      	ldr	r3, [pc, #556]	; (80103c8 <tcp_receive+0x2c8>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	89db      	ldrh	r3, [r3, #14]
 80101a0:	b29a      	uxth	r2, r3
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80101b4:	429a      	cmp	r2, r3
 80101b6:	d205      	bcs.n	80101c4 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 80101c4:	4b7e      	ldr	r3, [pc, #504]	; (80103c0 <tcp_receive+0x2c0>)
 80101c6:	681a      	ldr	r2, [r3, #0]
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80101cc:	4b7d      	ldr	r3, [pc, #500]	; (80103c4 <tcp_receive+0x2c4>)
 80101ce:	681a      	ldr	r2, [r3, #0]
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80101d4:	4b7b      	ldr	r3, [pc, #492]	; (80103c4 <tcp_receive+0x2c4>)
 80101d6:	681a      	ldr	r2, [r3, #0]
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101dc:	1ad3      	subs	r3, r2, r3
 80101de:	2b00      	cmp	r3, #0
 80101e0:	dc58      	bgt.n	8010294 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80101e2:	4b7a      	ldr	r3, [pc, #488]	; (80103cc <tcp_receive+0x2cc>)
 80101e4:	881b      	ldrh	r3, [r3, #0]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d14b      	bne.n	8010282 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80101ee:	687a      	ldr	r2, [r7, #4]
 80101f0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80101f4:	4413      	add	r3, r2
 80101f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80101f8:	429a      	cmp	r2, r3
 80101fa:	d142      	bne.n	8010282 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010202:	2b00      	cmp	r3, #0
 8010204:	db3d      	blt.n	8010282 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801020a:	4b6e      	ldr	r3, [pc, #440]	; (80103c4 <tcp_receive+0x2c4>)
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	429a      	cmp	r2, r3
 8010210:	d137      	bne.n	8010282 <tcp_receive+0x182>
              found_dupack = 1;
 8010212:	2301      	movs	r3, #1
 8010214:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801021c:	2bff      	cmp	r3, #255	; 0xff
 801021e:	d007      	beq.n	8010230 <tcp_receive+0x130>
                ++pcb->dupacks;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010226:	3301      	adds	r3, #1
 8010228:	b2da      	uxtb	r2, r3
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010236:	2b03      	cmp	r3, #3
 8010238:	d91b      	bls.n	8010272 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010244:	4413      	add	r3, r2
 8010246:	b29a      	uxth	r2, r3
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801024e:	429a      	cmp	r2, r3
 8010250:	d30a      	bcc.n	8010268 <tcp_receive+0x168>
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801025c:	4413      	add	r3, r2
 801025e:	b29a      	uxth	r2, r3
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010266:	e004      	b.n	8010272 <tcp_receive+0x172>
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801026e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010278:	2b02      	cmp	r3, #2
 801027a:	d902      	bls.n	8010282 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801027c:	6878      	ldr	r0, [r7, #4]
 801027e:	f002 fb47 	bl	8012910 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8010282:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010284:	2b00      	cmp	r3, #0
 8010286:	f040 8160 	bne.w	801054a <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2200      	movs	r2, #0
 801028e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010292:	e15a      	b.n	801054a <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010294:	4b4b      	ldr	r3, [pc, #300]	; (80103c4 <tcp_receive+0x2c4>)
 8010296:	681a      	ldr	r2, [r3, #0]
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801029c:	1ad3      	subs	r3, r2, r3
 801029e:	3b01      	subs	r3, #1
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	f2c0 814d 	blt.w	8010540 <tcp_receive+0x440>
 80102a6:	4b47      	ldr	r3, [pc, #284]	; (80103c4 <tcp_receive+0x2c4>)
 80102a8:	681a      	ldr	r2, [r3, #0]
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80102ae:	1ad3      	subs	r3, r2, r3
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	f300 8145 	bgt.w	8010540 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	8b5b      	ldrh	r3, [r3, #26]
 80102ba:	f003 0304 	and.w	r3, r3, #4
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d010      	beq.n	80102e4 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	8b5b      	ldrh	r3, [r3, #26]
 80102c6:	f023 0304 	bic.w	r3, r3, #4
 80102ca:	b29a      	uxth	r2, r3
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	2200      	movs	r2, #0
 80102e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	2200      	movs	r2, #0
 80102e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80102f2:	10db      	asrs	r3, r3, #3
 80102f4:	b21b      	sxth	r3, r3
 80102f6:	b29a      	uxth	r2, r3
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80102fe:	b29b      	uxth	r3, r3
 8010300:	4413      	add	r3, r2
 8010302:	b29b      	uxth	r3, r3
 8010304:	b21a      	sxth	r2, r3
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801030c:	4b2d      	ldr	r3, [pc, #180]	; (80103c4 <tcp_receive+0x2c4>)
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	b29a      	uxth	r2, r3
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010316:	b29b      	uxth	r3, r3
 8010318:	1ad3      	subs	r3, r2, r3
 801031a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	2200      	movs	r2, #0
 8010320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8010324:	4b27      	ldr	r3, [pc, #156]	; (80103c4 <tcp_receive+0x2c4>)
 8010326:	681a      	ldr	r2, [r3, #0]
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	7d1b      	ldrb	r3, [r3, #20]
 8010330:	2b03      	cmp	r3, #3
 8010332:	f240 8096 	bls.w	8010462 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8010342:	429a      	cmp	r2, r3
 8010344:	d244      	bcs.n	80103d0 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	8b5b      	ldrh	r3, [r3, #26]
 801034a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801034e:	2b00      	cmp	r3, #0
 8010350:	d001      	beq.n	8010356 <tcp_receive+0x256>
 8010352:	2301      	movs	r3, #1
 8010354:	e000      	b.n	8010358 <tcp_receive+0x258>
 8010356:	2302      	movs	r3, #2
 8010358:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801035c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8010360:	b29a      	uxth	r2, r3
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010366:	fb12 f303 	smulbb	r3, r2, r3
 801036a:	b29b      	uxth	r3, r3
 801036c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801036e:	4293      	cmp	r3, r2
 8010370:	bf28      	it	cs
 8010372:	4613      	movcs	r3, r2
 8010374:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801037c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801037e:	4413      	add	r3, r2
 8010380:	b29a      	uxth	r2, r3
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010388:	429a      	cmp	r2, r3
 801038a:	d309      	bcc.n	80103a0 <tcp_receive+0x2a0>
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010392:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010394:	4413      	add	r3, r2
 8010396:	b29a      	uxth	r2, r3
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801039e:	e060      	b.n	8010462 <tcp_receive+0x362>
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80103a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80103aa:	e05a      	b.n	8010462 <tcp_receive+0x362>
 80103ac:	080182d4 	.word	0x080182d4
 80103b0:	08018604 	.word	0x08018604
 80103b4:	08018320 	.word	0x08018320
 80103b8:	08018620 	.word	0x08018620
 80103bc:	20004510 	.word	0x20004510
 80103c0:	20004504 	.word	0x20004504
 80103c4:	20004508 	.word	0x20004508
 80103c8:	200044f4 	.word	0x200044f4
 80103cc:	2000450e 	.word	0x2000450e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80103d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80103d8:	4413      	add	r3, r2
 80103da:	b29a      	uxth	r2, r3
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80103e2:	429a      	cmp	r2, r3
 80103e4:	d309      	bcc.n	80103fa <tcp_receive+0x2fa>
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80103ec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80103ee:	4413      	add	r3, r2
 80103f0:	b29a      	uxth	r2, r3
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80103f8:	e004      	b.n	8010404 <tcp_receive+0x304>
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010400:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010410:	429a      	cmp	r2, r3
 8010412:	d326      	bcc.n	8010462 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010420:	1ad3      	subs	r3, r2, r3
 8010422:	b29a      	uxth	r2, r3
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010434:	4413      	add	r3, r2
 8010436:	b29a      	uxth	r2, r3
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801043e:	429a      	cmp	r2, r3
 8010440:	d30a      	bcc.n	8010458 <tcp_receive+0x358>
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801044c:	4413      	add	r3, r2
 801044e:	b29a      	uxth	r2, r3
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010456:	e004      	b.n	8010462 <tcp_receive+0x362>
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801045e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801046a:	4a98      	ldr	r2, [pc, #608]	; (80106cc <tcp_receive+0x5cc>)
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	f7ff fdcb 	bl	8010008 <tcp_free_acked_segments>
 8010472:	4602      	mov	r2, r0
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010480:	4a93      	ldr	r2, [pc, #588]	; (80106d0 <tcp_receive+0x5d0>)
 8010482:	6878      	ldr	r0, [r7, #4]
 8010484:	f7ff fdc0 	bl	8010008 <tcp_free_acked_segments>
 8010488:	4602      	mov	r2, r0
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010492:	2b00      	cmp	r3, #0
 8010494:	d104      	bne.n	80104a0 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801049c:	861a      	strh	r2, [r3, #48]	; 0x30
 801049e:	e002      	b.n	80104a6 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	2200      	movs	r2, #0
 80104a4:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	2200      	movs	r2, #0
 80104aa:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d103      	bne.n	80104bc <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	2200      	movs	r2, #0
 80104b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80104c2:	4b84      	ldr	r3, [pc, #528]	; (80106d4 <tcp_receive+0x5d4>)
 80104c4:	881b      	ldrh	r3, [r3, #0]
 80104c6:	4413      	add	r3, r2
 80104c8:	b29a      	uxth	r2, r3
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	8b5b      	ldrh	r3, [r3, #26]
 80104d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d035      	beq.n	8010548 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d118      	bne.n	8010516 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d00c      	beq.n	8010506 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80104f4:	68db      	ldr	r3, [r3, #12]
 80104f6:	685b      	ldr	r3, [r3, #4]
 80104f8:	4618      	mov	r0, r3
 80104fa:	f7fa feac 	bl	800b256 <lwip_htonl>
 80104fe:	4603      	mov	r3, r0
 8010500:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010502:	2b00      	cmp	r3, #0
 8010504:	dc20      	bgt.n	8010548 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	8b5b      	ldrh	r3, [r3, #26]
 801050a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801050e:	b29a      	uxth	r2, r3
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010514:	e018      	b.n	8010548 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801051e:	68db      	ldr	r3, [r3, #12]
 8010520:	685b      	ldr	r3, [r3, #4]
 8010522:	4618      	mov	r0, r3
 8010524:	f7fa fe97 	bl	800b256 <lwip_htonl>
 8010528:	4603      	mov	r3, r0
 801052a:	1ae3      	subs	r3, r4, r3
 801052c:	2b00      	cmp	r3, #0
 801052e:	dc0b      	bgt.n	8010548 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	8b5b      	ldrh	r3, [r3, #26]
 8010534:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010538:	b29a      	uxth	r2, r3
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801053e:	e003      	b.n	8010548 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010540:	6878      	ldr	r0, [r7, #4]
 8010542:	f002 fbdf 	bl	8012d04 <tcp_send_empty_ack>
 8010546:	e000      	b.n	801054a <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010548:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801054e:	2b00      	cmp	r3, #0
 8010550:	d05b      	beq.n	801060a <tcp_receive+0x50a>
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010556:	4b60      	ldr	r3, [pc, #384]	; (80106d8 <tcp_receive+0x5d8>)
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	1ad3      	subs	r3, r2, r3
 801055c:	2b00      	cmp	r3, #0
 801055e:	da54      	bge.n	801060a <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010560:	4b5e      	ldr	r3, [pc, #376]	; (80106dc <tcp_receive+0x5dc>)
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	b29a      	uxth	r2, r3
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801056a:	b29b      	uxth	r3, r3
 801056c:	1ad3      	subs	r3, r2, r3
 801056e:	b29b      	uxth	r3, r3
 8010570:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010574:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801057e:	10db      	asrs	r3, r3, #3
 8010580:	b21b      	sxth	r3, r3
 8010582:	b29b      	uxth	r3, r3
 8010584:	1ad3      	subs	r3, r2, r3
 8010586:	b29b      	uxth	r3, r3
 8010588:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010592:	b29a      	uxth	r2, r3
 8010594:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010598:	4413      	add	r3, r2
 801059a:	b29b      	uxth	r3, r3
 801059c:	b21a      	sxth	r2, r3
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 80105a2:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	da05      	bge.n	80105b6 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 80105aa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80105ae:	425b      	negs	r3, r3
 80105b0:	b29b      	uxth	r3, r3
 80105b2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80105b6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80105c0:	109b      	asrs	r3, r3, #2
 80105c2:	b21b      	sxth	r3, r3
 80105c4:	b29b      	uxth	r3, r3
 80105c6:	1ad3      	subs	r3, r2, r3
 80105c8:	b29b      	uxth	r3, r3
 80105ca:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80105d4:	b29a      	uxth	r2, r3
 80105d6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80105da:	4413      	add	r3, r2
 80105dc:	b29b      	uxth	r3, r3
 80105de:	b21a      	sxth	r2, r3
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80105ea:	10db      	asrs	r3, r3, #3
 80105ec:	b21b      	sxth	r3, r3
 80105ee:	b29a      	uxth	r2, r3
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80105f6:	b29b      	uxth	r3, r3
 80105f8:	4413      	add	r3, r2
 80105fa:	b29b      	uxth	r3, r3
 80105fc:	b21a      	sxth	r2, r3
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	2200      	movs	r2, #0
 8010608:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801060a:	4b35      	ldr	r3, [pc, #212]	; (80106e0 <tcp_receive+0x5e0>)
 801060c:	881b      	ldrh	r3, [r3, #0]
 801060e:	2b00      	cmp	r3, #0
 8010610:	f000 84e1 	beq.w	8010fd6 <tcp_receive+0xed6>
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	7d1b      	ldrb	r3, [r3, #20]
 8010618:	2b06      	cmp	r3, #6
 801061a:	f200 84dc 	bhi.w	8010fd6 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010622:	4b30      	ldr	r3, [pc, #192]	; (80106e4 <tcp_receive+0x5e4>)
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	1ad3      	subs	r3, r2, r3
 8010628:	3b01      	subs	r3, #1
 801062a:	2b00      	cmp	r3, #0
 801062c:	f2c0 808e 	blt.w	801074c <tcp_receive+0x64c>
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010634:	4b2a      	ldr	r3, [pc, #168]	; (80106e0 <tcp_receive+0x5e0>)
 8010636:	881b      	ldrh	r3, [r3, #0]
 8010638:	4619      	mov	r1, r3
 801063a:	4b2a      	ldr	r3, [pc, #168]	; (80106e4 <tcp_receive+0x5e4>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	440b      	add	r3, r1
 8010640:	1ad3      	subs	r3, r2, r3
 8010642:	3301      	adds	r3, #1
 8010644:	2b00      	cmp	r3, #0
 8010646:	f300 8081 	bgt.w	801074c <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801064a:	4b27      	ldr	r3, [pc, #156]	; (80106e8 <tcp_receive+0x5e8>)
 801064c:	685b      	ldr	r3, [r3, #4]
 801064e:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010654:	4b23      	ldr	r3, [pc, #140]	; (80106e4 <tcp_receive+0x5e4>)
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	1ad3      	subs	r3, r2, r3
 801065a:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801065c:	4b22      	ldr	r3, [pc, #136]	; (80106e8 <tcp_receive+0x5e8>)
 801065e:	685b      	ldr	r3, [r3, #4]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d106      	bne.n	8010672 <tcp_receive+0x572>
 8010664:	4b21      	ldr	r3, [pc, #132]	; (80106ec <tcp_receive+0x5ec>)
 8010666:	f240 5294 	movw	r2, #1428	; 0x594
 801066a:	4921      	ldr	r1, [pc, #132]	; (80106f0 <tcp_receive+0x5f0>)
 801066c:	4821      	ldr	r0, [pc, #132]	; (80106f4 <tcp_receive+0x5f4>)
 801066e:	f005 fc01 	bl	8015e74 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8010672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010674:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010678:	4293      	cmp	r3, r2
 801067a:	d906      	bls.n	801068a <tcp_receive+0x58a>
 801067c:	4b1b      	ldr	r3, [pc, #108]	; (80106ec <tcp_receive+0x5ec>)
 801067e:	f240 5295 	movw	r2, #1429	; 0x595
 8010682:	491d      	ldr	r1, [pc, #116]	; (80106f8 <tcp_receive+0x5f8>)
 8010684:	481b      	ldr	r0, [pc, #108]	; (80106f4 <tcp_receive+0x5f4>)
 8010686:	f005 fbf5 	bl	8015e74 <iprintf>
      off = (u16_t)off32;
 801068a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801068c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8010690:	4b15      	ldr	r3, [pc, #84]	; (80106e8 <tcp_receive+0x5e8>)
 8010692:	685b      	ldr	r3, [r3, #4]
 8010694:	891b      	ldrh	r3, [r3, #8]
 8010696:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801069a:	429a      	cmp	r2, r3
 801069c:	d906      	bls.n	80106ac <tcp_receive+0x5ac>
 801069e:	4b13      	ldr	r3, [pc, #76]	; (80106ec <tcp_receive+0x5ec>)
 80106a0:	f240 5297 	movw	r2, #1431	; 0x597
 80106a4:	4915      	ldr	r1, [pc, #84]	; (80106fc <tcp_receive+0x5fc>)
 80106a6:	4813      	ldr	r0, [pc, #76]	; (80106f4 <tcp_receive+0x5f4>)
 80106a8:	f005 fbe4 	bl	8015e74 <iprintf>
      inseg.len -= off;
 80106ac:	4b0e      	ldr	r3, [pc, #56]	; (80106e8 <tcp_receive+0x5e8>)
 80106ae:	891a      	ldrh	r2, [r3, #8]
 80106b0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80106b4:	1ad3      	subs	r3, r2, r3
 80106b6:	b29a      	uxth	r2, r3
 80106b8:	4b0b      	ldr	r3, [pc, #44]	; (80106e8 <tcp_receive+0x5e8>)
 80106ba:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80106bc:	4b0a      	ldr	r3, [pc, #40]	; (80106e8 <tcp_receive+0x5e8>)
 80106be:	685b      	ldr	r3, [r3, #4]
 80106c0:	891a      	ldrh	r2, [r3, #8]
 80106c2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80106c6:	1ad3      	subs	r3, r2, r3
 80106c8:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 80106ca:	e029      	b.n	8010720 <tcp_receive+0x620>
 80106cc:	0801863c 	.word	0x0801863c
 80106d0:	08018644 	.word	0x08018644
 80106d4:	2000450c 	.word	0x2000450c
 80106d8:	20004508 	.word	0x20004508
 80106dc:	2000b504 	.word	0x2000b504
 80106e0:	2000450e 	.word	0x2000450e
 80106e4:	20004504 	.word	0x20004504
 80106e8:	200044e4 	.word	0x200044e4
 80106ec:	080182d4 	.word	0x080182d4
 80106f0:	0801864c 	.word	0x0801864c
 80106f4:	08018320 	.word	0x08018320
 80106f8:	0801865c 	.word	0x0801865c
 80106fc:	0801866c 	.word	0x0801866c
        off -= p->len;
 8010700:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010702:	895b      	ldrh	r3, [r3, #10]
 8010704:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010708:	1ad3      	subs	r3, r2, r3
 801070a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801070e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010710:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010712:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010716:	2200      	movs	r2, #0
 8010718:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801071a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8010720:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010722:	895b      	ldrh	r3, [r3, #10]
 8010724:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010728:	429a      	cmp	r2, r3
 801072a:	d8e9      	bhi.n	8010700 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801072c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010730:	4619      	mov	r1, r3
 8010732:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8010734:	f7fc f8d2 	bl	800c8dc <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801073c:	4a91      	ldr	r2, [pc, #580]	; (8010984 <tcp_receive+0x884>)
 801073e:	6013      	str	r3, [r2, #0]
 8010740:	4b91      	ldr	r3, [pc, #580]	; (8010988 <tcp_receive+0x888>)
 8010742:	68db      	ldr	r3, [r3, #12]
 8010744:	4a8f      	ldr	r2, [pc, #572]	; (8010984 <tcp_receive+0x884>)
 8010746:	6812      	ldr	r2, [r2, #0]
 8010748:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801074a:	e00d      	b.n	8010768 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801074c:	4b8d      	ldr	r3, [pc, #564]	; (8010984 <tcp_receive+0x884>)
 801074e:	681a      	ldr	r2, [r3, #0]
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010754:	1ad3      	subs	r3, r2, r3
 8010756:	2b00      	cmp	r3, #0
 8010758:	da06      	bge.n	8010768 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	8b5b      	ldrh	r3, [r3, #26]
 801075e:	f043 0302 	orr.w	r3, r3, #2
 8010762:	b29a      	uxth	r2, r3
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010768:	4b86      	ldr	r3, [pc, #536]	; (8010984 <tcp_receive+0x884>)
 801076a:	681a      	ldr	r2, [r3, #0]
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010770:	1ad3      	subs	r3, r2, r3
 8010772:	2b00      	cmp	r3, #0
 8010774:	f2c0 842a 	blt.w	8010fcc <tcp_receive+0xecc>
 8010778:	4b82      	ldr	r3, [pc, #520]	; (8010984 <tcp_receive+0x884>)
 801077a:	681a      	ldr	r2, [r3, #0]
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010780:	6879      	ldr	r1, [r7, #4]
 8010782:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010784:	440b      	add	r3, r1
 8010786:	1ad3      	subs	r3, r2, r3
 8010788:	3301      	adds	r3, #1
 801078a:	2b00      	cmp	r3, #0
 801078c:	f300 841e 	bgt.w	8010fcc <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010794:	4b7b      	ldr	r3, [pc, #492]	; (8010984 <tcp_receive+0x884>)
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	429a      	cmp	r2, r3
 801079a:	f040 829a 	bne.w	8010cd2 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801079e:	4b7a      	ldr	r3, [pc, #488]	; (8010988 <tcp_receive+0x888>)
 80107a0:	891c      	ldrh	r4, [r3, #8]
 80107a2:	4b79      	ldr	r3, [pc, #484]	; (8010988 <tcp_receive+0x888>)
 80107a4:	68db      	ldr	r3, [r3, #12]
 80107a6:	899b      	ldrh	r3, [r3, #12]
 80107a8:	b29b      	uxth	r3, r3
 80107aa:	4618      	mov	r0, r3
 80107ac:	f7fa fd3e 	bl	800b22c <lwip_htons>
 80107b0:	4603      	mov	r3, r0
 80107b2:	b2db      	uxtb	r3, r3
 80107b4:	f003 0303 	and.w	r3, r3, #3
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d001      	beq.n	80107c0 <tcp_receive+0x6c0>
 80107bc:	2301      	movs	r3, #1
 80107be:	e000      	b.n	80107c2 <tcp_receive+0x6c2>
 80107c0:	2300      	movs	r3, #0
 80107c2:	4423      	add	r3, r4
 80107c4:	b29a      	uxth	r2, r3
 80107c6:	4b71      	ldr	r3, [pc, #452]	; (801098c <tcp_receive+0x88c>)
 80107c8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80107ce:	4b6f      	ldr	r3, [pc, #444]	; (801098c <tcp_receive+0x88c>)
 80107d0:	881b      	ldrh	r3, [r3, #0]
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d275      	bcs.n	80108c2 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80107d6:	4b6c      	ldr	r3, [pc, #432]	; (8010988 <tcp_receive+0x888>)
 80107d8:	68db      	ldr	r3, [r3, #12]
 80107da:	899b      	ldrh	r3, [r3, #12]
 80107dc:	b29b      	uxth	r3, r3
 80107de:	4618      	mov	r0, r3
 80107e0:	f7fa fd24 	bl	800b22c <lwip_htons>
 80107e4:	4603      	mov	r3, r0
 80107e6:	b2db      	uxtb	r3, r3
 80107e8:	f003 0301 	and.w	r3, r3, #1
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d01f      	beq.n	8010830 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80107f0:	4b65      	ldr	r3, [pc, #404]	; (8010988 <tcp_receive+0x888>)
 80107f2:	68db      	ldr	r3, [r3, #12]
 80107f4:	899b      	ldrh	r3, [r3, #12]
 80107f6:	b29b      	uxth	r3, r3
 80107f8:	b21b      	sxth	r3, r3
 80107fa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80107fe:	b21c      	sxth	r4, r3
 8010800:	4b61      	ldr	r3, [pc, #388]	; (8010988 <tcp_receive+0x888>)
 8010802:	68db      	ldr	r3, [r3, #12]
 8010804:	899b      	ldrh	r3, [r3, #12]
 8010806:	b29b      	uxth	r3, r3
 8010808:	4618      	mov	r0, r3
 801080a:	f7fa fd0f 	bl	800b22c <lwip_htons>
 801080e:	4603      	mov	r3, r0
 8010810:	b2db      	uxtb	r3, r3
 8010812:	b29b      	uxth	r3, r3
 8010814:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8010818:	b29b      	uxth	r3, r3
 801081a:	4618      	mov	r0, r3
 801081c:	f7fa fd06 	bl	800b22c <lwip_htons>
 8010820:	4603      	mov	r3, r0
 8010822:	b21b      	sxth	r3, r3
 8010824:	4323      	orrs	r3, r4
 8010826:	b21a      	sxth	r2, r3
 8010828:	4b57      	ldr	r3, [pc, #348]	; (8010988 <tcp_receive+0x888>)
 801082a:	68db      	ldr	r3, [r3, #12]
 801082c:	b292      	uxth	r2, r2
 801082e:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010834:	4b54      	ldr	r3, [pc, #336]	; (8010988 <tcp_receive+0x888>)
 8010836:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010838:	4b53      	ldr	r3, [pc, #332]	; (8010988 <tcp_receive+0x888>)
 801083a:	68db      	ldr	r3, [r3, #12]
 801083c:	899b      	ldrh	r3, [r3, #12]
 801083e:	b29b      	uxth	r3, r3
 8010840:	4618      	mov	r0, r3
 8010842:	f7fa fcf3 	bl	800b22c <lwip_htons>
 8010846:	4603      	mov	r3, r0
 8010848:	b2db      	uxtb	r3, r3
 801084a:	f003 0302 	and.w	r3, r3, #2
 801084e:	2b00      	cmp	r3, #0
 8010850:	d005      	beq.n	801085e <tcp_receive+0x75e>
            inseg.len -= 1;
 8010852:	4b4d      	ldr	r3, [pc, #308]	; (8010988 <tcp_receive+0x888>)
 8010854:	891b      	ldrh	r3, [r3, #8]
 8010856:	3b01      	subs	r3, #1
 8010858:	b29a      	uxth	r2, r3
 801085a:	4b4b      	ldr	r3, [pc, #300]	; (8010988 <tcp_receive+0x888>)
 801085c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801085e:	4b4a      	ldr	r3, [pc, #296]	; (8010988 <tcp_receive+0x888>)
 8010860:	685a      	ldr	r2, [r3, #4]
 8010862:	4b49      	ldr	r3, [pc, #292]	; (8010988 <tcp_receive+0x888>)
 8010864:	891b      	ldrh	r3, [r3, #8]
 8010866:	4619      	mov	r1, r3
 8010868:	4610      	mov	r0, r2
 801086a:	f7fb ff37 	bl	800c6dc <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801086e:	4b46      	ldr	r3, [pc, #280]	; (8010988 <tcp_receive+0x888>)
 8010870:	891c      	ldrh	r4, [r3, #8]
 8010872:	4b45      	ldr	r3, [pc, #276]	; (8010988 <tcp_receive+0x888>)
 8010874:	68db      	ldr	r3, [r3, #12]
 8010876:	899b      	ldrh	r3, [r3, #12]
 8010878:	b29b      	uxth	r3, r3
 801087a:	4618      	mov	r0, r3
 801087c:	f7fa fcd6 	bl	800b22c <lwip_htons>
 8010880:	4603      	mov	r3, r0
 8010882:	b2db      	uxtb	r3, r3
 8010884:	f003 0303 	and.w	r3, r3, #3
 8010888:	2b00      	cmp	r3, #0
 801088a:	d001      	beq.n	8010890 <tcp_receive+0x790>
 801088c:	2301      	movs	r3, #1
 801088e:	e000      	b.n	8010892 <tcp_receive+0x792>
 8010890:	2300      	movs	r3, #0
 8010892:	4423      	add	r3, r4
 8010894:	b29a      	uxth	r2, r3
 8010896:	4b3d      	ldr	r3, [pc, #244]	; (801098c <tcp_receive+0x88c>)
 8010898:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801089a:	4b3c      	ldr	r3, [pc, #240]	; (801098c <tcp_receive+0x88c>)
 801089c:	881b      	ldrh	r3, [r3, #0]
 801089e:	461a      	mov	r2, r3
 80108a0:	4b38      	ldr	r3, [pc, #224]	; (8010984 <tcp_receive+0x884>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	441a      	add	r2, r3
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80108aa:	6879      	ldr	r1, [r7, #4]
 80108ac:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80108ae:	440b      	add	r3, r1
 80108b0:	429a      	cmp	r2, r3
 80108b2:	d006      	beq.n	80108c2 <tcp_receive+0x7c2>
 80108b4:	4b36      	ldr	r3, [pc, #216]	; (8010990 <tcp_receive+0x890>)
 80108b6:	f240 52cc 	movw	r2, #1484	; 0x5cc
 80108ba:	4936      	ldr	r1, [pc, #216]	; (8010994 <tcp_receive+0x894>)
 80108bc:	4836      	ldr	r0, [pc, #216]	; (8010998 <tcp_receive+0x898>)
 80108be:	f005 fad9 	bl	8015e74 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	f000 80e7 	beq.w	8010a9a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80108cc:	4b2e      	ldr	r3, [pc, #184]	; (8010988 <tcp_receive+0x888>)
 80108ce:	68db      	ldr	r3, [r3, #12]
 80108d0:	899b      	ldrh	r3, [r3, #12]
 80108d2:	b29b      	uxth	r3, r3
 80108d4:	4618      	mov	r0, r3
 80108d6:	f7fa fca9 	bl	800b22c <lwip_htons>
 80108da:	4603      	mov	r3, r0
 80108dc:	b2db      	uxtb	r3, r3
 80108de:	f003 0301 	and.w	r3, r3, #1
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d010      	beq.n	8010908 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80108e6:	e00a      	b.n	80108fe <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80108ec:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80108f2:	681a      	ldr	r2, [r3, #0]
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80108f8:	68f8      	ldr	r0, [r7, #12]
 80108fa:	f7fd fca3 	bl	800e244 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010902:	2b00      	cmp	r3, #0
 8010904:	d1f0      	bne.n	80108e8 <tcp_receive+0x7e8>
 8010906:	e0c8      	b.n	8010a9a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801090c:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801090e:	e052      	b.n	80109b6 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010912:	68db      	ldr	r3, [r3, #12]
 8010914:	899b      	ldrh	r3, [r3, #12]
 8010916:	b29b      	uxth	r3, r3
 8010918:	4618      	mov	r0, r3
 801091a:	f7fa fc87 	bl	800b22c <lwip_htons>
 801091e:	4603      	mov	r3, r0
 8010920:	b2db      	uxtb	r3, r3
 8010922:	f003 0301 	and.w	r3, r3, #1
 8010926:	2b00      	cmp	r3, #0
 8010928:	d03d      	beq.n	80109a6 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801092a:	4b17      	ldr	r3, [pc, #92]	; (8010988 <tcp_receive+0x888>)
 801092c:	68db      	ldr	r3, [r3, #12]
 801092e:	899b      	ldrh	r3, [r3, #12]
 8010930:	b29b      	uxth	r3, r3
 8010932:	4618      	mov	r0, r3
 8010934:	f7fa fc7a 	bl	800b22c <lwip_htons>
 8010938:	4603      	mov	r3, r0
 801093a:	b2db      	uxtb	r3, r3
 801093c:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010940:	2b00      	cmp	r3, #0
 8010942:	d130      	bne.n	80109a6 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010944:	4b10      	ldr	r3, [pc, #64]	; (8010988 <tcp_receive+0x888>)
 8010946:	68db      	ldr	r3, [r3, #12]
 8010948:	899b      	ldrh	r3, [r3, #12]
 801094a:	b29c      	uxth	r4, r3
 801094c:	2001      	movs	r0, #1
 801094e:	f7fa fc6d 	bl	800b22c <lwip_htons>
 8010952:	4603      	mov	r3, r0
 8010954:	461a      	mov	r2, r3
 8010956:	4b0c      	ldr	r3, [pc, #48]	; (8010988 <tcp_receive+0x888>)
 8010958:	68db      	ldr	r3, [r3, #12]
 801095a:	4322      	orrs	r2, r4
 801095c:	b292      	uxth	r2, r2
 801095e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010960:	4b09      	ldr	r3, [pc, #36]	; (8010988 <tcp_receive+0x888>)
 8010962:	891c      	ldrh	r4, [r3, #8]
 8010964:	4b08      	ldr	r3, [pc, #32]	; (8010988 <tcp_receive+0x888>)
 8010966:	68db      	ldr	r3, [r3, #12]
 8010968:	899b      	ldrh	r3, [r3, #12]
 801096a:	b29b      	uxth	r3, r3
 801096c:	4618      	mov	r0, r3
 801096e:	f7fa fc5d 	bl	800b22c <lwip_htons>
 8010972:	4603      	mov	r3, r0
 8010974:	b2db      	uxtb	r3, r3
 8010976:	f003 0303 	and.w	r3, r3, #3
 801097a:	2b00      	cmp	r3, #0
 801097c:	d00e      	beq.n	801099c <tcp_receive+0x89c>
 801097e:	2301      	movs	r3, #1
 8010980:	e00d      	b.n	801099e <tcp_receive+0x89e>
 8010982:	bf00      	nop
 8010984:	20004504 	.word	0x20004504
 8010988:	200044e4 	.word	0x200044e4
 801098c:	2000450e 	.word	0x2000450e
 8010990:	080182d4 	.word	0x080182d4
 8010994:	0801867c 	.word	0x0801867c
 8010998:	08018320 	.word	0x08018320
 801099c:	2300      	movs	r3, #0
 801099e:	4423      	add	r3, r4
 80109a0:	b29a      	uxth	r2, r3
 80109a2:	4b98      	ldr	r3, [pc, #608]	; (8010c04 <tcp_receive+0xb04>)
 80109a4:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80109a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109a8:	613b      	str	r3, [r7, #16]
              next = next->next;
 80109aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80109b0:	6938      	ldr	r0, [r7, #16]
 80109b2:	f7fd fc47 	bl	800e244 <tcp_seg_free>
            while (next &&
 80109b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d00e      	beq.n	80109da <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80109bc:	4b91      	ldr	r3, [pc, #580]	; (8010c04 <tcp_receive+0xb04>)
 80109be:	881b      	ldrh	r3, [r3, #0]
 80109c0:	461a      	mov	r2, r3
 80109c2:	4b91      	ldr	r3, [pc, #580]	; (8010c08 <tcp_receive+0xb08>)
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	441a      	add	r2, r3
 80109c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109ca:	68db      	ldr	r3, [r3, #12]
 80109cc:	685b      	ldr	r3, [r3, #4]
 80109ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80109d0:	8909      	ldrh	r1, [r1, #8]
 80109d2:	440b      	add	r3, r1
 80109d4:	1ad3      	subs	r3, r2, r3
            while (next &&
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	da9a      	bge.n	8010910 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80109da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d059      	beq.n	8010a94 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80109e0:	4b88      	ldr	r3, [pc, #544]	; (8010c04 <tcp_receive+0xb04>)
 80109e2:	881b      	ldrh	r3, [r3, #0]
 80109e4:	461a      	mov	r2, r3
 80109e6:	4b88      	ldr	r3, [pc, #544]	; (8010c08 <tcp_receive+0xb08>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	441a      	add	r2, r3
 80109ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109ee:	68db      	ldr	r3, [r3, #12]
 80109f0:	685b      	ldr	r3, [r3, #4]
 80109f2:	1ad3      	subs	r3, r2, r3
            if (next &&
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	dd4d      	ble.n	8010a94 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80109f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109fa:	68db      	ldr	r3, [r3, #12]
 80109fc:	685b      	ldr	r3, [r3, #4]
 80109fe:	b29a      	uxth	r2, r3
 8010a00:	4b81      	ldr	r3, [pc, #516]	; (8010c08 <tcp_receive+0xb08>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	b29b      	uxth	r3, r3
 8010a06:	1ad3      	subs	r3, r2, r3
 8010a08:	b29a      	uxth	r2, r3
 8010a0a:	4b80      	ldr	r3, [pc, #512]	; (8010c0c <tcp_receive+0xb0c>)
 8010a0c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010a0e:	4b7f      	ldr	r3, [pc, #508]	; (8010c0c <tcp_receive+0xb0c>)
 8010a10:	68db      	ldr	r3, [r3, #12]
 8010a12:	899b      	ldrh	r3, [r3, #12]
 8010a14:	b29b      	uxth	r3, r3
 8010a16:	4618      	mov	r0, r3
 8010a18:	f7fa fc08 	bl	800b22c <lwip_htons>
 8010a1c:	4603      	mov	r3, r0
 8010a1e:	b2db      	uxtb	r3, r3
 8010a20:	f003 0302 	and.w	r3, r3, #2
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d005      	beq.n	8010a34 <tcp_receive+0x934>
                inseg.len -= 1;
 8010a28:	4b78      	ldr	r3, [pc, #480]	; (8010c0c <tcp_receive+0xb0c>)
 8010a2a:	891b      	ldrh	r3, [r3, #8]
 8010a2c:	3b01      	subs	r3, #1
 8010a2e:	b29a      	uxth	r2, r3
 8010a30:	4b76      	ldr	r3, [pc, #472]	; (8010c0c <tcp_receive+0xb0c>)
 8010a32:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010a34:	4b75      	ldr	r3, [pc, #468]	; (8010c0c <tcp_receive+0xb0c>)
 8010a36:	685a      	ldr	r2, [r3, #4]
 8010a38:	4b74      	ldr	r3, [pc, #464]	; (8010c0c <tcp_receive+0xb0c>)
 8010a3a:	891b      	ldrh	r3, [r3, #8]
 8010a3c:	4619      	mov	r1, r3
 8010a3e:	4610      	mov	r0, r2
 8010a40:	f7fb fe4c 	bl	800c6dc <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010a44:	4b71      	ldr	r3, [pc, #452]	; (8010c0c <tcp_receive+0xb0c>)
 8010a46:	891c      	ldrh	r4, [r3, #8]
 8010a48:	4b70      	ldr	r3, [pc, #448]	; (8010c0c <tcp_receive+0xb0c>)
 8010a4a:	68db      	ldr	r3, [r3, #12]
 8010a4c:	899b      	ldrh	r3, [r3, #12]
 8010a4e:	b29b      	uxth	r3, r3
 8010a50:	4618      	mov	r0, r3
 8010a52:	f7fa fbeb 	bl	800b22c <lwip_htons>
 8010a56:	4603      	mov	r3, r0
 8010a58:	b2db      	uxtb	r3, r3
 8010a5a:	f003 0303 	and.w	r3, r3, #3
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d001      	beq.n	8010a66 <tcp_receive+0x966>
 8010a62:	2301      	movs	r3, #1
 8010a64:	e000      	b.n	8010a68 <tcp_receive+0x968>
 8010a66:	2300      	movs	r3, #0
 8010a68:	4423      	add	r3, r4
 8010a6a:	b29a      	uxth	r2, r3
 8010a6c:	4b65      	ldr	r3, [pc, #404]	; (8010c04 <tcp_receive+0xb04>)
 8010a6e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8010a70:	4b64      	ldr	r3, [pc, #400]	; (8010c04 <tcp_receive+0xb04>)
 8010a72:	881b      	ldrh	r3, [r3, #0]
 8010a74:	461a      	mov	r2, r3
 8010a76:	4b64      	ldr	r3, [pc, #400]	; (8010c08 <tcp_receive+0xb08>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	441a      	add	r2, r3
 8010a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010a7e:	68db      	ldr	r3, [r3, #12]
 8010a80:	685b      	ldr	r3, [r3, #4]
 8010a82:	429a      	cmp	r2, r3
 8010a84:	d006      	beq.n	8010a94 <tcp_receive+0x994>
 8010a86:	4b62      	ldr	r3, [pc, #392]	; (8010c10 <tcp_receive+0xb10>)
 8010a88:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8010a8c:	4961      	ldr	r1, [pc, #388]	; (8010c14 <tcp_receive+0xb14>)
 8010a8e:	4862      	ldr	r0, [pc, #392]	; (8010c18 <tcp_receive+0xb18>)
 8010a90:	f005 f9f0 	bl	8015e74 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010a98:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010a9a:	4b5a      	ldr	r3, [pc, #360]	; (8010c04 <tcp_receive+0xb04>)
 8010a9c:	881b      	ldrh	r3, [r3, #0]
 8010a9e:	461a      	mov	r2, r3
 8010aa0:	4b59      	ldr	r3, [pc, #356]	; (8010c08 <tcp_receive+0xb08>)
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	441a      	add	r2, r3
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010aae:	4b55      	ldr	r3, [pc, #340]	; (8010c04 <tcp_receive+0xb04>)
 8010ab0:	881b      	ldrh	r3, [r3, #0]
 8010ab2:	429a      	cmp	r2, r3
 8010ab4:	d206      	bcs.n	8010ac4 <tcp_receive+0x9c4>
 8010ab6:	4b56      	ldr	r3, [pc, #344]	; (8010c10 <tcp_receive+0xb10>)
 8010ab8:	f240 6207 	movw	r2, #1543	; 0x607
 8010abc:	4957      	ldr	r1, [pc, #348]	; (8010c1c <tcp_receive+0xb1c>)
 8010abe:	4856      	ldr	r0, [pc, #344]	; (8010c18 <tcp_receive+0xb18>)
 8010ac0:	f005 f9d8 	bl	8015e74 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010ac8:	4b4e      	ldr	r3, [pc, #312]	; (8010c04 <tcp_receive+0xb04>)
 8010aca:	881b      	ldrh	r3, [r3, #0]
 8010acc:	1ad3      	subs	r3, r2, r3
 8010ace:	b29a      	uxth	r2, r3
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010ad4:	6878      	ldr	r0, [r7, #4]
 8010ad6:	f7fc fe93 	bl	800d800 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8010ada:	4b4c      	ldr	r3, [pc, #304]	; (8010c0c <tcp_receive+0xb0c>)
 8010adc:	685b      	ldr	r3, [r3, #4]
 8010ade:	891b      	ldrh	r3, [r3, #8]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d006      	beq.n	8010af2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8010ae4:	4b49      	ldr	r3, [pc, #292]	; (8010c0c <tcp_receive+0xb0c>)
 8010ae6:	685b      	ldr	r3, [r3, #4]
 8010ae8:	4a4d      	ldr	r2, [pc, #308]	; (8010c20 <tcp_receive+0xb20>)
 8010aea:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010aec:	4b47      	ldr	r3, [pc, #284]	; (8010c0c <tcp_receive+0xb0c>)
 8010aee:	2200      	movs	r2, #0
 8010af0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010af2:	4b46      	ldr	r3, [pc, #280]	; (8010c0c <tcp_receive+0xb0c>)
 8010af4:	68db      	ldr	r3, [r3, #12]
 8010af6:	899b      	ldrh	r3, [r3, #12]
 8010af8:	b29b      	uxth	r3, r3
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7fa fb96 	bl	800b22c <lwip_htons>
 8010b00:	4603      	mov	r3, r0
 8010b02:	b2db      	uxtb	r3, r3
 8010b04:	f003 0301 	and.w	r3, r3, #1
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	f000 80b8 	beq.w	8010c7e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8010b0e:	4b45      	ldr	r3, [pc, #276]	; (8010c24 <tcp_receive+0xb24>)
 8010b10:	781b      	ldrb	r3, [r3, #0]
 8010b12:	f043 0320 	orr.w	r3, r3, #32
 8010b16:	b2da      	uxtb	r2, r3
 8010b18:	4b42      	ldr	r3, [pc, #264]	; (8010c24 <tcp_receive+0xb24>)
 8010b1a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010b1c:	e0af      	b.n	8010c7e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010b22:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010b28:	68db      	ldr	r3, [r3, #12]
 8010b2a:	685b      	ldr	r3, [r3, #4]
 8010b2c:	4a36      	ldr	r2, [pc, #216]	; (8010c08 <tcp_receive+0xb08>)
 8010b2e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	891b      	ldrh	r3, [r3, #8]
 8010b34:	461c      	mov	r4, r3
 8010b36:	68bb      	ldr	r3, [r7, #8]
 8010b38:	68db      	ldr	r3, [r3, #12]
 8010b3a:	899b      	ldrh	r3, [r3, #12]
 8010b3c:	b29b      	uxth	r3, r3
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7fa fb74 	bl	800b22c <lwip_htons>
 8010b44:	4603      	mov	r3, r0
 8010b46:	b2db      	uxtb	r3, r3
 8010b48:	f003 0303 	and.w	r3, r3, #3
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d001      	beq.n	8010b54 <tcp_receive+0xa54>
 8010b50:	2301      	movs	r3, #1
 8010b52:	e000      	b.n	8010b56 <tcp_receive+0xa56>
 8010b54:	2300      	movs	r3, #0
 8010b56:	191a      	adds	r2, r3, r4
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b5c:	441a      	add	r2, r3
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010b66:	461c      	mov	r4, r3
 8010b68:	68bb      	ldr	r3, [r7, #8]
 8010b6a:	891b      	ldrh	r3, [r3, #8]
 8010b6c:	461d      	mov	r5, r3
 8010b6e:	68bb      	ldr	r3, [r7, #8]
 8010b70:	68db      	ldr	r3, [r3, #12]
 8010b72:	899b      	ldrh	r3, [r3, #12]
 8010b74:	b29b      	uxth	r3, r3
 8010b76:	4618      	mov	r0, r3
 8010b78:	f7fa fb58 	bl	800b22c <lwip_htons>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	b2db      	uxtb	r3, r3
 8010b80:	f003 0303 	and.w	r3, r3, #3
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d001      	beq.n	8010b8c <tcp_receive+0xa8c>
 8010b88:	2301      	movs	r3, #1
 8010b8a:	e000      	b.n	8010b8e <tcp_receive+0xa8e>
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	442b      	add	r3, r5
 8010b90:	429c      	cmp	r4, r3
 8010b92:	d206      	bcs.n	8010ba2 <tcp_receive+0xaa2>
 8010b94:	4b1e      	ldr	r3, [pc, #120]	; (8010c10 <tcp_receive+0xb10>)
 8010b96:	f240 622c 	movw	r2, #1580	; 0x62c
 8010b9a:	4923      	ldr	r1, [pc, #140]	; (8010c28 <tcp_receive+0xb28>)
 8010b9c:	481e      	ldr	r0, [pc, #120]	; (8010c18 <tcp_receive+0xb18>)
 8010b9e:	f005 f969 	bl	8015e74 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8010ba2:	68bb      	ldr	r3, [r7, #8]
 8010ba4:	891b      	ldrh	r3, [r3, #8]
 8010ba6:	461c      	mov	r4, r3
 8010ba8:	68bb      	ldr	r3, [r7, #8]
 8010baa:	68db      	ldr	r3, [r3, #12]
 8010bac:	899b      	ldrh	r3, [r3, #12]
 8010bae:	b29b      	uxth	r3, r3
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f7fa fb3b 	bl	800b22c <lwip_htons>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	b2db      	uxtb	r3, r3
 8010bba:	f003 0303 	and.w	r3, r3, #3
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d001      	beq.n	8010bc6 <tcp_receive+0xac6>
 8010bc2:	2301      	movs	r3, #1
 8010bc4:	e000      	b.n	8010bc8 <tcp_receive+0xac8>
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	1919      	adds	r1, r3, r4
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010bce:	b28b      	uxth	r3, r1
 8010bd0:	1ad3      	subs	r3, r2, r3
 8010bd2:	b29a      	uxth	r2, r3
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8010bd8:	6878      	ldr	r0, [r7, #4]
 8010bda:	f7fc fe11 	bl	800d800 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8010bde:	68bb      	ldr	r3, [r7, #8]
 8010be0:	685b      	ldr	r3, [r3, #4]
 8010be2:	891b      	ldrh	r3, [r3, #8]
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d028      	beq.n	8010c3a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8010be8:	4b0d      	ldr	r3, [pc, #52]	; (8010c20 <tcp_receive+0xb20>)
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d01d      	beq.n	8010c2c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8010bf0:	4b0b      	ldr	r3, [pc, #44]	; (8010c20 <tcp_receive+0xb20>)
 8010bf2:	681a      	ldr	r2, [r3, #0]
 8010bf4:	68bb      	ldr	r3, [r7, #8]
 8010bf6:	685b      	ldr	r3, [r3, #4]
 8010bf8:	4619      	mov	r1, r3
 8010bfa:	4610      	mov	r0, r2
 8010bfc:	f7fb ffc2 	bl	800cb84 <pbuf_cat>
 8010c00:	e018      	b.n	8010c34 <tcp_receive+0xb34>
 8010c02:	bf00      	nop
 8010c04:	2000450e 	.word	0x2000450e
 8010c08:	20004504 	.word	0x20004504
 8010c0c:	200044e4 	.word	0x200044e4
 8010c10:	080182d4 	.word	0x080182d4
 8010c14:	080186b4 	.word	0x080186b4
 8010c18:	08018320 	.word	0x08018320
 8010c1c:	080186f0 	.word	0x080186f0
 8010c20:	20004514 	.word	0x20004514
 8010c24:	20004511 	.word	0x20004511
 8010c28:	08018710 	.word	0x08018710
            } else {
              recv_data = cseg->p;
 8010c2c:	68bb      	ldr	r3, [r7, #8]
 8010c2e:	685b      	ldr	r3, [r3, #4]
 8010c30:	4a70      	ldr	r2, [pc, #448]	; (8010df4 <tcp_receive+0xcf4>)
 8010c32:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8010c34:	68bb      	ldr	r3, [r7, #8]
 8010c36:	2200      	movs	r2, #0
 8010c38:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8010c3a:	68bb      	ldr	r3, [r7, #8]
 8010c3c:	68db      	ldr	r3, [r3, #12]
 8010c3e:	899b      	ldrh	r3, [r3, #12]
 8010c40:	b29b      	uxth	r3, r3
 8010c42:	4618      	mov	r0, r3
 8010c44:	f7fa faf2 	bl	800b22c <lwip_htons>
 8010c48:	4603      	mov	r3, r0
 8010c4a:	b2db      	uxtb	r3, r3
 8010c4c:	f003 0301 	and.w	r3, r3, #1
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d00d      	beq.n	8010c70 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8010c54:	4b68      	ldr	r3, [pc, #416]	; (8010df8 <tcp_receive+0xcf8>)
 8010c56:	781b      	ldrb	r3, [r3, #0]
 8010c58:	f043 0320 	orr.w	r3, r3, #32
 8010c5c:	b2da      	uxtb	r2, r3
 8010c5e:	4b66      	ldr	r3, [pc, #408]	; (8010df8 <tcp_receive+0xcf8>)
 8010c60:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	7d1b      	ldrb	r3, [r3, #20]
 8010c66:	2b04      	cmp	r3, #4
 8010c68:	d102      	bne.n	8010c70 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	2207      	movs	r2, #7
 8010c6e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8010c70:	68bb      	ldr	r3, [r7, #8]
 8010c72:	681a      	ldr	r2, [r3, #0]
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8010c78:	68b8      	ldr	r0, [r7, #8]
 8010c7a:	f7fd fae3 	bl	800e244 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d008      	beq.n	8010c98 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010c8a:	68db      	ldr	r3, [r3, #12]
 8010c8c:	685a      	ldr	r2, [r3, #4]
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8010c92:	429a      	cmp	r2, r3
 8010c94:	f43f af43 	beq.w	8010b1e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	8b5b      	ldrh	r3, [r3, #26]
 8010c9c:	f003 0301 	and.w	r3, r3, #1
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d00e      	beq.n	8010cc2 <tcp_receive+0xbc2>
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	8b5b      	ldrh	r3, [r3, #26]
 8010ca8:	f023 0301 	bic.w	r3, r3, #1
 8010cac:	b29a      	uxth	r2, r3
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	835a      	strh	r2, [r3, #26]
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	8b5b      	ldrh	r3, [r3, #26]
 8010cb6:	f043 0302 	orr.w	r3, r3, #2
 8010cba:	b29a      	uxth	r2, r3
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010cc0:	e188      	b.n	8010fd4 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	8b5b      	ldrh	r3, [r3, #26]
 8010cc6:	f043 0301 	orr.w	r3, r3, #1
 8010cca:	b29a      	uxth	r2, r3
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010cd0:	e180      	b.n	8010fd4 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d106      	bne.n	8010ce8 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8010cda:	4848      	ldr	r0, [pc, #288]	; (8010dfc <tcp_receive+0xcfc>)
 8010cdc:	f7fd fae8 	bl	800e2b0 <tcp_seg_copy>
 8010ce0:	4602      	mov	r2, r0
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	675a      	str	r2, [r3, #116]	; 0x74
 8010ce6:	e16d      	b.n	8010fc4 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8010ce8:	2300      	movs	r3, #0
 8010cea:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010cf0:	63bb      	str	r3, [r7, #56]	; 0x38
 8010cf2:	e157      	b.n	8010fa4 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8010cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf6:	68db      	ldr	r3, [r3, #12]
 8010cf8:	685a      	ldr	r2, [r3, #4]
 8010cfa:	4b41      	ldr	r3, [pc, #260]	; (8010e00 <tcp_receive+0xd00>)
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	429a      	cmp	r2, r3
 8010d00:	d11d      	bne.n	8010d3e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8010d02:	4b3e      	ldr	r3, [pc, #248]	; (8010dfc <tcp_receive+0xcfc>)
 8010d04:	891a      	ldrh	r2, [r3, #8]
 8010d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d08:	891b      	ldrh	r3, [r3, #8]
 8010d0a:	429a      	cmp	r2, r3
 8010d0c:	f240 814f 	bls.w	8010fae <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010d10:	483a      	ldr	r0, [pc, #232]	; (8010dfc <tcp_receive+0xcfc>)
 8010d12:	f7fd facd 	bl	800e2b0 <tcp_seg_copy>
 8010d16:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8010d18:	697b      	ldr	r3, [r7, #20]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	f000 8149 	beq.w	8010fb2 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8010d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d003      	beq.n	8010d2e <tcp_receive+0xc2e>
                    prev->next = cseg;
 8010d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d28:	697a      	ldr	r2, [r7, #20]
 8010d2a:	601a      	str	r2, [r3, #0]
 8010d2c:	e002      	b.n	8010d34 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	697a      	ldr	r2, [r7, #20]
 8010d32:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8010d34:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010d36:	6978      	ldr	r0, [r7, #20]
 8010d38:	f7ff f8de 	bl	800fef8 <tcp_oos_insert_segment>
                }
                break;
 8010d3c:	e139      	b.n	8010fb2 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8010d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d117      	bne.n	8010d74 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8010d44:	4b2e      	ldr	r3, [pc, #184]	; (8010e00 <tcp_receive+0xd00>)
 8010d46:	681a      	ldr	r2, [r3, #0]
 8010d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d4a:	68db      	ldr	r3, [r3, #12]
 8010d4c:	685b      	ldr	r3, [r3, #4]
 8010d4e:	1ad3      	subs	r3, r2, r3
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	da57      	bge.n	8010e04 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010d54:	4829      	ldr	r0, [pc, #164]	; (8010dfc <tcp_receive+0xcfc>)
 8010d56:	f7fd faab 	bl	800e2b0 <tcp_seg_copy>
 8010d5a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8010d5c:	69bb      	ldr	r3, [r7, #24]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	f000 8129 	beq.w	8010fb6 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	69ba      	ldr	r2, [r7, #24]
 8010d68:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8010d6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010d6c:	69b8      	ldr	r0, [r7, #24]
 8010d6e:	f7ff f8c3 	bl	800fef8 <tcp_oos_insert_segment>
                  }
                  break;
 8010d72:	e120      	b.n	8010fb6 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8010d74:	4b22      	ldr	r3, [pc, #136]	; (8010e00 <tcp_receive+0xd00>)
 8010d76:	681a      	ldr	r2, [r3, #0]
 8010d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d7a:	68db      	ldr	r3, [r3, #12]
 8010d7c:	685b      	ldr	r3, [r3, #4]
 8010d7e:	1ad3      	subs	r3, r2, r3
 8010d80:	3b01      	subs	r3, #1
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	db3e      	blt.n	8010e04 <tcp_receive+0xd04>
 8010d86:	4b1e      	ldr	r3, [pc, #120]	; (8010e00 <tcp_receive+0xd00>)
 8010d88:	681a      	ldr	r2, [r3, #0]
 8010d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d8c:	68db      	ldr	r3, [r3, #12]
 8010d8e:	685b      	ldr	r3, [r3, #4]
 8010d90:	1ad3      	subs	r3, r2, r3
 8010d92:	3301      	adds	r3, #1
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	dc35      	bgt.n	8010e04 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010d98:	4818      	ldr	r0, [pc, #96]	; (8010dfc <tcp_receive+0xcfc>)
 8010d9a:	f7fd fa89 	bl	800e2b0 <tcp_seg_copy>
 8010d9e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8010da0:	69fb      	ldr	r3, [r7, #28]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	f000 8109 	beq.w	8010fba <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8010da8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010daa:	68db      	ldr	r3, [r3, #12]
 8010dac:	685b      	ldr	r3, [r3, #4]
 8010dae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010db0:	8912      	ldrh	r2, [r2, #8]
 8010db2:	441a      	add	r2, r3
 8010db4:	4b12      	ldr	r3, [pc, #72]	; (8010e00 <tcp_receive+0xd00>)
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	1ad3      	subs	r3, r2, r3
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	dd12      	ble.n	8010de4 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8010dbe:	4b10      	ldr	r3, [pc, #64]	; (8010e00 <tcp_receive+0xd00>)
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	b29a      	uxth	r2, r3
 8010dc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010dc6:	68db      	ldr	r3, [r3, #12]
 8010dc8:	685b      	ldr	r3, [r3, #4]
 8010dca:	b29b      	uxth	r3, r3
 8010dcc:	1ad3      	subs	r3, r2, r3
 8010dce:	b29a      	uxth	r2, r3
 8010dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010dd2:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8010dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010dd6:	685a      	ldr	r2, [r3, #4]
 8010dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010dda:	891b      	ldrh	r3, [r3, #8]
 8010ddc:	4619      	mov	r1, r3
 8010dde:	4610      	mov	r0, r2
 8010de0:	f7fb fc7c 	bl	800c6dc <pbuf_realloc>
                    }
                    prev->next = cseg;
 8010de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010de6:	69fa      	ldr	r2, [r7, #28]
 8010de8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8010dea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010dec:	69f8      	ldr	r0, [r7, #28]
 8010dee:	f7ff f883 	bl	800fef8 <tcp_oos_insert_segment>
                  }
                  break;
 8010df2:	e0e2      	b.n	8010fba <tcp_receive+0xeba>
 8010df4:	20004514 	.word	0x20004514
 8010df8:	20004511 	.word	0x20004511
 8010dfc:	200044e4 	.word	0x200044e4
 8010e00:	20004504 	.word	0x20004504
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8010e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e06:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8010e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	f040 80c6 	bne.w	8010f9e <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8010e12:	4b80      	ldr	r3, [pc, #512]	; (8011014 <tcp_receive+0xf14>)
 8010e14:	681a      	ldr	r2, [r3, #0]
 8010e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e18:	68db      	ldr	r3, [r3, #12]
 8010e1a:	685b      	ldr	r3, [r3, #4]
 8010e1c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	f340 80bd 	ble.w	8010f9e <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e26:	68db      	ldr	r3, [r3, #12]
 8010e28:	899b      	ldrh	r3, [r3, #12]
 8010e2a:	b29b      	uxth	r3, r3
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	f7fa f9fd 	bl	800b22c <lwip_htons>
 8010e32:	4603      	mov	r3, r0
 8010e34:	b2db      	uxtb	r3, r3
 8010e36:	f003 0301 	and.w	r3, r3, #1
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	f040 80bf 	bne.w	8010fbe <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8010e40:	4875      	ldr	r0, [pc, #468]	; (8011018 <tcp_receive+0xf18>)
 8010e42:	f7fd fa35 	bl	800e2b0 <tcp_seg_copy>
 8010e46:	4602      	mov	r2, r0
 8010e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e4a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8010e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	f000 80b6 	beq.w	8010fc2 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8010e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e58:	68db      	ldr	r3, [r3, #12]
 8010e5a:	685b      	ldr	r3, [r3, #4]
 8010e5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010e5e:	8912      	ldrh	r2, [r2, #8]
 8010e60:	441a      	add	r2, r3
 8010e62:	4b6c      	ldr	r3, [pc, #432]	; (8011014 <tcp_receive+0xf14>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	1ad3      	subs	r3, r2, r3
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	dd12      	ble.n	8010e92 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8010e6c:	4b69      	ldr	r3, [pc, #420]	; (8011014 <tcp_receive+0xf14>)
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	b29a      	uxth	r2, r3
 8010e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e74:	68db      	ldr	r3, [r3, #12]
 8010e76:	685b      	ldr	r3, [r3, #4]
 8010e78:	b29b      	uxth	r3, r3
 8010e7a:	1ad3      	subs	r3, r2, r3
 8010e7c:	b29a      	uxth	r2, r3
 8010e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e80:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8010e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e84:	685a      	ldr	r2, [r3, #4]
 8010e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e88:	891b      	ldrh	r3, [r3, #8]
 8010e8a:	4619      	mov	r1, r3
 8010e8c:	4610      	mov	r0, r2
 8010e8e:	f7fb fc25 	bl	800c6dc <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8010e92:	4b62      	ldr	r3, [pc, #392]	; (801101c <tcp_receive+0xf1c>)
 8010e94:	881b      	ldrh	r3, [r3, #0]
 8010e96:	461a      	mov	r2, r3
 8010e98:	4b5e      	ldr	r3, [pc, #376]	; (8011014 <tcp_receive+0xf14>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	441a      	add	r2, r3
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ea2:	6879      	ldr	r1, [r7, #4]
 8010ea4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010ea6:	440b      	add	r3, r1
 8010ea8:	1ad3      	subs	r3, r2, r3
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	f340 8089 	ble.w	8010fc2 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8010eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	68db      	ldr	r3, [r3, #12]
 8010eb6:	899b      	ldrh	r3, [r3, #12]
 8010eb8:	b29b      	uxth	r3, r3
 8010eba:	4618      	mov	r0, r3
 8010ebc:	f7fa f9b6 	bl	800b22c <lwip_htons>
 8010ec0:	4603      	mov	r3, r0
 8010ec2:	b2db      	uxtb	r3, r3
 8010ec4:	f003 0301 	and.w	r3, r3, #1
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d022      	beq.n	8010f12 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8010ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	68db      	ldr	r3, [r3, #12]
 8010ed2:	899b      	ldrh	r3, [r3, #12]
 8010ed4:	b29b      	uxth	r3, r3
 8010ed6:	b21b      	sxth	r3, r3
 8010ed8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8010edc:	b21c      	sxth	r4, r3
 8010ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	68db      	ldr	r3, [r3, #12]
 8010ee4:	899b      	ldrh	r3, [r3, #12]
 8010ee6:	b29b      	uxth	r3, r3
 8010ee8:	4618      	mov	r0, r3
 8010eea:	f7fa f99f 	bl	800b22c <lwip_htons>
 8010eee:	4603      	mov	r3, r0
 8010ef0:	b2db      	uxtb	r3, r3
 8010ef2:	b29b      	uxth	r3, r3
 8010ef4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8010ef8:	b29b      	uxth	r3, r3
 8010efa:	4618      	mov	r0, r3
 8010efc:	f7fa f996 	bl	800b22c <lwip_htons>
 8010f00:	4603      	mov	r3, r0
 8010f02:	b21b      	sxth	r3, r3
 8010f04:	4323      	orrs	r3, r4
 8010f06:	b21a      	sxth	r2, r3
 8010f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	68db      	ldr	r3, [r3, #12]
 8010f0e:	b292      	uxth	r2, r2
 8010f10:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f16:	b29a      	uxth	r2, r3
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010f1c:	4413      	add	r3, r2
 8010f1e:	b299      	uxth	r1, r3
 8010f20:	4b3c      	ldr	r3, [pc, #240]	; (8011014 <tcp_receive+0xf14>)
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	b29a      	uxth	r2, r3
 8010f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	1a8a      	subs	r2, r1, r2
 8010f2c:	b292      	uxth	r2, r2
 8010f2e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8010f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	685a      	ldr	r2, [r3, #4]
 8010f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	891b      	ldrh	r3, [r3, #8]
 8010f3c:	4619      	mov	r1, r3
 8010f3e:	4610      	mov	r0, r2
 8010f40:	f7fb fbcc 	bl	800c6dc <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8010f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	891c      	ldrh	r4, [r3, #8]
 8010f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	68db      	ldr	r3, [r3, #12]
 8010f50:	899b      	ldrh	r3, [r3, #12]
 8010f52:	b29b      	uxth	r3, r3
 8010f54:	4618      	mov	r0, r3
 8010f56:	f7fa f969 	bl	800b22c <lwip_htons>
 8010f5a:	4603      	mov	r3, r0
 8010f5c:	b2db      	uxtb	r3, r3
 8010f5e:	f003 0303 	and.w	r3, r3, #3
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d001      	beq.n	8010f6a <tcp_receive+0xe6a>
 8010f66:	2301      	movs	r3, #1
 8010f68:	e000      	b.n	8010f6c <tcp_receive+0xe6c>
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	4423      	add	r3, r4
 8010f6e:	b29a      	uxth	r2, r3
 8010f70:	4b2a      	ldr	r3, [pc, #168]	; (801101c <tcp_receive+0xf1c>)
 8010f72:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010f74:	4b29      	ldr	r3, [pc, #164]	; (801101c <tcp_receive+0xf1c>)
 8010f76:	881b      	ldrh	r3, [r3, #0]
 8010f78:	461a      	mov	r2, r3
 8010f7a:	4b26      	ldr	r3, [pc, #152]	; (8011014 <tcp_receive+0xf14>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	441a      	add	r2, r3
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f84:	6879      	ldr	r1, [r7, #4]
 8010f86:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010f88:	440b      	add	r3, r1
 8010f8a:	429a      	cmp	r2, r3
 8010f8c:	d019      	beq.n	8010fc2 <tcp_receive+0xec2>
 8010f8e:	4b24      	ldr	r3, [pc, #144]	; (8011020 <tcp_receive+0xf20>)
 8010f90:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8010f94:	4923      	ldr	r1, [pc, #140]	; (8011024 <tcp_receive+0xf24>)
 8010f96:	4824      	ldr	r0, [pc, #144]	; (8011028 <tcp_receive+0xf28>)
 8010f98:	f004 ff6c 	bl	8015e74 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8010f9c:	e011      	b.n	8010fc2 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	63bb      	str	r3, [r7, #56]	; 0x38
 8010fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	f47f aea4 	bne.w	8010cf4 <tcp_receive+0xbf4>
 8010fac:	e00a      	b.n	8010fc4 <tcp_receive+0xec4>
                break;
 8010fae:	bf00      	nop
 8010fb0:	e008      	b.n	8010fc4 <tcp_receive+0xec4>
                break;
 8010fb2:	bf00      	nop
 8010fb4:	e006      	b.n	8010fc4 <tcp_receive+0xec4>
                  break;
 8010fb6:	bf00      	nop
 8010fb8:	e004      	b.n	8010fc4 <tcp_receive+0xec4>
                  break;
 8010fba:	bf00      	nop
 8010fbc:	e002      	b.n	8010fc4 <tcp_receive+0xec4>
                  break;
 8010fbe:	bf00      	nop
 8010fc0:	e000      	b.n	8010fc4 <tcp_receive+0xec4>
                break;
 8010fc2:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f001 fe9d 	bl	8012d04 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8010fca:	e003      	b.n	8010fd4 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8010fcc:	6878      	ldr	r0, [r7, #4]
 8010fce:	f001 fe99 	bl	8012d04 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010fd2:	e01a      	b.n	801100a <tcp_receive+0xf0a>
 8010fd4:	e019      	b.n	801100a <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8010fd6:	4b0f      	ldr	r3, [pc, #60]	; (8011014 <tcp_receive+0xf14>)
 8010fd8:	681a      	ldr	r2, [r3, #0]
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fde:	1ad3      	subs	r3, r2, r3
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	db0a      	blt.n	8010ffa <tcp_receive+0xefa>
 8010fe4:	4b0b      	ldr	r3, [pc, #44]	; (8011014 <tcp_receive+0xf14>)
 8010fe6:	681a      	ldr	r2, [r3, #0]
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fec:	6879      	ldr	r1, [r7, #4]
 8010fee:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010ff0:	440b      	add	r3, r1
 8010ff2:	1ad3      	subs	r3, r2, r3
 8010ff4:	3301      	adds	r3, #1
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	dd07      	ble.n	801100a <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	8b5b      	ldrh	r3, [r3, #26]
 8010ffe:	f043 0302 	orr.w	r3, r3, #2
 8011002:	b29a      	uxth	r2, r3
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8011008:	e7ff      	b.n	801100a <tcp_receive+0xf0a>
 801100a:	bf00      	nop
 801100c:	3750      	adds	r7, #80	; 0x50
 801100e:	46bd      	mov	sp, r7
 8011010:	bdb0      	pop	{r4, r5, r7, pc}
 8011012:	bf00      	nop
 8011014:	20004504 	.word	0x20004504
 8011018:	200044e4 	.word	0x200044e4
 801101c:	2000450e 	.word	0x2000450e
 8011020:	080182d4 	.word	0x080182d4
 8011024:	0801867c 	.word	0x0801867c
 8011028:	08018320 	.word	0x08018320

0801102c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801102c:	b480      	push	{r7}
 801102e:	b083      	sub	sp, #12
 8011030:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8011032:	4b15      	ldr	r3, [pc, #84]	; (8011088 <tcp_get_next_optbyte+0x5c>)
 8011034:	881b      	ldrh	r3, [r3, #0]
 8011036:	1c5a      	adds	r2, r3, #1
 8011038:	b291      	uxth	r1, r2
 801103a:	4a13      	ldr	r2, [pc, #76]	; (8011088 <tcp_get_next_optbyte+0x5c>)
 801103c:	8011      	strh	r1, [r2, #0]
 801103e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8011040:	4b12      	ldr	r3, [pc, #72]	; (801108c <tcp_get_next_optbyte+0x60>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d004      	beq.n	8011052 <tcp_get_next_optbyte+0x26>
 8011048:	4b11      	ldr	r3, [pc, #68]	; (8011090 <tcp_get_next_optbyte+0x64>)
 801104a:	881b      	ldrh	r3, [r3, #0]
 801104c:	88fa      	ldrh	r2, [r7, #6]
 801104e:	429a      	cmp	r2, r3
 8011050:	d208      	bcs.n	8011064 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8011052:	4b10      	ldr	r3, [pc, #64]	; (8011094 <tcp_get_next_optbyte+0x68>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	3314      	adds	r3, #20
 8011058:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801105a:	88fb      	ldrh	r3, [r7, #6]
 801105c:	683a      	ldr	r2, [r7, #0]
 801105e:	4413      	add	r3, r2
 8011060:	781b      	ldrb	r3, [r3, #0]
 8011062:	e00b      	b.n	801107c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8011064:	88fb      	ldrh	r3, [r7, #6]
 8011066:	b2da      	uxtb	r2, r3
 8011068:	4b09      	ldr	r3, [pc, #36]	; (8011090 <tcp_get_next_optbyte+0x64>)
 801106a:	881b      	ldrh	r3, [r3, #0]
 801106c:	b2db      	uxtb	r3, r3
 801106e:	1ad3      	subs	r3, r2, r3
 8011070:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8011072:	4b06      	ldr	r3, [pc, #24]	; (801108c <tcp_get_next_optbyte+0x60>)
 8011074:	681a      	ldr	r2, [r3, #0]
 8011076:	797b      	ldrb	r3, [r7, #5]
 8011078:	4413      	add	r3, r2
 801107a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801107c:	4618      	mov	r0, r3
 801107e:	370c      	adds	r7, #12
 8011080:	46bd      	mov	sp, r7
 8011082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011086:	4770      	bx	lr
 8011088:	20004500 	.word	0x20004500
 801108c:	200044fc 	.word	0x200044fc
 8011090:	200044fa 	.word	0x200044fa
 8011094:	200044f4 	.word	0x200044f4

08011098 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b084      	sub	sp, #16
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d106      	bne.n	80110b4 <tcp_parseopt+0x1c>
 80110a6:	4b31      	ldr	r3, [pc, #196]	; (801116c <tcp_parseopt+0xd4>)
 80110a8:	f240 727d 	movw	r2, #1917	; 0x77d
 80110ac:	4930      	ldr	r1, [pc, #192]	; (8011170 <tcp_parseopt+0xd8>)
 80110ae:	4831      	ldr	r0, [pc, #196]	; (8011174 <tcp_parseopt+0xdc>)
 80110b0:	f004 fee0 	bl	8015e74 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80110b4:	4b30      	ldr	r3, [pc, #192]	; (8011178 <tcp_parseopt+0xe0>)
 80110b6:	881b      	ldrh	r3, [r3, #0]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d053      	beq.n	8011164 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80110bc:	4b2f      	ldr	r3, [pc, #188]	; (801117c <tcp_parseopt+0xe4>)
 80110be:	2200      	movs	r2, #0
 80110c0:	801a      	strh	r2, [r3, #0]
 80110c2:	e043      	b.n	801114c <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 80110c4:	f7ff ffb2 	bl	801102c <tcp_get_next_optbyte>
 80110c8:	4603      	mov	r3, r0
 80110ca:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80110cc:	7bfb      	ldrb	r3, [r7, #15]
 80110ce:	2b01      	cmp	r3, #1
 80110d0:	d03c      	beq.n	801114c <tcp_parseopt+0xb4>
 80110d2:	2b02      	cmp	r3, #2
 80110d4:	d002      	beq.n	80110dc <tcp_parseopt+0x44>
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d03f      	beq.n	801115a <tcp_parseopt+0xc2>
 80110da:	e026      	b.n	801112a <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80110dc:	f7ff ffa6 	bl	801102c <tcp_get_next_optbyte>
 80110e0:	4603      	mov	r3, r0
 80110e2:	2b04      	cmp	r3, #4
 80110e4:	d13b      	bne.n	801115e <tcp_parseopt+0xc6>
 80110e6:	4b25      	ldr	r3, [pc, #148]	; (801117c <tcp_parseopt+0xe4>)
 80110e8:	881b      	ldrh	r3, [r3, #0]
 80110ea:	3302      	adds	r3, #2
 80110ec:	4a22      	ldr	r2, [pc, #136]	; (8011178 <tcp_parseopt+0xe0>)
 80110ee:	8812      	ldrh	r2, [r2, #0]
 80110f0:	4293      	cmp	r3, r2
 80110f2:	dc34      	bgt.n	801115e <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80110f4:	f7ff ff9a 	bl	801102c <tcp_get_next_optbyte>
 80110f8:	4603      	mov	r3, r0
 80110fa:	b29b      	uxth	r3, r3
 80110fc:	021b      	lsls	r3, r3, #8
 80110fe:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8011100:	f7ff ff94 	bl	801102c <tcp_get_next_optbyte>
 8011104:	4603      	mov	r3, r0
 8011106:	b29a      	uxth	r2, r3
 8011108:	89bb      	ldrh	r3, [r7, #12]
 801110a:	4313      	orrs	r3, r2
 801110c:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801110e:	89bb      	ldrh	r3, [r7, #12]
 8011110:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8011114:	d804      	bhi.n	8011120 <tcp_parseopt+0x88>
 8011116:	89bb      	ldrh	r3, [r7, #12]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d001      	beq.n	8011120 <tcp_parseopt+0x88>
 801111c:	89ba      	ldrh	r2, [r7, #12]
 801111e:	e001      	b.n	8011124 <tcp_parseopt+0x8c>
 8011120:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8011128:	e010      	b.n	801114c <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801112a:	f7ff ff7f 	bl	801102c <tcp_get_next_optbyte>
 801112e:	4603      	mov	r3, r0
 8011130:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8011132:	7afb      	ldrb	r3, [r7, #11]
 8011134:	2b01      	cmp	r3, #1
 8011136:	d914      	bls.n	8011162 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8011138:	7afb      	ldrb	r3, [r7, #11]
 801113a:	b29a      	uxth	r2, r3
 801113c:	4b0f      	ldr	r3, [pc, #60]	; (801117c <tcp_parseopt+0xe4>)
 801113e:	881b      	ldrh	r3, [r3, #0]
 8011140:	4413      	add	r3, r2
 8011142:	b29b      	uxth	r3, r3
 8011144:	3b02      	subs	r3, #2
 8011146:	b29a      	uxth	r2, r3
 8011148:	4b0c      	ldr	r3, [pc, #48]	; (801117c <tcp_parseopt+0xe4>)
 801114a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801114c:	4b0b      	ldr	r3, [pc, #44]	; (801117c <tcp_parseopt+0xe4>)
 801114e:	881a      	ldrh	r2, [r3, #0]
 8011150:	4b09      	ldr	r3, [pc, #36]	; (8011178 <tcp_parseopt+0xe0>)
 8011152:	881b      	ldrh	r3, [r3, #0]
 8011154:	429a      	cmp	r2, r3
 8011156:	d3b5      	bcc.n	80110c4 <tcp_parseopt+0x2c>
 8011158:	e004      	b.n	8011164 <tcp_parseopt+0xcc>
          return;
 801115a:	bf00      	nop
 801115c:	e002      	b.n	8011164 <tcp_parseopt+0xcc>
            return;
 801115e:	bf00      	nop
 8011160:	e000      	b.n	8011164 <tcp_parseopt+0xcc>
            return;
 8011162:	bf00      	nop
      }
    }
  }
}
 8011164:	3710      	adds	r7, #16
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}
 801116a:	bf00      	nop
 801116c:	080182d4 	.word	0x080182d4
 8011170:	08018738 	.word	0x08018738
 8011174:	08018320 	.word	0x08018320
 8011178:	200044f8 	.word	0x200044f8
 801117c:	20004500 	.word	0x20004500

08011180 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8011180:	b480      	push	{r7}
 8011182:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8011184:	4b05      	ldr	r3, [pc, #20]	; (801119c <tcp_trigger_input_pcb_close+0x1c>)
 8011186:	781b      	ldrb	r3, [r3, #0]
 8011188:	f043 0310 	orr.w	r3, r3, #16
 801118c:	b2da      	uxtb	r2, r3
 801118e:	4b03      	ldr	r3, [pc, #12]	; (801119c <tcp_trigger_input_pcb_close+0x1c>)
 8011190:	701a      	strb	r2, [r3, #0]
}
 8011192:	bf00      	nop
 8011194:	46bd      	mov	sp, r7
 8011196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119a:	4770      	bx	lr
 801119c:	20004511 	.word	0x20004511

080111a0 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80111a0:	b580      	push	{r7, lr}
 80111a2:	b084      	sub	sp, #16
 80111a4:	af00      	add	r7, sp, #0
 80111a6:	60f8      	str	r0, [r7, #12]
 80111a8:	60b9      	str	r1, [r7, #8]
 80111aa:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d00a      	beq.n	80111c8 <tcp_route+0x28>
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	7a1b      	ldrb	r3, [r3, #8]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d006      	beq.n	80111c8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	7a1b      	ldrb	r3, [r3, #8]
 80111be:	4618      	mov	r0, r3
 80111c0:	f7fb f888 	bl	800c2d4 <netif_get_by_index>
 80111c4:	4603      	mov	r3, r0
 80111c6:	e003      	b.n	80111d0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80111c8:	6878      	ldr	r0, [r7, #4]
 80111ca:	f003 fb17 	bl	80147fc <ip4_route>
 80111ce:	4603      	mov	r3, r0
  }
}
 80111d0:	4618      	mov	r0, r3
 80111d2:	3710      	adds	r7, #16
 80111d4:	46bd      	mov	sp, r7
 80111d6:	bd80      	pop	{r7, pc}

080111d8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80111d8:	b590      	push	{r4, r7, lr}
 80111da:	b087      	sub	sp, #28
 80111dc:	af00      	add	r7, sp, #0
 80111de:	60f8      	str	r0, [r7, #12]
 80111e0:	60b9      	str	r1, [r7, #8]
 80111e2:	603b      	str	r3, [r7, #0]
 80111e4:	4613      	mov	r3, r2
 80111e6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d105      	bne.n	80111fa <tcp_create_segment+0x22>
 80111ee:	4b44      	ldr	r3, [pc, #272]	; (8011300 <tcp_create_segment+0x128>)
 80111f0:	22a3      	movs	r2, #163	; 0xa3
 80111f2:	4944      	ldr	r1, [pc, #272]	; (8011304 <tcp_create_segment+0x12c>)
 80111f4:	4844      	ldr	r0, [pc, #272]	; (8011308 <tcp_create_segment+0x130>)
 80111f6:	f004 fe3d 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80111fa:	68bb      	ldr	r3, [r7, #8]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d105      	bne.n	801120c <tcp_create_segment+0x34>
 8011200:	4b3f      	ldr	r3, [pc, #252]	; (8011300 <tcp_create_segment+0x128>)
 8011202:	22a4      	movs	r2, #164	; 0xa4
 8011204:	4941      	ldr	r1, [pc, #260]	; (801130c <tcp_create_segment+0x134>)
 8011206:	4840      	ldr	r0, [pc, #256]	; (8011308 <tcp_create_segment+0x130>)
 8011208:	f004 fe34 	bl	8015e74 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801120c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011210:	009b      	lsls	r3, r3, #2
 8011212:	b2db      	uxtb	r3, r3
 8011214:	f003 0304 	and.w	r3, r3, #4
 8011218:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801121a:	2003      	movs	r0, #3
 801121c:	f7fa fcf2 	bl	800bc04 <memp_malloc>
 8011220:	6138      	str	r0, [r7, #16]
 8011222:	693b      	ldr	r3, [r7, #16]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d104      	bne.n	8011232 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8011228:	68b8      	ldr	r0, [r7, #8]
 801122a:	f7fb fbdd 	bl	800c9e8 <pbuf_free>
    return NULL;
 801122e:	2300      	movs	r3, #0
 8011230:	e061      	b.n	80112f6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8011232:	693b      	ldr	r3, [r7, #16]
 8011234:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8011238:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801123a:	693b      	ldr	r3, [r7, #16]
 801123c:	2200      	movs	r2, #0
 801123e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8011240:	693b      	ldr	r3, [r7, #16]
 8011242:	68ba      	ldr	r2, [r7, #8]
 8011244:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	891a      	ldrh	r2, [r3, #8]
 801124a:	7dfb      	ldrb	r3, [r7, #23]
 801124c:	b29b      	uxth	r3, r3
 801124e:	429a      	cmp	r2, r3
 8011250:	d205      	bcs.n	801125e <tcp_create_segment+0x86>
 8011252:	4b2b      	ldr	r3, [pc, #172]	; (8011300 <tcp_create_segment+0x128>)
 8011254:	22b0      	movs	r2, #176	; 0xb0
 8011256:	492e      	ldr	r1, [pc, #184]	; (8011310 <tcp_create_segment+0x138>)
 8011258:	482b      	ldr	r0, [pc, #172]	; (8011308 <tcp_create_segment+0x130>)
 801125a:	f004 fe0b 	bl	8015e74 <iprintf>
  seg->len = p->tot_len - optlen;
 801125e:	68bb      	ldr	r3, [r7, #8]
 8011260:	891a      	ldrh	r2, [r3, #8]
 8011262:	7dfb      	ldrb	r3, [r7, #23]
 8011264:	b29b      	uxth	r3, r3
 8011266:	1ad3      	subs	r3, r2, r3
 8011268:	b29a      	uxth	r2, r3
 801126a:	693b      	ldr	r3, [r7, #16]
 801126c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801126e:	2114      	movs	r1, #20
 8011270:	68b8      	ldr	r0, [r7, #8]
 8011272:	f7fb fb23 	bl	800c8bc <pbuf_add_header>
 8011276:	4603      	mov	r3, r0
 8011278:	2b00      	cmp	r3, #0
 801127a:	d004      	beq.n	8011286 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801127c:	6938      	ldr	r0, [r7, #16]
 801127e:	f7fc ffe1 	bl	800e244 <tcp_seg_free>
    return NULL;
 8011282:	2300      	movs	r3, #0
 8011284:	e037      	b.n	80112f6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011286:	693b      	ldr	r3, [r7, #16]
 8011288:	685b      	ldr	r3, [r3, #4]
 801128a:	685a      	ldr	r2, [r3, #4]
 801128c:	693b      	ldr	r3, [r7, #16]
 801128e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	8ada      	ldrh	r2, [r3, #22]
 8011294:	693b      	ldr	r3, [r7, #16]
 8011296:	68dc      	ldr	r4, [r3, #12]
 8011298:	4610      	mov	r0, r2
 801129a:	f7f9 ffc7 	bl	800b22c <lwip_htons>
 801129e:	4603      	mov	r3, r0
 80112a0:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	8b1a      	ldrh	r2, [r3, #24]
 80112a6:	693b      	ldr	r3, [r7, #16]
 80112a8:	68dc      	ldr	r4, [r3, #12]
 80112aa:	4610      	mov	r0, r2
 80112ac:	f7f9 ffbe 	bl	800b22c <lwip_htons>
 80112b0:	4603      	mov	r3, r0
 80112b2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80112b4:	693b      	ldr	r3, [r7, #16]
 80112b6:	68dc      	ldr	r4, [r3, #12]
 80112b8:	6838      	ldr	r0, [r7, #0]
 80112ba:	f7f9 ffcc 	bl	800b256 <lwip_htonl>
 80112be:	4603      	mov	r3, r0
 80112c0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80112c2:	7dfb      	ldrb	r3, [r7, #23]
 80112c4:	089b      	lsrs	r3, r3, #2
 80112c6:	b2db      	uxtb	r3, r3
 80112c8:	b29b      	uxth	r3, r3
 80112ca:	3305      	adds	r3, #5
 80112cc:	b29b      	uxth	r3, r3
 80112ce:	031b      	lsls	r3, r3, #12
 80112d0:	b29a      	uxth	r2, r3
 80112d2:	79fb      	ldrb	r3, [r7, #7]
 80112d4:	b29b      	uxth	r3, r3
 80112d6:	4313      	orrs	r3, r2
 80112d8:	b29a      	uxth	r2, r3
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	68dc      	ldr	r4, [r3, #12]
 80112de:	4610      	mov	r0, r2
 80112e0:	f7f9 ffa4 	bl	800b22c <lwip_htons>
 80112e4:	4603      	mov	r3, r0
 80112e6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80112e8:	693b      	ldr	r3, [r7, #16]
 80112ea:	68db      	ldr	r3, [r3, #12]
 80112ec:	2200      	movs	r2, #0
 80112ee:	749a      	strb	r2, [r3, #18]
 80112f0:	2200      	movs	r2, #0
 80112f2:	74da      	strb	r2, [r3, #19]
  return seg;
 80112f4:	693b      	ldr	r3, [r7, #16]
}
 80112f6:	4618      	mov	r0, r3
 80112f8:	371c      	adds	r7, #28
 80112fa:	46bd      	mov	sp, r7
 80112fc:	bd90      	pop	{r4, r7, pc}
 80112fe:	bf00      	nop
 8011300:	08018754 	.word	0x08018754
 8011304:	08018788 	.word	0x08018788
 8011308:	080187a8 	.word	0x080187a8
 801130c:	080187d0 	.word	0x080187d0
 8011310:	080187f4 	.word	0x080187f4

08011314 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b086      	sub	sp, #24
 8011318:	af00      	add	r7, sp, #0
 801131a:	607b      	str	r3, [r7, #4]
 801131c:	4603      	mov	r3, r0
 801131e:	73fb      	strb	r3, [r7, #15]
 8011320:	460b      	mov	r3, r1
 8011322:	81bb      	strh	r3, [r7, #12]
 8011324:	4613      	mov	r3, r2
 8011326:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8011328:	89bb      	ldrh	r3, [r7, #12]
 801132a:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d105      	bne.n	801133e <tcp_pbuf_prealloc+0x2a>
 8011332:	4b30      	ldr	r3, [pc, #192]	; (80113f4 <tcp_pbuf_prealloc+0xe0>)
 8011334:	22e8      	movs	r2, #232	; 0xe8
 8011336:	4930      	ldr	r1, [pc, #192]	; (80113f8 <tcp_pbuf_prealloc+0xe4>)
 8011338:	4830      	ldr	r0, [pc, #192]	; (80113fc <tcp_pbuf_prealloc+0xe8>)
 801133a:	f004 fd9b 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801133e:	6a3b      	ldr	r3, [r7, #32]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d105      	bne.n	8011350 <tcp_pbuf_prealloc+0x3c>
 8011344:	4b2b      	ldr	r3, [pc, #172]	; (80113f4 <tcp_pbuf_prealloc+0xe0>)
 8011346:	22e9      	movs	r2, #233	; 0xe9
 8011348:	492d      	ldr	r1, [pc, #180]	; (8011400 <tcp_pbuf_prealloc+0xec>)
 801134a:	482c      	ldr	r0, [pc, #176]	; (80113fc <tcp_pbuf_prealloc+0xe8>)
 801134c:	f004 fd92 	bl	8015e74 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8011350:	89ba      	ldrh	r2, [r7, #12]
 8011352:	897b      	ldrh	r3, [r7, #10]
 8011354:	429a      	cmp	r2, r3
 8011356:	d221      	bcs.n	801139c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8011358:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801135c:	f003 0302 	and.w	r3, r3, #2
 8011360:	2b00      	cmp	r3, #0
 8011362:	d111      	bne.n	8011388 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8011364:	6a3b      	ldr	r3, [r7, #32]
 8011366:	8b5b      	ldrh	r3, [r3, #26]
 8011368:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801136c:	2b00      	cmp	r3, #0
 801136e:	d115      	bne.n	801139c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8011370:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011374:	2b00      	cmp	r3, #0
 8011376:	d007      	beq.n	8011388 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8011378:	6a3b      	ldr	r3, [r7, #32]
 801137a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 801137c:	2b00      	cmp	r3, #0
 801137e:	d103      	bne.n	8011388 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8011380:	6a3b      	ldr	r3, [r7, #32]
 8011382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8011384:	2b00      	cmp	r3, #0
 8011386:	d009      	beq.n	801139c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8011388:	89bb      	ldrh	r3, [r7, #12]
 801138a:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801138e:	f023 0203 	bic.w	r2, r3, #3
 8011392:	897b      	ldrh	r3, [r7, #10]
 8011394:	4293      	cmp	r3, r2
 8011396:	bf28      	it	cs
 8011398:	4613      	movcs	r3, r2
 801139a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801139c:	8af9      	ldrh	r1, [r7, #22]
 801139e:	7bfb      	ldrb	r3, [r7, #15]
 80113a0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80113a4:	4618      	mov	r0, r3
 80113a6:	f7fb f83f 	bl	800c428 <pbuf_alloc>
 80113aa:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80113ac:	693b      	ldr	r3, [r7, #16]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d101      	bne.n	80113b6 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 80113b2:	2300      	movs	r3, #0
 80113b4:	e019      	b.n	80113ea <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 80113b6:	693b      	ldr	r3, [r7, #16]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d006      	beq.n	80113cc <tcp_pbuf_prealloc+0xb8>
 80113be:	4b0d      	ldr	r3, [pc, #52]	; (80113f4 <tcp_pbuf_prealloc+0xe0>)
 80113c0:	f240 120b 	movw	r2, #267	; 0x10b
 80113c4:	490f      	ldr	r1, [pc, #60]	; (8011404 <tcp_pbuf_prealloc+0xf0>)
 80113c6:	480d      	ldr	r0, [pc, #52]	; (80113fc <tcp_pbuf_prealloc+0xe8>)
 80113c8:	f004 fd54 	bl	8015e74 <iprintf>
  *oversize = p->len - length;
 80113cc:	693b      	ldr	r3, [r7, #16]
 80113ce:	895a      	ldrh	r2, [r3, #10]
 80113d0:	89bb      	ldrh	r3, [r7, #12]
 80113d2:	1ad3      	subs	r3, r2, r3
 80113d4:	b29a      	uxth	r2, r3
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 80113da:	693b      	ldr	r3, [r7, #16]
 80113dc:	89ba      	ldrh	r2, [r7, #12]
 80113de:	811a      	strh	r2, [r3, #8]
 80113e0:	693b      	ldr	r3, [r7, #16]
 80113e2:	891a      	ldrh	r2, [r3, #8]
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	815a      	strh	r2, [r3, #10]
  return p;
 80113e8:	693b      	ldr	r3, [r7, #16]
}
 80113ea:	4618      	mov	r0, r3
 80113ec:	3718      	adds	r7, #24
 80113ee:	46bd      	mov	sp, r7
 80113f0:	bd80      	pop	{r7, pc}
 80113f2:	bf00      	nop
 80113f4:	08018754 	.word	0x08018754
 80113f8:	0801880c 	.word	0x0801880c
 80113fc:	080187a8 	.word	0x080187a8
 8011400:	08018830 	.word	0x08018830
 8011404:	08018850 	.word	0x08018850

08011408 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8011408:	b580      	push	{r7, lr}
 801140a:	b082      	sub	sp, #8
 801140c:	af00      	add	r7, sp, #0
 801140e:	6078      	str	r0, [r7, #4]
 8011410:	460b      	mov	r3, r1
 8011412:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d106      	bne.n	8011428 <tcp_write_checks+0x20>
 801141a:	4b33      	ldr	r3, [pc, #204]	; (80114e8 <tcp_write_checks+0xe0>)
 801141c:	f240 1233 	movw	r2, #307	; 0x133
 8011420:	4932      	ldr	r1, [pc, #200]	; (80114ec <tcp_write_checks+0xe4>)
 8011422:	4833      	ldr	r0, [pc, #204]	; (80114f0 <tcp_write_checks+0xe8>)
 8011424:	f004 fd26 	bl	8015e74 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	7d1b      	ldrb	r3, [r3, #20]
 801142c:	2b04      	cmp	r3, #4
 801142e:	d00e      	beq.n	801144e <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8011434:	2b07      	cmp	r3, #7
 8011436:	d00a      	beq.n	801144e <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 801143c:	2b02      	cmp	r3, #2
 801143e:	d006      	beq.n	801144e <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8011444:	2b03      	cmp	r3, #3
 8011446:	d002      	beq.n	801144e <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8011448:	f06f 030a 	mvn.w	r3, #10
 801144c:	e048      	b.n	80114e0 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801144e:	887b      	ldrh	r3, [r7, #2]
 8011450:	2b00      	cmp	r3, #0
 8011452:	d101      	bne.n	8011458 <tcp_write_checks+0x50>
    return ERR_OK;
 8011454:	2300      	movs	r3, #0
 8011456:	e043      	b.n	80114e0 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801145e:	887a      	ldrh	r2, [r7, #2]
 8011460:	429a      	cmp	r2, r3
 8011462:	d909      	bls.n	8011478 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	8b5b      	ldrh	r3, [r3, #26]
 8011468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801146c:	b29a      	uxth	r2, r3
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8011472:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011476:	e033      	b.n	80114e0 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801147e:	2b08      	cmp	r3, #8
 8011480:	d909      	bls.n	8011496 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	8b5b      	ldrh	r3, [r3, #26]
 8011486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801148a:	b29a      	uxth	r2, r3
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8011490:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011494:	e024      	b.n	80114e0 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801149c:	2b00      	cmp	r3, #0
 801149e:	d00f      	beq.n	80114c0 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d11a      	bne.n	80114de <tcp_write_checks+0xd6>
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d116      	bne.n	80114de <tcp_write_checks+0xd6>
 80114b0:	4b0d      	ldr	r3, [pc, #52]	; (80114e8 <tcp_write_checks+0xe0>)
 80114b2:	f44f 72ab 	mov.w	r2, #342	; 0x156
 80114b6:	490f      	ldr	r1, [pc, #60]	; (80114f4 <tcp_write_checks+0xec>)
 80114b8:	480d      	ldr	r0, [pc, #52]	; (80114f0 <tcp_write_checks+0xe8>)
 80114ba:	f004 fcdb 	bl	8015e74 <iprintf>
 80114be:	e00e      	b.n	80114de <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d103      	bne.n	80114d0 <tcp_write_checks+0xc8>
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d006      	beq.n	80114de <tcp_write_checks+0xd6>
 80114d0:	4b05      	ldr	r3, [pc, #20]	; (80114e8 <tcp_write_checks+0xe0>)
 80114d2:	f240 1259 	movw	r2, #345	; 0x159
 80114d6:	4908      	ldr	r1, [pc, #32]	; (80114f8 <tcp_write_checks+0xf0>)
 80114d8:	4805      	ldr	r0, [pc, #20]	; (80114f0 <tcp_write_checks+0xe8>)
 80114da:	f004 fccb 	bl	8015e74 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 80114de:	2300      	movs	r3, #0
}
 80114e0:	4618      	mov	r0, r3
 80114e2:	3708      	adds	r7, #8
 80114e4:	46bd      	mov	sp, r7
 80114e6:	bd80      	pop	{r7, pc}
 80114e8:	08018754 	.word	0x08018754
 80114ec:	08018864 	.word	0x08018864
 80114f0:	080187a8 	.word	0x080187a8
 80114f4:	08018884 	.word	0x08018884
 80114f8:	080188c0 	.word	0x080188c0

080114fc <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80114fc:	b590      	push	{r4, r7, lr}
 80114fe:	b09b      	sub	sp, #108	; 0x6c
 8011500:	af04      	add	r7, sp, #16
 8011502:	60f8      	str	r0, [r7, #12]
 8011504:	60b9      	str	r1, [r7, #8]
 8011506:	4611      	mov	r1, r2
 8011508:	461a      	mov	r2, r3
 801150a:	460b      	mov	r3, r1
 801150c:	80fb      	strh	r3, [r7, #6]
 801150e:	4613      	mov	r3, r2
 8011510:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8011512:	2300      	movs	r3, #0
 8011514:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8011516:	2300      	movs	r3, #0
 8011518:	653b      	str	r3, [r7, #80]	; 0x50
 801151a:	2300      	movs	r3, #0
 801151c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801151e:	2300      	movs	r3, #0
 8011520:	64bb      	str	r3, [r7, #72]	; 0x48
 8011522:	2300      	movs	r3, #0
 8011524:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8011526:	2300      	movs	r3, #0
 8011528:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 801152c:	2300      	movs	r3, #0
 801152e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8011532:	2300      	movs	r3, #0
 8011534:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8011536:	2300      	movs	r3, #0
 8011538:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801153a:	2300      	movs	r3, #0
 801153c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	2b00      	cmp	r3, #0
 8011542:	d109      	bne.n	8011558 <tcp_write+0x5c>
 8011544:	4ba5      	ldr	r3, [pc, #660]	; (80117dc <tcp_write+0x2e0>)
 8011546:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801154a:	49a5      	ldr	r1, [pc, #660]	; (80117e0 <tcp_write+0x2e4>)
 801154c:	48a5      	ldr	r0, [pc, #660]	; (80117e4 <tcp_write+0x2e8>)
 801154e:	f004 fc91 	bl	8015e74 <iprintf>
 8011552:	f06f 030f 	mvn.w	r3, #15
 8011556:	e32c      	b.n	8011bb2 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801155e:	085b      	lsrs	r3, r3, #1
 8011560:	b29a      	uxth	r2, r3
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011566:	4293      	cmp	r3, r2
 8011568:	bf28      	it	cs
 801156a:	4613      	movcs	r3, r2
 801156c:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801156e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011570:	2b00      	cmp	r3, #0
 8011572:	d102      	bne.n	801157a <tcp_write+0x7e>
 8011574:	68fb      	ldr	r3, [r7, #12]
 8011576:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011578:	e000      	b.n	801157c <tcp_write+0x80>
 801157a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801157c:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d109      	bne.n	8011598 <tcp_write+0x9c>
 8011584:	4b95      	ldr	r3, [pc, #596]	; (80117dc <tcp_write+0x2e0>)
 8011586:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 801158a:	4997      	ldr	r1, [pc, #604]	; (80117e8 <tcp_write+0x2ec>)
 801158c:	4895      	ldr	r0, [pc, #596]	; (80117e4 <tcp_write+0x2e8>)
 801158e:	f004 fc71 	bl	8015e74 <iprintf>
 8011592:	f06f 030f 	mvn.w	r3, #15
 8011596:	e30c      	b.n	8011bb2 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8011598:	88fb      	ldrh	r3, [r7, #6]
 801159a:	4619      	mov	r1, r3
 801159c:	68f8      	ldr	r0, [r7, #12]
 801159e:	f7ff ff33 	bl	8011408 <tcp_write_checks>
 80115a2:	4603      	mov	r3, r0
 80115a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 80115a8:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d002      	beq.n	80115b6 <tcp_write+0xba>
    return err;
 80115b0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80115b4:	e2fd      	b.n	8011bb2 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80115bc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80115c0:	2300      	movs	r3, #0
 80115c2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	f000 80f7 	beq.w	80117be <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80115d4:	653b      	str	r3, [r7, #80]	; 0x50
 80115d6:	e002      	b.n	80115de <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 80115d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80115de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d1f8      	bne.n	80115d8 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 80115e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115e8:	7a9b      	ldrb	r3, [r3, #10]
 80115ea:	009b      	lsls	r3, r3, #2
 80115ec:	b29b      	uxth	r3, r3
 80115ee:	f003 0304 	and.w	r3, r3, #4
 80115f2:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80115f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80115f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115f8:	891b      	ldrh	r3, [r3, #8]
 80115fa:	4619      	mov	r1, r3
 80115fc:	8c3b      	ldrh	r3, [r7, #32]
 80115fe:	440b      	add	r3, r1
 8011600:	429a      	cmp	r2, r3
 8011602:	da06      	bge.n	8011612 <tcp_write+0x116>
 8011604:	4b75      	ldr	r3, [pc, #468]	; (80117dc <tcp_write+0x2e0>)
 8011606:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801160a:	4978      	ldr	r1, [pc, #480]	; (80117ec <tcp_write+0x2f0>)
 801160c:	4875      	ldr	r0, [pc, #468]	; (80117e4 <tcp_write+0x2e8>)
 801160e:	f004 fc31 	bl	8015e74 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8011612:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011614:	891a      	ldrh	r2, [r3, #8]
 8011616:	8c3b      	ldrh	r3, [r7, #32]
 8011618:	4413      	add	r3, r2
 801161a:	b29b      	uxth	r3, r3
 801161c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801161e:	1ad3      	subs	r3, r2, r3
 8011620:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011628:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801162a:	8a7b      	ldrh	r3, [r7, #18]
 801162c:	2b00      	cmp	r3, #0
 801162e:	d027      	beq.n	8011680 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8011630:	8a7b      	ldrh	r3, [r7, #18]
 8011632:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8011634:	429a      	cmp	r2, r3
 8011636:	d206      	bcs.n	8011646 <tcp_write+0x14a>
 8011638:	4b68      	ldr	r3, [pc, #416]	; (80117dc <tcp_write+0x2e0>)
 801163a:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801163e:	496c      	ldr	r1, [pc, #432]	; (80117f0 <tcp_write+0x2f4>)
 8011640:	4868      	ldr	r0, [pc, #416]	; (80117e4 <tcp_write+0x2e8>)
 8011642:	f004 fc17 	bl	8015e74 <iprintf>
      seg = last_unsent;
 8011646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011648:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801164a:	8a7b      	ldrh	r3, [r7, #18]
 801164c:	88fa      	ldrh	r2, [r7, #6]
 801164e:	429a      	cmp	r2, r3
 8011650:	d901      	bls.n	8011656 <tcp_write+0x15a>
 8011652:	8a7b      	ldrh	r3, [r7, #18]
 8011654:	e000      	b.n	8011658 <tcp_write+0x15c>
 8011656:	88fb      	ldrh	r3, [r7, #6]
 8011658:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801165a:	4293      	cmp	r3, r2
 801165c:	bfa8      	it	ge
 801165e:	4613      	movge	r3, r2
 8011660:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8011662:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011666:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8011668:	4413      	add	r3, r2
 801166a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801166e:	8a7a      	ldrh	r2, [r7, #18]
 8011670:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8011672:	1ad3      	subs	r3, r2, r3
 8011674:	b29b      	uxth	r3, r3
 8011676:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8011678:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801167a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801167c:	1ad3      	subs	r3, r2, r3
 801167e:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8011680:	8a7b      	ldrh	r3, [r7, #18]
 8011682:	2b00      	cmp	r3, #0
 8011684:	d00b      	beq.n	801169e <tcp_write+0x1a2>
 8011686:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801168a:	88fb      	ldrh	r3, [r7, #6]
 801168c:	429a      	cmp	r2, r3
 801168e:	d006      	beq.n	801169e <tcp_write+0x1a2>
 8011690:	4b52      	ldr	r3, [pc, #328]	; (80117dc <tcp_write+0x2e0>)
 8011692:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011696:	4957      	ldr	r1, [pc, #348]	; (80117f4 <tcp_write+0x2f8>)
 8011698:	4852      	ldr	r0, [pc, #328]	; (80117e4 <tcp_write+0x2e8>)
 801169a:	f004 fbeb 	bl	8015e74 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801169e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80116a2:	88fb      	ldrh	r3, [r7, #6]
 80116a4:	429a      	cmp	r2, r3
 80116a6:	f080 8168 	bcs.w	801197a <tcp_write+0x47e>
 80116aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	f000 8164 	beq.w	801197a <tcp_write+0x47e>
 80116b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80116b4:	891b      	ldrh	r3, [r3, #8]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	f000 815f 	beq.w	801197a <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 80116bc:	88fa      	ldrh	r2, [r7, #6]
 80116be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80116c2:	1ad2      	subs	r2, r2, r3
 80116c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80116c6:	4293      	cmp	r3, r2
 80116c8:	bfa8      	it	ge
 80116ca:	4613      	movge	r3, r2
 80116cc:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 80116ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80116d0:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 80116d2:	797b      	ldrb	r3, [r7, #5]
 80116d4:	f003 0301 	and.w	r3, r3, #1
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d027      	beq.n	801172c <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 80116dc:	f107 0012 	add.w	r0, r7, #18
 80116e0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80116e2:	8bf9      	ldrh	r1, [r7, #30]
 80116e4:	2301      	movs	r3, #1
 80116e6:	9302      	str	r3, [sp, #8]
 80116e8:	797b      	ldrb	r3, [r7, #5]
 80116ea:	9301      	str	r3, [sp, #4]
 80116ec:	68fb      	ldr	r3, [r7, #12]
 80116ee:	9300      	str	r3, [sp, #0]
 80116f0:	4603      	mov	r3, r0
 80116f2:	2000      	movs	r0, #0
 80116f4:	f7ff fe0e 	bl	8011314 <tcp_pbuf_prealloc>
 80116f8:	6578      	str	r0, [r7, #84]	; 0x54
 80116fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	f000 8226 	beq.w	8011b4e <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8011702:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011704:	6858      	ldr	r0, [r3, #4]
 8011706:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801170a:	68ba      	ldr	r2, [r7, #8]
 801170c:	4413      	add	r3, r2
 801170e:	8bfa      	ldrh	r2, [r7, #30]
 8011710:	4619      	mov	r1, r3
 8011712:	f004 fb9c 	bl	8015e4e <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8011716:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8011718:	f7fb f9f4 	bl	800cb04 <pbuf_clen>
 801171c:	4603      	mov	r3, r0
 801171e:	461a      	mov	r2, r3
 8011720:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011724:	4413      	add	r3, r2
 8011726:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801172a:	e041      	b.n	80117b0 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801172c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801172e:	685b      	ldr	r3, [r3, #4]
 8011730:	637b      	str	r3, [r7, #52]	; 0x34
 8011732:	e002      	b.n	801173a <tcp_write+0x23e>
 8011734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	637b      	str	r3, [r7, #52]	; 0x34
 801173a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d1f8      	bne.n	8011734 <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8011742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011744:	7b1b      	ldrb	r3, [r3, #12]
 8011746:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801174a:	2b00      	cmp	r3, #0
 801174c:	d115      	bne.n	801177a <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801174e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011750:	685b      	ldr	r3, [r3, #4]
 8011752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011754:	8952      	ldrh	r2, [r2, #10]
 8011756:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8011758:	68ba      	ldr	r2, [r7, #8]
 801175a:	429a      	cmp	r2, r3
 801175c:	d10d      	bne.n	801177a <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801175e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011762:	2b00      	cmp	r3, #0
 8011764:	d006      	beq.n	8011774 <tcp_write+0x278>
 8011766:	4b1d      	ldr	r3, [pc, #116]	; (80117dc <tcp_write+0x2e0>)
 8011768:	f240 2231 	movw	r2, #561	; 0x231
 801176c:	4922      	ldr	r1, [pc, #136]	; (80117f8 <tcp_write+0x2fc>)
 801176e:	481d      	ldr	r0, [pc, #116]	; (80117e4 <tcp_write+0x2e8>)
 8011770:	f004 fb80 	bl	8015e74 <iprintf>
          extendlen = seglen;
 8011774:	8bfb      	ldrh	r3, [r7, #30]
 8011776:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8011778:	e01a      	b.n	80117b0 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801177a:	8bfb      	ldrh	r3, [r7, #30]
 801177c:	2201      	movs	r2, #1
 801177e:	4619      	mov	r1, r3
 8011780:	2000      	movs	r0, #0
 8011782:	f7fa fe51 	bl	800c428 <pbuf_alloc>
 8011786:	6578      	str	r0, [r7, #84]	; 0x54
 8011788:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801178a:	2b00      	cmp	r3, #0
 801178c:	f000 81e1 	beq.w	8011b52 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8011790:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011794:	68ba      	ldr	r2, [r7, #8]
 8011796:	441a      	add	r2, r3
 8011798:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801179a:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801179c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801179e:	f7fb f9b1 	bl	800cb04 <pbuf_clen>
 80117a2:	4603      	mov	r3, r0
 80117a4:	461a      	mov	r2, r3
 80117a6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80117aa:	4413      	add	r3, r2
 80117ac:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80117b0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80117b4:	8bfb      	ldrh	r3, [r7, #30]
 80117b6:	4413      	add	r3, r2
 80117b8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80117bc:	e0dd      	b.n	801197a <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	f000 80d8 	beq.w	801197a <tcp_write+0x47e>
 80117ca:	4b04      	ldr	r3, [pc, #16]	; (80117dc <tcp_write+0x2e0>)
 80117cc:	f240 224b 	movw	r2, #587	; 0x24b
 80117d0:	490a      	ldr	r1, [pc, #40]	; (80117fc <tcp_write+0x300>)
 80117d2:	4804      	ldr	r0, [pc, #16]	; (80117e4 <tcp_write+0x2e8>)
 80117d4:	f004 fb4e 	bl	8015e74 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80117d8:	e0cf      	b.n	801197a <tcp_write+0x47e>
 80117da:	bf00      	nop
 80117dc:	08018754 	.word	0x08018754
 80117e0:	080188f4 	.word	0x080188f4
 80117e4:	080187a8 	.word	0x080187a8
 80117e8:	0801890c 	.word	0x0801890c
 80117ec:	08018940 	.word	0x08018940
 80117f0:	08018958 	.word	0x08018958
 80117f4:	08018978 	.word	0x08018978
 80117f8:	08018998 	.word	0x08018998
 80117fc:	080189c4 	.word	0x080189c4
    struct pbuf *p;
    u16_t left = len - pos;
 8011800:	88fa      	ldrh	r2, [r7, #6]
 8011802:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011806:	1ad3      	subs	r3, r2, r3
 8011808:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801180a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801180e:	b29b      	uxth	r3, r3
 8011810:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011812:	1ad3      	subs	r3, r2, r3
 8011814:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8011816:	8b7a      	ldrh	r2, [r7, #26]
 8011818:	8bbb      	ldrh	r3, [r7, #28]
 801181a:	4293      	cmp	r3, r2
 801181c:	bf28      	it	cs
 801181e:	4613      	movcs	r3, r2
 8011820:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8011822:	797b      	ldrb	r3, [r7, #5]
 8011824:	f003 0301 	and.w	r3, r3, #1
 8011828:	2b00      	cmp	r3, #0
 801182a:	d036      	beq.n	801189a <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801182c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011830:	b29a      	uxth	r2, r3
 8011832:	8b3b      	ldrh	r3, [r7, #24]
 8011834:	4413      	add	r3, r2
 8011836:	b299      	uxth	r1, r3
 8011838:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801183a:	2b00      	cmp	r3, #0
 801183c:	bf0c      	ite	eq
 801183e:	2301      	moveq	r3, #1
 8011840:	2300      	movne	r3, #0
 8011842:	b2db      	uxtb	r3, r3
 8011844:	f107 0012 	add.w	r0, r7, #18
 8011848:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801184a:	9302      	str	r3, [sp, #8]
 801184c:	797b      	ldrb	r3, [r7, #5]
 801184e:	9301      	str	r3, [sp, #4]
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	9300      	str	r3, [sp, #0]
 8011854:	4603      	mov	r3, r0
 8011856:	2036      	movs	r0, #54	; 0x36
 8011858:	f7ff fd5c 	bl	8011314 <tcp_pbuf_prealloc>
 801185c:	6338      	str	r0, [r7, #48]	; 0x30
 801185e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011860:	2b00      	cmp	r3, #0
 8011862:	f000 8178 	beq.w	8011b56 <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8011866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011868:	895b      	ldrh	r3, [r3, #10]
 801186a:	8b3a      	ldrh	r2, [r7, #24]
 801186c:	429a      	cmp	r2, r3
 801186e:	d906      	bls.n	801187e <tcp_write+0x382>
 8011870:	4b8c      	ldr	r3, [pc, #560]	; (8011aa4 <tcp_write+0x5a8>)
 8011872:	f240 2267 	movw	r2, #615	; 0x267
 8011876:	498c      	ldr	r1, [pc, #560]	; (8011aa8 <tcp_write+0x5ac>)
 8011878:	488c      	ldr	r0, [pc, #560]	; (8011aac <tcp_write+0x5b0>)
 801187a:	f004 fafb 	bl	8015e74 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801187e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011880:	685a      	ldr	r2, [r3, #4]
 8011882:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011886:	18d0      	adds	r0, r2, r3
 8011888:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801188c:	68ba      	ldr	r2, [r7, #8]
 801188e:	4413      	add	r3, r2
 8011890:	8b3a      	ldrh	r2, [r7, #24]
 8011892:	4619      	mov	r1, r3
 8011894:	f004 fadb 	bl	8015e4e <memcpy>
 8011898:	e02f      	b.n	80118fa <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801189a:	8a7b      	ldrh	r3, [r7, #18]
 801189c:	2b00      	cmp	r3, #0
 801189e:	d006      	beq.n	80118ae <tcp_write+0x3b2>
 80118a0:	4b80      	ldr	r3, [pc, #512]	; (8011aa4 <tcp_write+0x5a8>)
 80118a2:	f240 2271 	movw	r2, #625	; 0x271
 80118a6:	4982      	ldr	r1, [pc, #520]	; (8011ab0 <tcp_write+0x5b4>)
 80118a8:	4880      	ldr	r0, [pc, #512]	; (8011aac <tcp_write+0x5b0>)
 80118aa:	f004 fae3 	bl	8015e74 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 80118ae:	8b3b      	ldrh	r3, [r7, #24]
 80118b0:	2201      	movs	r2, #1
 80118b2:	4619      	mov	r1, r3
 80118b4:	2036      	movs	r0, #54	; 0x36
 80118b6:	f7fa fdb7 	bl	800c428 <pbuf_alloc>
 80118ba:	6178      	str	r0, [r7, #20]
 80118bc:	697b      	ldr	r3, [r7, #20]
 80118be:	2b00      	cmp	r3, #0
 80118c0:	f000 814b 	beq.w	8011b5a <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 80118c4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80118c8:	68ba      	ldr	r2, [r7, #8]
 80118ca:	441a      	add	r2, r3
 80118cc:	697b      	ldr	r3, [r7, #20]
 80118ce:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80118d0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80118d4:	b29b      	uxth	r3, r3
 80118d6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80118da:	4619      	mov	r1, r3
 80118dc:	2036      	movs	r0, #54	; 0x36
 80118de:	f7fa fda3 	bl	800c428 <pbuf_alloc>
 80118e2:	6338      	str	r0, [r7, #48]	; 0x30
 80118e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d103      	bne.n	80118f2 <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 80118ea:	6978      	ldr	r0, [r7, #20]
 80118ec:	f7fb f87c 	bl	800c9e8 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80118f0:	e136      	b.n	8011b60 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80118f2:	6979      	ldr	r1, [r7, #20]
 80118f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80118f6:	f7fb f945 	bl	800cb84 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80118fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80118fc:	f7fb f902 	bl	800cb04 <pbuf_clen>
 8011900:	4603      	mov	r3, r0
 8011902:	461a      	mov	r2, r3
 8011904:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011908:	4413      	add	r3, r2
 801190a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801190e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011912:	2b09      	cmp	r3, #9
 8011914:	d903      	bls.n	801191e <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8011916:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011918:	f7fb f866 	bl	800c9e8 <pbuf_free>
      goto memerr;
 801191c:	e120      	b.n	8011b60 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011922:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011926:	441a      	add	r2, r3
 8011928:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801192c:	9300      	str	r3, [sp, #0]
 801192e:	4613      	mov	r3, r2
 8011930:	2200      	movs	r2, #0
 8011932:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011934:	68f8      	ldr	r0, [r7, #12]
 8011936:	f7ff fc4f 	bl	80111d8 <tcp_create_segment>
 801193a:	64f8      	str	r0, [r7, #76]	; 0x4c
 801193c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801193e:	2b00      	cmp	r3, #0
 8011940:	f000 810d 	beq.w	8011b5e <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8011944:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011946:	2b00      	cmp	r3, #0
 8011948:	d102      	bne.n	8011950 <tcp_write+0x454>
      queue = seg;
 801194a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801194c:	647b      	str	r3, [r7, #68]	; 0x44
 801194e:	e00c      	b.n	801196a <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8011950:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011952:	2b00      	cmp	r3, #0
 8011954:	d106      	bne.n	8011964 <tcp_write+0x468>
 8011956:	4b53      	ldr	r3, [pc, #332]	; (8011aa4 <tcp_write+0x5a8>)
 8011958:	f240 22ab 	movw	r2, #683	; 0x2ab
 801195c:	4955      	ldr	r1, [pc, #340]	; (8011ab4 <tcp_write+0x5b8>)
 801195e:	4853      	ldr	r0, [pc, #332]	; (8011aac <tcp_write+0x5b0>)
 8011960:	f004 fa88 	bl	8015e74 <iprintf>
      prev_seg->next = seg;
 8011964:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011966:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011968:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801196a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801196c:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801196e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011972:	8b3b      	ldrh	r3, [r7, #24]
 8011974:	4413      	add	r3, r2
 8011976:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801197a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801197e:	88fb      	ldrh	r3, [r7, #6]
 8011980:	429a      	cmp	r2, r3
 8011982:	f4ff af3d 	bcc.w	8011800 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8011986:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8011988:	2b00      	cmp	r3, #0
 801198a:	d02c      	beq.n	80119e6 <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801198c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801198e:	685b      	ldr	r3, [r3, #4]
 8011990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011992:	e01e      	b.n	80119d2 <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 8011994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011996:	891a      	ldrh	r2, [r3, #8]
 8011998:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801199a:	4413      	add	r3, r2
 801199c:	b29a      	uxth	r2, r3
 801199e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119a0:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80119a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d110      	bne.n	80119cc <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 80119aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ac:	685b      	ldr	r3, [r3, #4]
 80119ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119b0:	8952      	ldrh	r2, [r2, #10]
 80119b2:	4413      	add	r3, r2
 80119b4:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80119b6:	68b9      	ldr	r1, [r7, #8]
 80119b8:	4618      	mov	r0, r3
 80119ba:	f004 fa48 	bl	8015e4e <memcpy>
        p->len += oversize_used;
 80119be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119c0:	895a      	ldrh	r2, [r3, #10]
 80119c2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80119c4:	4413      	add	r3, r2
 80119c6:	b29a      	uxth	r2, r3
 80119c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ca:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80119cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80119d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d1dd      	bne.n	8011994 <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 80119d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80119da:	891a      	ldrh	r2, [r3, #8]
 80119dc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80119de:	4413      	add	r3, r2
 80119e0:	b29a      	uxth	r2, r3
 80119e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80119e4:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80119e6:	8a7a      	ldrh	r2, [r7, #18]
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80119ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d018      	beq.n	8011a26 <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80119f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d106      	bne.n	8011a08 <tcp_write+0x50c>
 80119fa:	4b2a      	ldr	r3, [pc, #168]	; (8011aa4 <tcp_write+0x5a8>)
 80119fc:	f240 22e1 	movw	r2, #737	; 0x2e1
 8011a00:	492d      	ldr	r1, [pc, #180]	; (8011ab8 <tcp_write+0x5bc>)
 8011a02:	482a      	ldr	r0, [pc, #168]	; (8011aac <tcp_write+0x5b0>)
 8011a04:	f004 fa36 	bl	8015e74 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8011a08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a0a:	685b      	ldr	r3, [r3, #4]
 8011a0c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8011a0e:	4618      	mov	r0, r3
 8011a10:	f7fb f8b8 	bl	800cb84 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8011a14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a16:	891a      	ldrh	r2, [r3, #8]
 8011a18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a1a:	891b      	ldrh	r3, [r3, #8]
 8011a1c:	4413      	add	r3, r2
 8011a1e:	b29a      	uxth	r2, r3
 8011a20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a22:	811a      	strh	r2, [r3, #8]
 8011a24:	e037      	b.n	8011a96 <tcp_write+0x59a>
  } else if (extendlen > 0) {
 8011a26:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d034      	beq.n	8011a96 <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8011a2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d003      	beq.n	8011a3a <tcp_write+0x53e>
 8011a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a34:	685b      	ldr	r3, [r3, #4]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d106      	bne.n	8011a48 <tcp_write+0x54c>
 8011a3a:	4b1a      	ldr	r3, [pc, #104]	; (8011aa4 <tcp_write+0x5a8>)
 8011a3c:	f240 22e7 	movw	r2, #743	; 0x2e7
 8011a40:	491e      	ldr	r1, [pc, #120]	; (8011abc <tcp_write+0x5c0>)
 8011a42:	481a      	ldr	r0, [pc, #104]	; (8011aac <tcp_write+0x5b0>)
 8011a44:	f004 fa16 	bl	8015e74 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8011a48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a4a:	685b      	ldr	r3, [r3, #4]
 8011a4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8011a4e:	e009      	b.n	8011a64 <tcp_write+0x568>
      p->tot_len += extendlen;
 8011a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a52:	891a      	ldrh	r2, [r3, #8]
 8011a54:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011a56:	4413      	add	r3, r2
 8011a58:	b29a      	uxth	r2, r3
 8011a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a5c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8011a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	62bb      	str	r3, [r7, #40]	; 0x28
 8011a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d1f1      	bne.n	8011a50 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 8011a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a6e:	891a      	ldrh	r2, [r3, #8]
 8011a70:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011a72:	4413      	add	r3, r2
 8011a74:	b29a      	uxth	r2, r3
 8011a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a78:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8011a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a7c:	895a      	ldrh	r2, [r3, #10]
 8011a7e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011a80:	4413      	add	r3, r2
 8011a82:	b29a      	uxth	r2, r3
 8011a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a86:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8011a88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a8a:	891a      	ldrh	r2, [r3, #8]
 8011a8c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011a8e:	4413      	add	r3, r2
 8011a90:	b29a      	uxth	r2, r3
 8011a92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a94:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8011a96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d111      	bne.n	8011ac0 <tcp_write+0x5c4>
    pcb->unsent = queue;
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011aa0:	66da      	str	r2, [r3, #108]	; 0x6c
 8011aa2:	e010      	b.n	8011ac6 <tcp_write+0x5ca>
 8011aa4:	08018754 	.word	0x08018754
 8011aa8:	080189f4 	.word	0x080189f4
 8011aac:	080187a8 	.word	0x080187a8
 8011ab0:	08018a34 	.word	0x08018a34
 8011ab4:	08018a44 	.word	0x08018a44
 8011ab8:	08018a58 	.word	0x08018a58
 8011abc:	08018a90 	.word	0x08018a90
  } else {
    last_unsent->next = queue;
 8011ac0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011ac2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011ac4:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011aca:	88fb      	ldrh	r3, [r7, #6]
 8011acc:	441a      	add	r2, r3
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8011ad8:	88fb      	ldrh	r3, [r7, #6]
 8011ada:	1ad3      	subs	r3, r2, r3
 8011adc:	b29a      	uxth	r2, r3
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8011aea:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d00e      	beq.n	8011b16 <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d10a      	bne.n	8011b16 <tcp_write+0x61a>
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d106      	bne.n	8011b16 <tcp_write+0x61a>
 8011b08:	4b2c      	ldr	r3, [pc, #176]	; (8011bbc <tcp_write+0x6c0>)
 8011b0a:	f240 3213 	movw	r2, #787	; 0x313
 8011b0e:	492c      	ldr	r1, [pc, #176]	; (8011bc0 <tcp_write+0x6c4>)
 8011b10:	482c      	ldr	r0, [pc, #176]	; (8011bc4 <tcp_write+0x6c8>)
 8011b12:	f004 f9af 	bl	8015e74 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8011b16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d016      	beq.n	8011b4a <tcp_write+0x64e>
 8011b1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b1e:	68db      	ldr	r3, [r3, #12]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d012      	beq.n	8011b4a <tcp_write+0x64e>
 8011b24:	797b      	ldrb	r3, [r7, #5]
 8011b26:	f003 0302 	and.w	r3, r3, #2
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d10d      	bne.n	8011b4a <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8011b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b30:	68db      	ldr	r3, [r3, #12]
 8011b32:	899b      	ldrh	r3, [r3, #12]
 8011b34:	b29c      	uxth	r4, r3
 8011b36:	2008      	movs	r0, #8
 8011b38:	f7f9 fb78 	bl	800b22c <lwip_htons>
 8011b3c:	4603      	mov	r3, r0
 8011b3e:	461a      	mov	r2, r3
 8011b40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b42:	68db      	ldr	r3, [r3, #12]
 8011b44:	4322      	orrs	r2, r4
 8011b46:	b292      	uxth	r2, r2
 8011b48:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	e031      	b.n	8011bb2 <tcp_write+0x6b6>
          goto memerr;
 8011b4e:	bf00      	nop
 8011b50:	e006      	b.n	8011b60 <tcp_write+0x664>
            goto memerr;
 8011b52:	bf00      	nop
 8011b54:	e004      	b.n	8011b60 <tcp_write+0x664>
        goto memerr;
 8011b56:	bf00      	nop
 8011b58:	e002      	b.n	8011b60 <tcp_write+0x664>
        goto memerr;
 8011b5a:	bf00      	nop
 8011b5c:	e000      	b.n	8011b60 <tcp_write+0x664>
      goto memerr;
 8011b5e:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	8b5b      	ldrh	r3, [r3, #26]
 8011b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b68:	b29a      	uxth	r2, r3
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8011b6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d002      	beq.n	8011b7a <tcp_write+0x67e>
    pbuf_free(concat_p);
 8011b74:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8011b76:	f7fa ff37 	bl	800c9e8 <pbuf_free>
  }
  if (queue != NULL) {
 8011b7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d002      	beq.n	8011b86 <tcp_write+0x68a>
    tcp_segs_free(queue);
 8011b80:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8011b82:	f7fc fb4b 	bl	800e21c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d00e      	beq.n	8011bae <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d10a      	bne.n	8011bae <tcp_write+0x6b2>
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d106      	bne.n	8011bae <tcp_write+0x6b2>
 8011ba0:	4b06      	ldr	r3, [pc, #24]	; (8011bbc <tcp_write+0x6c0>)
 8011ba2:	f44f 724a 	mov.w	r2, #808	; 0x328
 8011ba6:	4906      	ldr	r1, [pc, #24]	; (8011bc0 <tcp_write+0x6c4>)
 8011ba8:	4806      	ldr	r0, [pc, #24]	; (8011bc4 <tcp_write+0x6c8>)
 8011baa:	f004 f963 	bl	8015e74 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8011bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	375c      	adds	r7, #92	; 0x5c
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	bd90      	pop	{r4, r7, pc}
 8011bba:	bf00      	nop
 8011bbc:	08018754 	.word	0x08018754
 8011bc0:	08018ac8 	.word	0x08018ac8
 8011bc4:	080187a8 	.word	0x080187a8

08011bc8 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8011bc8:	b590      	push	{r4, r7, lr}
 8011bca:	b08b      	sub	sp, #44	; 0x2c
 8011bcc:	af02      	add	r7, sp, #8
 8011bce:	6078      	str	r0, [r7, #4]
 8011bd0:	460b      	mov	r3, r1
 8011bd2:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011bd4:	2300      	movs	r3, #0
 8011bd6:	61fb      	str	r3, [r7, #28]
 8011bd8:	2300      	movs	r3, #0
 8011bda:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011bdc:	2300      	movs	r3, #0
 8011bde:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d106      	bne.n	8011bf4 <tcp_split_unsent_seg+0x2c>
 8011be6:	4b95      	ldr	r3, [pc, #596]	; (8011e3c <tcp_split_unsent_seg+0x274>)
 8011be8:	f240 324b 	movw	r2, #843	; 0x34b
 8011bec:	4994      	ldr	r1, [pc, #592]	; (8011e40 <tcp_split_unsent_seg+0x278>)
 8011bee:	4895      	ldr	r0, [pc, #596]	; (8011e44 <tcp_split_unsent_seg+0x27c>)
 8011bf0:	f004 f940 	bl	8015e74 <iprintf>

  useg = pcb->unsent;
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011bf8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d102      	bne.n	8011c06 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8011c00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011c04:	e116      	b.n	8011e34 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8011c06:	887b      	ldrh	r3, [r7, #2]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d109      	bne.n	8011c20 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011c0c:	4b8b      	ldr	r3, [pc, #556]	; (8011e3c <tcp_split_unsent_seg+0x274>)
 8011c0e:	f240 3253 	movw	r2, #851	; 0x353
 8011c12:	498d      	ldr	r1, [pc, #564]	; (8011e48 <tcp_split_unsent_seg+0x280>)
 8011c14:	488b      	ldr	r0, [pc, #556]	; (8011e44 <tcp_split_unsent_seg+0x27c>)
 8011c16:	f004 f92d 	bl	8015e74 <iprintf>
    return ERR_VAL;
 8011c1a:	f06f 0305 	mvn.w	r3, #5
 8011c1e:	e109      	b.n	8011e34 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011c20:	697b      	ldr	r3, [r7, #20]
 8011c22:	891b      	ldrh	r3, [r3, #8]
 8011c24:	887a      	ldrh	r2, [r7, #2]
 8011c26:	429a      	cmp	r2, r3
 8011c28:	d301      	bcc.n	8011c2e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8011c2a:	2300      	movs	r3, #0
 8011c2c:	e102      	b.n	8011e34 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011c32:	887a      	ldrh	r2, [r7, #2]
 8011c34:	429a      	cmp	r2, r3
 8011c36:	d906      	bls.n	8011c46 <tcp_split_unsent_seg+0x7e>
 8011c38:	4b80      	ldr	r3, [pc, #512]	; (8011e3c <tcp_split_unsent_seg+0x274>)
 8011c3a:	f240 325b 	movw	r2, #859	; 0x35b
 8011c3e:	4983      	ldr	r1, [pc, #524]	; (8011e4c <tcp_split_unsent_seg+0x284>)
 8011c40:	4880      	ldr	r0, [pc, #512]	; (8011e44 <tcp_split_unsent_seg+0x27c>)
 8011c42:	f004 f917 	bl	8015e74 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8011c46:	697b      	ldr	r3, [r7, #20]
 8011c48:	891b      	ldrh	r3, [r3, #8]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d106      	bne.n	8011c5c <tcp_split_unsent_seg+0x94>
 8011c4e:	4b7b      	ldr	r3, [pc, #492]	; (8011e3c <tcp_split_unsent_seg+0x274>)
 8011c50:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8011c54:	497e      	ldr	r1, [pc, #504]	; (8011e50 <tcp_split_unsent_seg+0x288>)
 8011c56:	487b      	ldr	r0, [pc, #492]	; (8011e44 <tcp_split_unsent_seg+0x27c>)
 8011c58:	f004 f90c 	bl	8015e74 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8011c5c:	697b      	ldr	r3, [r7, #20]
 8011c5e:	7a9b      	ldrb	r3, [r3, #10]
 8011c60:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8011c62:	7bfb      	ldrb	r3, [r7, #15]
 8011c64:	009b      	lsls	r3, r3, #2
 8011c66:	b2db      	uxtb	r3, r3
 8011c68:	f003 0304 	and.w	r3, r3, #4
 8011c6c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8011c6e:	697b      	ldr	r3, [r7, #20]
 8011c70:	891a      	ldrh	r2, [r3, #8]
 8011c72:	887b      	ldrh	r3, [r7, #2]
 8011c74:	1ad3      	subs	r3, r2, r3
 8011c76:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011c78:	7bbb      	ldrb	r3, [r7, #14]
 8011c7a:	b29a      	uxth	r2, r3
 8011c7c:	89bb      	ldrh	r3, [r7, #12]
 8011c7e:	4413      	add	r3, r2
 8011c80:	b29b      	uxth	r3, r3
 8011c82:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011c86:	4619      	mov	r1, r3
 8011c88:	2036      	movs	r0, #54	; 0x36
 8011c8a:	f7fa fbcd 	bl	800c428 <pbuf_alloc>
 8011c8e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011c90:	693b      	ldr	r3, [r7, #16]
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	f000 80b7 	beq.w	8011e06 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011c98:	697b      	ldr	r3, [r7, #20]
 8011c9a:	685b      	ldr	r3, [r3, #4]
 8011c9c:	891a      	ldrh	r2, [r3, #8]
 8011c9e:	697b      	ldr	r3, [r7, #20]
 8011ca0:	891b      	ldrh	r3, [r3, #8]
 8011ca2:	1ad3      	subs	r3, r2, r3
 8011ca4:	b29a      	uxth	r2, r3
 8011ca6:	887b      	ldrh	r3, [r7, #2]
 8011ca8:	4413      	add	r3, r2
 8011caa:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011cac:	697b      	ldr	r3, [r7, #20]
 8011cae:	6858      	ldr	r0, [r3, #4]
 8011cb0:	693b      	ldr	r3, [r7, #16]
 8011cb2:	685a      	ldr	r2, [r3, #4]
 8011cb4:	7bbb      	ldrb	r3, [r7, #14]
 8011cb6:	18d1      	adds	r1, r2, r3
 8011cb8:	897b      	ldrh	r3, [r7, #10]
 8011cba:	89ba      	ldrh	r2, [r7, #12]
 8011cbc:	f7fb f88a 	bl	800cdd4 <pbuf_copy_partial>
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	461a      	mov	r2, r3
 8011cc4:	89bb      	ldrh	r3, [r7, #12]
 8011cc6:	4293      	cmp	r3, r2
 8011cc8:	f040 809f 	bne.w	8011e0a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011ccc:	697b      	ldr	r3, [r7, #20]
 8011cce:	68db      	ldr	r3, [r3, #12]
 8011cd0:	899b      	ldrh	r3, [r3, #12]
 8011cd2:	b29b      	uxth	r3, r3
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f7f9 faa9 	bl	800b22c <lwip_htons>
 8011cda:	4603      	mov	r3, r0
 8011cdc:	b2db      	uxtb	r3, r3
 8011cde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011ce2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8011ce8:	7efb      	ldrb	r3, [r7, #27]
 8011cea:	f003 0308 	and.w	r3, r3, #8
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d007      	beq.n	8011d02 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8011cf2:	7efb      	ldrb	r3, [r7, #27]
 8011cf4:	f023 0308 	bic.w	r3, r3, #8
 8011cf8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8011cfa:	7ebb      	ldrb	r3, [r7, #26]
 8011cfc:	f043 0308 	orr.w	r3, r3, #8
 8011d00:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8011d02:	7efb      	ldrb	r3, [r7, #27]
 8011d04:	f003 0301 	and.w	r3, r3, #1
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d007      	beq.n	8011d1c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011d0c:	7efb      	ldrb	r3, [r7, #27]
 8011d0e:	f023 0301 	bic.w	r3, r3, #1
 8011d12:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8011d14:	7ebb      	ldrb	r3, [r7, #26]
 8011d16:	f043 0301 	orr.w	r3, r3, #1
 8011d1a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011d1c:	697b      	ldr	r3, [r7, #20]
 8011d1e:	68db      	ldr	r3, [r3, #12]
 8011d20:	685b      	ldr	r3, [r3, #4]
 8011d22:	4618      	mov	r0, r3
 8011d24:	f7f9 fa97 	bl	800b256 <lwip_htonl>
 8011d28:	4602      	mov	r2, r0
 8011d2a:	887b      	ldrh	r3, [r7, #2]
 8011d2c:	18d1      	adds	r1, r2, r3
 8011d2e:	7eba      	ldrb	r2, [r7, #26]
 8011d30:	7bfb      	ldrb	r3, [r7, #15]
 8011d32:	9300      	str	r3, [sp, #0]
 8011d34:	460b      	mov	r3, r1
 8011d36:	6939      	ldr	r1, [r7, #16]
 8011d38:	6878      	ldr	r0, [r7, #4]
 8011d3a:	f7ff fa4d 	bl	80111d8 <tcp_create_segment>
 8011d3e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011d40:	69fb      	ldr	r3, [r7, #28]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d063      	beq.n	8011e0e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8011d46:	697b      	ldr	r3, [r7, #20]
 8011d48:	685b      	ldr	r3, [r3, #4]
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7fa feda 	bl	800cb04 <pbuf_clen>
 8011d50:	4603      	mov	r3, r0
 8011d52:	461a      	mov	r2, r3
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011d5a:	1a9b      	subs	r3, r3, r2
 8011d5c:	b29a      	uxth	r2, r3
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8011d64:	697b      	ldr	r3, [r7, #20]
 8011d66:	6858      	ldr	r0, [r3, #4]
 8011d68:	697b      	ldr	r3, [r7, #20]
 8011d6a:	685b      	ldr	r3, [r3, #4]
 8011d6c:	891a      	ldrh	r2, [r3, #8]
 8011d6e:	89bb      	ldrh	r3, [r7, #12]
 8011d70:	1ad3      	subs	r3, r2, r3
 8011d72:	b29b      	uxth	r3, r3
 8011d74:	4619      	mov	r1, r3
 8011d76:	f7fa fcb1 	bl	800c6dc <pbuf_realloc>
  useg->len -= remainder;
 8011d7a:	697b      	ldr	r3, [r7, #20]
 8011d7c:	891a      	ldrh	r2, [r3, #8]
 8011d7e:	89bb      	ldrh	r3, [r7, #12]
 8011d80:	1ad3      	subs	r3, r2, r3
 8011d82:	b29a      	uxth	r2, r3
 8011d84:	697b      	ldr	r3, [r7, #20]
 8011d86:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011d88:	697b      	ldr	r3, [r7, #20]
 8011d8a:	68db      	ldr	r3, [r3, #12]
 8011d8c:	899b      	ldrh	r3, [r3, #12]
 8011d8e:	b29c      	uxth	r4, r3
 8011d90:	7efb      	ldrb	r3, [r7, #27]
 8011d92:	b29b      	uxth	r3, r3
 8011d94:	4618      	mov	r0, r3
 8011d96:	f7f9 fa49 	bl	800b22c <lwip_htons>
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	461a      	mov	r2, r3
 8011d9e:	697b      	ldr	r3, [r7, #20]
 8011da0:	68db      	ldr	r3, [r3, #12]
 8011da2:	4322      	orrs	r2, r4
 8011da4:	b292      	uxth	r2, r2
 8011da6:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011da8:	697b      	ldr	r3, [r7, #20]
 8011daa:	685b      	ldr	r3, [r3, #4]
 8011dac:	4618      	mov	r0, r3
 8011dae:	f7fa fea9 	bl	800cb04 <pbuf_clen>
 8011db2:	4603      	mov	r3, r0
 8011db4:	461a      	mov	r2, r3
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011dbc:	4413      	add	r3, r2
 8011dbe:	b29a      	uxth	r2, r3
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011dc6:	69fb      	ldr	r3, [r7, #28]
 8011dc8:	685b      	ldr	r3, [r3, #4]
 8011dca:	4618      	mov	r0, r3
 8011dcc:	f7fa fe9a 	bl	800cb04 <pbuf_clen>
 8011dd0:	4603      	mov	r3, r0
 8011dd2:	461a      	mov	r2, r3
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011dda:	4413      	add	r3, r2
 8011ddc:	b29a      	uxth	r2, r3
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011de4:	697b      	ldr	r3, [r7, #20]
 8011de6:	681a      	ldr	r2, [r3, #0]
 8011de8:	69fb      	ldr	r3, [r7, #28]
 8011dea:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011dec:	697b      	ldr	r3, [r7, #20]
 8011dee:	69fa      	ldr	r2, [r7, #28]
 8011df0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8011df2:	69fb      	ldr	r3, [r7, #28]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d103      	bne.n	8011e02 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	2200      	movs	r2, #0
 8011dfe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8011e02:	2300      	movs	r3, #0
 8011e04:	e016      	b.n	8011e34 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011e06:	bf00      	nop
 8011e08:	e002      	b.n	8011e10 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011e0a:	bf00      	nop
 8011e0c:	e000      	b.n	8011e10 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011e0e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8011e10:	69fb      	ldr	r3, [r7, #28]
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d006      	beq.n	8011e24 <tcp_split_unsent_seg+0x25c>
 8011e16:	4b09      	ldr	r3, [pc, #36]	; (8011e3c <tcp_split_unsent_seg+0x274>)
 8011e18:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8011e1c:	490d      	ldr	r1, [pc, #52]	; (8011e54 <tcp_split_unsent_seg+0x28c>)
 8011e1e:	4809      	ldr	r0, [pc, #36]	; (8011e44 <tcp_split_unsent_seg+0x27c>)
 8011e20:	f004 f828 	bl	8015e74 <iprintf>
  if (p != NULL) {
 8011e24:	693b      	ldr	r3, [r7, #16]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d002      	beq.n	8011e30 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8011e2a:	6938      	ldr	r0, [r7, #16]
 8011e2c:	f7fa fddc 	bl	800c9e8 <pbuf_free>
  }

  return ERR_MEM;
 8011e30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8011e34:	4618      	mov	r0, r3
 8011e36:	3724      	adds	r7, #36	; 0x24
 8011e38:	46bd      	mov	sp, r7
 8011e3a:	bd90      	pop	{r4, r7, pc}
 8011e3c:	08018754 	.word	0x08018754
 8011e40:	08018ae8 	.word	0x08018ae8
 8011e44:	080187a8 	.word	0x080187a8
 8011e48:	08018b0c 	.word	0x08018b0c
 8011e4c:	08018b30 	.word	0x08018b30
 8011e50:	08018b40 	.word	0x08018b40
 8011e54:	08018b50 	.word	0x08018b50

08011e58 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8011e58:	b590      	push	{r4, r7, lr}
 8011e5a:	b085      	sub	sp, #20
 8011e5c:	af00      	add	r7, sp, #0
 8011e5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d106      	bne.n	8011e74 <tcp_send_fin+0x1c>
 8011e66:	4b21      	ldr	r3, [pc, #132]	; (8011eec <tcp_send_fin+0x94>)
 8011e68:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8011e6c:	4920      	ldr	r1, [pc, #128]	; (8011ef0 <tcp_send_fin+0x98>)
 8011e6e:	4821      	ldr	r0, [pc, #132]	; (8011ef4 <tcp_send_fin+0x9c>)
 8011e70:	f004 f800 	bl	8015e74 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d02e      	beq.n	8011eda <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e80:	60fb      	str	r3, [r7, #12]
 8011e82:	e002      	b.n	8011e8a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	681b      	ldr	r3, [r3, #0]
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d1f8      	bne.n	8011e84 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8011e92:	68fb      	ldr	r3, [r7, #12]
 8011e94:	68db      	ldr	r3, [r3, #12]
 8011e96:	899b      	ldrh	r3, [r3, #12]
 8011e98:	b29b      	uxth	r3, r3
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f7f9 f9c6 	bl	800b22c <lwip_htons>
 8011ea0:	4603      	mov	r3, r0
 8011ea2:	b2db      	uxtb	r3, r3
 8011ea4:	f003 0307 	and.w	r3, r3, #7
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d116      	bne.n	8011eda <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	68db      	ldr	r3, [r3, #12]
 8011eb0:	899b      	ldrh	r3, [r3, #12]
 8011eb2:	b29c      	uxth	r4, r3
 8011eb4:	2001      	movs	r0, #1
 8011eb6:	f7f9 f9b9 	bl	800b22c <lwip_htons>
 8011eba:	4603      	mov	r3, r0
 8011ebc:	461a      	mov	r2, r3
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	68db      	ldr	r3, [r3, #12]
 8011ec2:	4322      	orrs	r2, r4
 8011ec4:	b292      	uxth	r2, r2
 8011ec6:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	8b5b      	ldrh	r3, [r3, #26]
 8011ecc:	f043 0320 	orr.w	r3, r3, #32
 8011ed0:	b29a      	uxth	r2, r3
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	e004      	b.n	8011ee4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011eda:	2101      	movs	r1, #1
 8011edc:	6878      	ldr	r0, [r7, #4]
 8011ede:	f000 f80b 	bl	8011ef8 <tcp_enqueue_flags>
 8011ee2:	4603      	mov	r3, r0
}
 8011ee4:	4618      	mov	r0, r3
 8011ee6:	3714      	adds	r7, #20
 8011ee8:	46bd      	mov	sp, r7
 8011eea:	bd90      	pop	{r4, r7, pc}
 8011eec:	08018754 	.word	0x08018754
 8011ef0:	08018b5c 	.word	0x08018b5c
 8011ef4:	080187a8 	.word	0x080187a8

08011ef8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b08a      	sub	sp, #40	; 0x28
 8011efc:	af02      	add	r7, sp, #8
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	460b      	mov	r3, r1
 8011f02:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011f04:	2300      	movs	r3, #0
 8011f06:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011f08:	2300      	movs	r3, #0
 8011f0a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011f0c:	78fb      	ldrb	r3, [r7, #3]
 8011f0e:	f003 0303 	and.w	r3, r3, #3
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d106      	bne.n	8011f24 <tcp_enqueue_flags+0x2c>
 8011f16:	4b67      	ldr	r3, [pc, #412]	; (80120b4 <tcp_enqueue_flags+0x1bc>)
 8011f18:	f240 4212 	movw	r2, #1042	; 0x412
 8011f1c:	4966      	ldr	r1, [pc, #408]	; (80120b8 <tcp_enqueue_flags+0x1c0>)
 8011f1e:	4867      	ldr	r0, [pc, #412]	; (80120bc <tcp_enqueue_flags+0x1c4>)
 8011f20:	f003 ffa8 	bl	8015e74 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d106      	bne.n	8011f38 <tcp_enqueue_flags+0x40>
 8011f2a:	4b62      	ldr	r3, [pc, #392]	; (80120b4 <tcp_enqueue_flags+0x1bc>)
 8011f2c:	f240 4213 	movw	r2, #1043	; 0x413
 8011f30:	4963      	ldr	r1, [pc, #396]	; (80120c0 <tcp_enqueue_flags+0x1c8>)
 8011f32:	4862      	ldr	r0, [pc, #392]	; (80120bc <tcp_enqueue_flags+0x1c4>)
 8011f34:	f003 ff9e 	bl	8015e74 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8011f38:	78fb      	ldrb	r3, [r7, #3]
 8011f3a:	f003 0302 	and.w	r3, r3, #2
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d001      	beq.n	8011f46 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8011f42:	2301      	movs	r3, #1
 8011f44:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011f46:	7ffb      	ldrb	r3, [r7, #31]
 8011f48:	009b      	lsls	r3, r3, #2
 8011f4a:	b2db      	uxtb	r3, r3
 8011f4c:	f003 0304 	and.w	r3, r3, #4
 8011f50:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011f52:	7dfb      	ldrb	r3, [r7, #23]
 8011f54:	b29b      	uxth	r3, r3
 8011f56:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011f5a:	4619      	mov	r1, r3
 8011f5c:	2036      	movs	r0, #54	; 0x36
 8011f5e:	f7fa fa63 	bl	800c428 <pbuf_alloc>
 8011f62:	6138      	str	r0, [r7, #16]
 8011f64:	693b      	ldr	r3, [r7, #16]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d109      	bne.n	8011f7e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	8b5b      	ldrh	r3, [r3, #26]
 8011f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011f72:	b29a      	uxth	r2, r3
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011f78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011f7c:	e095      	b.n	80120aa <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011f7e:	693b      	ldr	r3, [r7, #16]
 8011f80:	895a      	ldrh	r2, [r3, #10]
 8011f82:	7dfb      	ldrb	r3, [r7, #23]
 8011f84:	b29b      	uxth	r3, r3
 8011f86:	429a      	cmp	r2, r3
 8011f88:	d206      	bcs.n	8011f98 <tcp_enqueue_flags+0xa0>
 8011f8a:	4b4a      	ldr	r3, [pc, #296]	; (80120b4 <tcp_enqueue_flags+0x1bc>)
 8011f8c:	f240 423a 	movw	r2, #1082	; 0x43a
 8011f90:	494c      	ldr	r1, [pc, #304]	; (80120c4 <tcp_enqueue_flags+0x1cc>)
 8011f92:	484a      	ldr	r0, [pc, #296]	; (80120bc <tcp_enqueue_flags+0x1c4>)
 8011f94:	f003 ff6e 	bl	8015e74 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8011f9c:	78fa      	ldrb	r2, [r7, #3]
 8011f9e:	7ffb      	ldrb	r3, [r7, #31]
 8011fa0:	9300      	str	r3, [sp, #0]
 8011fa2:	460b      	mov	r3, r1
 8011fa4:	6939      	ldr	r1, [r7, #16]
 8011fa6:	6878      	ldr	r0, [r7, #4]
 8011fa8:	f7ff f916 	bl	80111d8 <tcp_create_segment>
 8011fac:	60f8      	str	r0, [r7, #12]
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d109      	bne.n	8011fc8 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	8b5b      	ldrh	r3, [r3, #26]
 8011fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011fbc:	b29a      	uxth	r2, r3
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011fc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011fc6:	e070      	b.n	80120aa <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	68db      	ldr	r3, [r3, #12]
 8011fcc:	f003 0303 	and.w	r3, r3, #3
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d006      	beq.n	8011fe2 <tcp_enqueue_flags+0xea>
 8011fd4:	4b37      	ldr	r3, [pc, #220]	; (80120b4 <tcp_enqueue_flags+0x1bc>)
 8011fd6:	f240 4242 	movw	r2, #1090	; 0x442
 8011fda:	493b      	ldr	r1, [pc, #236]	; (80120c8 <tcp_enqueue_flags+0x1d0>)
 8011fdc:	4837      	ldr	r0, [pc, #220]	; (80120bc <tcp_enqueue_flags+0x1c4>)
 8011fde:	f003 ff49 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	891b      	ldrh	r3, [r3, #8]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d006      	beq.n	8011ff8 <tcp_enqueue_flags+0x100>
 8011fea:	4b32      	ldr	r3, [pc, #200]	; (80120b4 <tcp_enqueue_flags+0x1bc>)
 8011fec:	f240 4243 	movw	r2, #1091	; 0x443
 8011ff0:	4936      	ldr	r1, [pc, #216]	; (80120cc <tcp_enqueue_flags+0x1d4>)
 8011ff2:	4832      	ldr	r0, [pc, #200]	; (80120bc <tcp_enqueue_flags+0x1c4>)
 8011ff4:	f003 ff3e 	bl	8015e74 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d103      	bne.n	8012008 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	68fa      	ldr	r2, [r7, #12]
 8012004:	66da      	str	r2, [r3, #108]	; 0x6c
 8012006:	e00d      	b.n	8012024 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801200c:	61bb      	str	r3, [r7, #24]
 801200e:	e002      	b.n	8012016 <tcp_enqueue_flags+0x11e>
 8012010:	69bb      	ldr	r3, [r7, #24]
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	61bb      	str	r3, [r7, #24]
 8012016:	69bb      	ldr	r3, [r7, #24]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	2b00      	cmp	r3, #0
 801201c:	d1f8      	bne.n	8012010 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801201e:	69bb      	ldr	r3, [r7, #24]
 8012020:	68fa      	ldr	r2, [r7, #12]
 8012022:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2200      	movs	r2, #0
 8012028:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801202c:	78fb      	ldrb	r3, [r7, #3]
 801202e:	f003 0302 	and.w	r3, r3, #2
 8012032:	2b00      	cmp	r3, #0
 8012034:	d104      	bne.n	8012040 <tcp_enqueue_flags+0x148>
 8012036:	78fb      	ldrb	r3, [r7, #3]
 8012038:	f003 0301 	and.w	r3, r3, #1
 801203c:	2b00      	cmp	r3, #0
 801203e:	d004      	beq.n	801204a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012044:	1c5a      	adds	r2, r3, #1
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801204a:	78fb      	ldrb	r3, [r7, #3]
 801204c:	f003 0301 	and.w	r3, r3, #1
 8012050:	2b00      	cmp	r3, #0
 8012052:	d006      	beq.n	8012062 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	8b5b      	ldrh	r3, [r3, #26]
 8012058:	f043 0320 	orr.w	r3, r3, #32
 801205c:	b29a      	uxth	r2, r3
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	685b      	ldr	r3, [r3, #4]
 8012066:	4618      	mov	r0, r3
 8012068:	f7fa fd4c 	bl	800cb04 <pbuf_clen>
 801206c:	4603      	mov	r3, r0
 801206e:	461a      	mov	r2, r3
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012076:	4413      	add	r3, r2
 8012078:	b29a      	uxth	r2, r3
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012086:	2b00      	cmp	r3, #0
 8012088:	d00e      	beq.n	80120a8 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801208e:	2b00      	cmp	r3, #0
 8012090:	d10a      	bne.n	80120a8 <tcp_enqueue_flags+0x1b0>
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012096:	2b00      	cmp	r3, #0
 8012098:	d106      	bne.n	80120a8 <tcp_enqueue_flags+0x1b0>
 801209a:	4b06      	ldr	r3, [pc, #24]	; (80120b4 <tcp_enqueue_flags+0x1bc>)
 801209c:	f240 4266 	movw	r2, #1126	; 0x466
 80120a0:	490b      	ldr	r1, [pc, #44]	; (80120d0 <tcp_enqueue_flags+0x1d8>)
 80120a2:	4806      	ldr	r0, [pc, #24]	; (80120bc <tcp_enqueue_flags+0x1c4>)
 80120a4:	f003 fee6 	bl	8015e74 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80120a8:	2300      	movs	r3, #0
}
 80120aa:	4618      	mov	r0, r3
 80120ac:	3720      	adds	r7, #32
 80120ae:	46bd      	mov	sp, r7
 80120b0:	bd80      	pop	{r7, pc}
 80120b2:	bf00      	nop
 80120b4:	08018754 	.word	0x08018754
 80120b8:	08018b78 	.word	0x08018b78
 80120bc:	080187a8 	.word	0x080187a8
 80120c0:	08018bd0 	.word	0x08018bd0
 80120c4:	08018bf0 	.word	0x08018bf0
 80120c8:	08018c2c 	.word	0x08018c2c
 80120cc:	08018c44 	.word	0x08018c44
 80120d0:	08018c70 	.word	0x08018c70

080120d4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80120d4:	b5b0      	push	{r4, r5, r7, lr}
 80120d6:	b08a      	sub	sp, #40	; 0x28
 80120d8:	af00      	add	r7, sp, #0
 80120da:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d106      	bne.n	80120f0 <tcp_output+0x1c>
 80120e2:	4ba0      	ldr	r3, [pc, #640]	; (8012364 <tcp_output+0x290>)
 80120e4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80120e8:	499f      	ldr	r1, [pc, #636]	; (8012368 <tcp_output+0x294>)
 80120ea:	48a0      	ldr	r0, [pc, #640]	; (801236c <tcp_output+0x298>)
 80120ec:	f003 fec2 	bl	8015e74 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	7d1b      	ldrb	r3, [r3, #20]
 80120f4:	2b01      	cmp	r3, #1
 80120f6:	d106      	bne.n	8012106 <tcp_output+0x32>
 80120f8:	4b9a      	ldr	r3, [pc, #616]	; (8012364 <tcp_output+0x290>)
 80120fa:	f240 42e4 	movw	r2, #1252	; 0x4e4
 80120fe:	499c      	ldr	r1, [pc, #624]	; (8012370 <tcp_output+0x29c>)
 8012100:	489a      	ldr	r0, [pc, #616]	; (801236c <tcp_output+0x298>)
 8012102:	f003 feb7 	bl	8015e74 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8012106:	4b9b      	ldr	r3, [pc, #620]	; (8012374 <tcp_output+0x2a0>)
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	687a      	ldr	r2, [r7, #4]
 801210c:	429a      	cmp	r2, r3
 801210e:	d101      	bne.n	8012114 <tcp_output+0x40>
    return ERR_OK;
 8012110:	2300      	movs	r3, #0
 8012112:	e1d2      	b.n	80124ba <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012120:	429a      	cmp	r2, r3
 8012122:	d203      	bcs.n	801212c <tcp_output+0x58>
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801212a:	e002      	b.n	8012132 <tcp_output+0x5e>
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012132:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012138:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801213c:	2b00      	cmp	r3, #0
 801213e:	d10b      	bne.n	8012158 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	8b5b      	ldrh	r3, [r3, #26]
 8012144:	f003 0302 	and.w	r3, r3, #2
 8012148:	2b00      	cmp	r3, #0
 801214a:	f000 81a9 	beq.w	80124a0 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 801214e:	6878      	ldr	r0, [r7, #4]
 8012150:	f000 fdd8 	bl	8012d04 <tcp_send_empty_ack>
 8012154:	4603      	mov	r3, r0
 8012156:	e1b0      	b.n	80124ba <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8012158:	6879      	ldr	r1, [r7, #4]
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	3304      	adds	r3, #4
 801215e:	461a      	mov	r2, r3
 8012160:	6878      	ldr	r0, [r7, #4]
 8012162:	f7ff f81d 	bl	80111a0 <tcp_route>
 8012166:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8012168:	697b      	ldr	r3, [r7, #20]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d102      	bne.n	8012174 <tcp_output+0xa0>
    return ERR_RTE;
 801216e:	f06f 0303 	mvn.w	r3, #3
 8012172:	e1a2      	b.n	80124ba <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d003      	beq.n	8012182 <tcp_output+0xae>
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d111      	bne.n	80121a6 <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8012182:	697b      	ldr	r3, [r7, #20]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d002      	beq.n	801218e <tcp_output+0xba>
 8012188:	697b      	ldr	r3, [r7, #20]
 801218a:	3304      	adds	r3, #4
 801218c:	e000      	b.n	8012190 <tcp_output+0xbc>
 801218e:	2300      	movs	r3, #0
 8012190:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8012192:	693b      	ldr	r3, [r7, #16]
 8012194:	2b00      	cmp	r3, #0
 8012196:	d102      	bne.n	801219e <tcp_output+0xca>
      return ERR_RTE;
 8012198:	f06f 0303 	mvn.w	r3, #3
 801219c:	e18d      	b.n	80124ba <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801219e:	693b      	ldr	r3, [r7, #16]
 80121a0:	681a      	ldr	r2, [r3, #0]
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80121a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121a8:	68db      	ldr	r3, [r3, #12]
 80121aa:	685b      	ldr	r3, [r3, #4]
 80121ac:	4618      	mov	r0, r3
 80121ae:	f7f9 f852 	bl	800b256 <lwip_htonl>
 80121b2:	4602      	mov	r2, r0
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121b8:	1ad3      	subs	r3, r2, r3
 80121ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121bc:	8912      	ldrh	r2, [r2, #8]
 80121be:	4413      	add	r3, r2
 80121c0:	69ba      	ldr	r2, [r7, #24]
 80121c2:	429a      	cmp	r2, r3
 80121c4:	d227      	bcs.n	8012216 <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80121cc:	461a      	mov	r2, r3
 80121ce:	69bb      	ldr	r3, [r7, #24]
 80121d0:	4293      	cmp	r3, r2
 80121d2:	d114      	bne.n	80121fe <tcp_output+0x12a>
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d110      	bne.n	80121fe <tcp_output+0x12a>
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d10b      	bne.n	80121fe <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	2200      	movs	r2, #0
 80121ea:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2201      	movs	r2, #1
 80121f2:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	2200      	movs	r2, #0
 80121fa:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	8b5b      	ldrh	r3, [r3, #26]
 8012202:	f003 0302 	and.w	r3, r3, #2
 8012206:	2b00      	cmp	r3, #0
 8012208:	f000 814c 	beq.w	80124a4 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 801220c:	6878      	ldr	r0, [r7, #4]
 801220e:	f000 fd79 	bl	8012d04 <tcp_send_empty_ack>
 8012212:	4603      	mov	r3, r0
 8012214:	e151      	b.n	80124ba <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	2200      	movs	r2, #0
 801221a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012222:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8012224:	6a3b      	ldr	r3, [r7, #32]
 8012226:	2b00      	cmp	r3, #0
 8012228:	f000 811b 	beq.w	8012462 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 801222c:	e002      	b.n	8012234 <tcp_output+0x160>
 801222e:	6a3b      	ldr	r3, [r7, #32]
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	623b      	str	r3, [r7, #32]
 8012234:	6a3b      	ldr	r3, [r7, #32]
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d1f8      	bne.n	801222e <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801223c:	e111      	b.n	8012462 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801223e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012240:	68db      	ldr	r3, [r3, #12]
 8012242:	899b      	ldrh	r3, [r3, #12]
 8012244:	b29b      	uxth	r3, r3
 8012246:	4618      	mov	r0, r3
 8012248:	f7f8 fff0 	bl	800b22c <lwip_htons>
 801224c:	4603      	mov	r3, r0
 801224e:	b2db      	uxtb	r3, r3
 8012250:	f003 0304 	and.w	r3, r3, #4
 8012254:	2b00      	cmp	r3, #0
 8012256:	d006      	beq.n	8012266 <tcp_output+0x192>
 8012258:	4b42      	ldr	r3, [pc, #264]	; (8012364 <tcp_output+0x290>)
 801225a:	f240 5237 	movw	r2, #1335	; 0x537
 801225e:	4946      	ldr	r1, [pc, #280]	; (8012378 <tcp_output+0x2a4>)
 8012260:	4842      	ldr	r0, [pc, #264]	; (801236c <tcp_output+0x298>)
 8012262:	f003 fe07 	bl	8015e74 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801226a:	2b00      	cmp	r3, #0
 801226c:	d01f      	beq.n	80122ae <tcp_output+0x1da>
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	8b5b      	ldrh	r3, [r3, #26]
 8012272:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8012276:	2b00      	cmp	r3, #0
 8012278:	d119      	bne.n	80122ae <tcp_output+0x1da>
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801227e:	2b00      	cmp	r3, #0
 8012280:	d00b      	beq.n	801229a <tcp_output+0x1c6>
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d110      	bne.n	80122ae <tcp_output+0x1da>
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012290:	891a      	ldrh	r2, [r3, #8]
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012296:	429a      	cmp	r2, r3
 8012298:	d209      	bcs.n	80122ae <tcp_output+0x1da>
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d004      	beq.n	80122ae <tcp_output+0x1da>
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80122aa:	2b08      	cmp	r3, #8
 80122ac:	d901      	bls.n	80122b2 <tcp_output+0x1de>
 80122ae:	2301      	movs	r3, #1
 80122b0:	e000      	b.n	80122b4 <tcp_output+0x1e0>
 80122b2:	2300      	movs	r3, #0
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d106      	bne.n	80122c6 <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	8b5b      	ldrh	r3, [r3, #26]
 80122bc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	f000 80e3 	beq.w	801248c <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	7d1b      	ldrb	r3, [r3, #20]
 80122ca:	2b02      	cmp	r3, #2
 80122cc:	d00d      	beq.n	80122ea <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80122ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122d0:	68db      	ldr	r3, [r3, #12]
 80122d2:	899b      	ldrh	r3, [r3, #12]
 80122d4:	b29c      	uxth	r4, r3
 80122d6:	2010      	movs	r0, #16
 80122d8:	f7f8 ffa8 	bl	800b22c <lwip_htons>
 80122dc:	4603      	mov	r3, r0
 80122de:	461a      	mov	r2, r3
 80122e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122e2:	68db      	ldr	r3, [r3, #12]
 80122e4:	4322      	orrs	r2, r4
 80122e6:	b292      	uxth	r2, r2
 80122e8:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80122ea:	697a      	ldr	r2, [r7, #20]
 80122ec:	6879      	ldr	r1, [r7, #4]
 80122ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80122f0:	f000 f908 	bl	8012504 <tcp_output_segment>
 80122f4:	4603      	mov	r3, r0
 80122f6:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80122f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d009      	beq.n	8012314 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	8b5b      	ldrh	r3, [r3, #26]
 8012304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012308:	b29a      	uxth	r2, r3
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	835a      	strh	r2, [r3, #26]
      return err;
 801230e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012312:	e0d2      	b.n	80124ba <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8012314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012316:	681a      	ldr	r2, [r3, #0]
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	7d1b      	ldrb	r3, [r3, #20]
 8012320:	2b02      	cmp	r3, #2
 8012322:	d006      	beq.n	8012332 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	8b5b      	ldrh	r3, [r3, #26]
 8012328:	f023 0303 	bic.w	r3, r3, #3
 801232c:	b29a      	uxth	r2, r3
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012334:	68db      	ldr	r3, [r3, #12]
 8012336:	685b      	ldr	r3, [r3, #4]
 8012338:	4618      	mov	r0, r3
 801233a:	f7f8 ff8c 	bl	800b256 <lwip_htonl>
 801233e:	4604      	mov	r4, r0
 8012340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012342:	891b      	ldrh	r3, [r3, #8]
 8012344:	461d      	mov	r5, r3
 8012346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012348:	68db      	ldr	r3, [r3, #12]
 801234a:	899b      	ldrh	r3, [r3, #12]
 801234c:	b29b      	uxth	r3, r3
 801234e:	4618      	mov	r0, r3
 8012350:	f7f8 ff6c 	bl	800b22c <lwip_htons>
 8012354:	4603      	mov	r3, r0
 8012356:	b2db      	uxtb	r3, r3
 8012358:	f003 0303 	and.w	r3, r3, #3
 801235c:	2b00      	cmp	r3, #0
 801235e:	d00d      	beq.n	801237c <tcp_output+0x2a8>
 8012360:	2301      	movs	r3, #1
 8012362:	e00c      	b.n	801237e <tcp_output+0x2aa>
 8012364:	08018754 	.word	0x08018754
 8012368:	08018c98 	.word	0x08018c98
 801236c:	080187a8 	.word	0x080187a8
 8012370:	08018cb0 	.word	0x08018cb0
 8012374:	2000b514 	.word	0x2000b514
 8012378:	08018cd8 	.word	0x08018cd8
 801237c:	2300      	movs	r3, #0
 801237e:	442b      	add	r3, r5
 8012380:	4423      	add	r3, r4
 8012382:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012388:	68bb      	ldr	r3, [r7, #8]
 801238a:	1ad3      	subs	r3, r2, r3
 801238c:	2b00      	cmp	r3, #0
 801238e:	da02      	bge.n	8012396 <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	68ba      	ldr	r2, [r7, #8]
 8012394:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8012396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012398:	891b      	ldrh	r3, [r3, #8]
 801239a:	461c      	mov	r4, r3
 801239c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801239e:	68db      	ldr	r3, [r3, #12]
 80123a0:	899b      	ldrh	r3, [r3, #12]
 80123a2:	b29b      	uxth	r3, r3
 80123a4:	4618      	mov	r0, r3
 80123a6:	f7f8 ff41 	bl	800b22c <lwip_htons>
 80123aa:	4603      	mov	r3, r0
 80123ac:	b2db      	uxtb	r3, r3
 80123ae:	f003 0303 	and.w	r3, r3, #3
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d001      	beq.n	80123ba <tcp_output+0x2e6>
 80123b6:	2301      	movs	r3, #1
 80123b8:	e000      	b.n	80123bc <tcp_output+0x2e8>
 80123ba:	2300      	movs	r3, #0
 80123bc:	4423      	add	r3, r4
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d049      	beq.n	8012456 <tcp_output+0x382>
      seg->next = NULL;
 80123c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123c4:	2200      	movs	r2, #0
 80123c6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d105      	bne.n	80123dc <tcp_output+0x308>
        pcb->unacked = seg;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80123d4:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80123d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123d8:	623b      	str	r3, [r7, #32]
 80123da:	e03f      	b.n	801245c <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80123dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123de:	68db      	ldr	r3, [r3, #12]
 80123e0:	685b      	ldr	r3, [r3, #4]
 80123e2:	4618      	mov	r0, r3
 80123e4:	f7f8 ff37 	bl	800b256 <lwip_htonl>
 80123e8:	4604      	mov	r4, r0
 80123ea:	6a3b      	ldr	r3, [r7, #32]
 80123ec:	68db      	ldr	r3, [r3, #12]
 80123ee:	685b      	ldr	r3, [r3, #4]
 80123f0:	4618      	mov	r0, r3
 80123f2:	f7f8 ff30 	bl	800b256 <lwip_htonl>
 80123f6:	4603      	mov	r3, r0
 80123f8:	1ae3      	subs	r3, r4, r3
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	da24      	bge.n	8012448 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	3370      	adds	r3, #112	; 0x70
 8012402:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012404:	e002      	b.n	801240c <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8012406:	69fb      	ldr	r3, [r7, #28]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801240c:	69fb      	ldr	r3, [r7, #28]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d011      	beq.n	8012438 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012414:	69fb      	ldr	r3, [r7, #28]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	68db      	ldr	r3, [r3, #12]
 801241a:	685b      	ldr	r3, [r3, #4]
 801241c:	4618      	mov	r0, r3
 801241e:	f7f8 ff1a 	bl	800b256 <lwip_htonl>
 8012422:	4604      	mov	r4, r0
 8012424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012426:	68db      	ldr	r3, [r3, #12]
 8012428:	685b      	ldr	r3, [r3, #4]
 801242a:	4618      	mov	r0, r3
 801242c:	f7f8 ff13 	bl	800b256 <lwip_htonl>
 8012430:	4603      	mov	r3, r0
 8012432:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8012434:	2b00      	cmp	r3, #0
 8012436:	dbe6      	blt.n	8012406 <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8012438:	69fb      	ldr	r3, [r7, #28]
 801243a:	681a      	ldr	r2, [r3, #0]
 801243c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801243e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8012440:	69fb      	ldr	r3, [r7, #28]
 8012442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012444:	601a      	str	r2, [r3, #0]
 8012446:	e009      	b.n	801245c <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8012448:	6a3b      	ldr	r3, [r7, #32]
 801244a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801244c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801244e:	6a3b      	ldr	r3, [r7, #32]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	623b      	str	r3, [r7, #32]
 8012454:	e002      	b.n	801245c <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8012456:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012458:	f7fb fef4 	bl	800e244 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012460:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8012462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012464:	2b00      	cmp	r3, #0
 8012466:	d012      	beq.n	801248e <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8012468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801246a:	68db      	ldr	r3, [r3, #12]
 801246c:	685b      	ldr	r3, [r3, #4]
 801246e:	4618      	mov	r0, r3
 8012470:	f7f8 fef1 	bl	800b256 <lwip_htonl>
 8012474:	4602      	mov	r2, r0
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801247a:	1ad3      	subs	r3, r2, r3
 801247c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801247e:	8912      	ldrh	r2, [r2, #8]
 8012480:	4413      	add	r3, r2
  while (seg != NULL &&
 8012482:	69ba      	ldr	r2, [r7, #24]
 8012484:	429a      	cmp	r2, r3
 8012486:	f4bf aeda 	bcs.w	801223e <tcp_output+0x16a>
 801248a:	e000      	b.n	801248e <tcp_output+0x3ba>
      break;
 801248c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012492:	2b00      	cmp	r3, #0
 8012494:	d108      	bne.n	80124a8 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	2200      	movs	r2, #0
 801249a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801249e:	e004      	b.n	80124aa <tcp_output+0x3d6>
    goto output_done;
 80124a0:	bf00      	nop
 80124a2:	e002      	b.n	80124aa <tcp_output+0x3d6>
    goto output_done;
 80124a4:	bf00      	nop
 80124a6:	e000      	b.n	80124aa <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80124a8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	8b5b      	ldrh	r3, [r3, #26]
 80124ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80124b2:	b29a      	uxth	r2, r3
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80124b8:	2300      	movs	r3, #0
}
 80124ba:	4618      	mov	r0, r3
 80124bc:	3728      	adds	r7, #40	; 0x28
 80124be:	46bd      	mov	sp, r7
 80124c0:	bdb0      	pop	{r4, r5, r7, pc}
 80124c2:	bf00      	nop

080124c4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b082      	sub	sp, #8
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d106      	bne.n	80124e0 <tcp_output_segment_busy+0x1c>
 80124d2:	4b09      	ldr	r3, [pc, #36]	; (80124f8 <tcp_output_segment_busy+0x34>)
 80124d4:	f240 529a 	movw	r2, #1434	; 0x59a
 80124d8:	4908      	ldr	r1, [pc, #32]	; (80124fc <tcp_output_segment_busy+0x38>)
 80124da:	4809      	ldr	r0, [pc, #36]	; (8012500 <tcp_output_segment_busy+0x3c>)
 80124dc:	f003 fcca 	bl	8015e74 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	685b      	ldr	r3, [r3, #4]
 80124e4:	7b9b      	ldrb	r3, [r3, #14]
 80124e6:	2b01      	cmp	r3, #1
 80124e8:	d001      	beq.n	80124ee <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80124ea:	2301      	movs	r3, #1
 80124ec:	e000      	b.n	80124f0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80124ee:	2300      	movs	r3, #0
}
 80124f0:	4618      	mov	r0, r3
 80124f2:	3708      	adds	r7, #8
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}
 80124f8:	08018754 	.word	0x08018754
 80124fc:	08018cf0 	.word	0x08018cf0
 8012500:	080187a8 	.word	0x080187a8

08012504 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8012504:	b5b0      	push	{r4, r5, r7, lr}
 8012506:	b08c      	sub	sp, #48	; 0x30
 8012508:	af04      	add	r7, sp, #16
 801250a:	60f8      	str	r0, [r7, #12]
 801250c:	60b9      	str	r1, [r7, #8]
 801250e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d106      	bne.n	8012524 <tcp_output_segment+0x20>
 8012516:	4b64      	ldr	r3, [pc, #400]	; (80126a8 <tcp_output_segment+0x1a4>)
 8012518:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801251c:	4963      	ldr	r1, [pc, #396]	; (80126ac <tcp_output_segment+0x1a8>)
 801251e:	4864      	ldr	r0, [pc, #400]	; (80126b0 <tcp_output_segment+0x1ac>)
 8012520:	f003 fca8 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8012524:	68bb      	ldr	r3, [r7, #8]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d106      	bne.n	8012538 <tcp_output_segment+0x34>
 801252a:	4b5f      	ldr	r3, [pc, #380]	; (80126a8 <tcp_output_segment+0x1a4>)
 801252c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8012530:	4960      	ldr	r1, [pc, #384]	; (80126b4 <tcp_output_segment+0x1b0>)
 8012532:	485f      	ldr	r0, [pc, #380]	; (80126b0 <tcp_output_segment+0x1ac>)
 8012534:	f003 fc9e 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d106      	bne.n	801254c <tcp_output_segment+0x48>
 801253e:	4b5a      	ldr	r3, [pc, #360]	; (80126a8 <tcp_output_segment+0x1a4>)
 8012540:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8012544:	495c      	ldr	r1, [pc, #368]	; (80126b8 <tcp_output_segment+0x1b4>)
 8012546:	485a      	ldr	r0, [pc, #360]	; (80126b0 <tcp_output_segment+0x1ac>)
 8012548:	f003 fc94 	bl	8015e74 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801254c:	68f8      	ldr	r0, [r7, #12]
 801254e:	f7ff ffb9 	bl	80124c4 <tcp_output_segment_busy>
 8012552:	4603      	mov	r3, r0
 8012554:	2b00      	cmp	r3, #0
 8012556:	d001      	beq.n	801255c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8012558:	2300      	movs	r3, #0
 801255a:	e0a0      	b.n	801269e <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801255c:	68bb      	ldr	r3, [r7, #8]
 801255e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	68dc      	ldr	r4, [r3, #12]
 8012564:	4610      	mov	r0, r2
 8012566:	f7f8 fe76 	bl	800b256 <lwip_htonl>
 801256a:	4603      	mov	r3, r0
 801256c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801256e:	68bb      	ldr	r3, [r7, #8]
 8012570:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	68dc      	ldr	r4, [r3, #12]
 8012576:	4610      	mov	r0, r2
 8012578:	f7f8 fe58 	bl	800b22c <lwip_htons>
 801257c:	4603      	mov	r3, r0
 801257e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012580:	68bb      	ldr	r3, [r7, #8]
 8012582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012584:	68ba      	ldr	r2, [r7, #8]
 8012586:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8012588:	441a      	add	r2, r3
 801258a:	68bb      	ldr	r3, [r7, #8]
 801258c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	68db      	ldr	r3, [r3, #12]
 8012592:	3314      	adds	r3, #20
 8012594:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	7a9b      	ldrb	r3, [r3, #10]
 801259a:	f003 0301 	and.w	r3, r3, #1
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d015      	beq.n	80125ce <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80125a2:	68bb      	ldr	r3, [r7, #8]
 80125a4:	3304      	adds	r3, #4
 80125a6:	461a      	mov	r2, r3
 80125a8:	6879      	ldr	r1, [r7, #4]
 80125aa:	f44f 7006 	mov.w	r0, #536	; 0x218
 80125ae:	f7fc fa33 	bl	800ea18 <tcp_eff_send_mss_netif>
 80125b2:	4603      	mov	r3, r0
 80125b4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80125b6:	8b7b      	ldrh	r3, [r7, #26]
 80125b8:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80125bc:	4618      	mov	r0, r3
 80125be:	f7f8 fe4a 	bl	800b256 <lwip_htonl>
 80125c2:	4602      	mov	r2, r0
 80125c4:	69fb      	ldr	r3, [r7, #28]
 80125c6:	601a      	str	r2, [r3, #0]
    opts += 1;
 80125c8:	69fb      	ldr	r3, [r7, #28]
 80125ca:	3304      	adds	r3, #4
 80125cc:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80125ce:	68bb      	ldr	r3, [r7, #8]
 80125d0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	da02      	bge.n	80125de <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80125d8:	68bb      	ldr	r3, [r7, #8]
 80125da:	2200      	movs	r2, #0
 80125dc:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80125de:	68bb      	ldr	r3, [r7, #8]
 80125e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d10c      	bne.n	8012600 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80125e6:	4b35      	ldr	r3, [pc, #212]	; (80126bc <tcp_output_segment+0x1b8>)
 80125e8:	681a      	ldr	r2, [r3, #0]
 80125ea:	68bb      	ldr	r3, [r7, #8]
 80125ec:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	68db      	ldr	r3, [r3, #12]
 80125f2:	685b      	ldr	r3, [r3, #4]
 80125f4:	4618      	mov	r0, r3
 80125f6:	f7f8 fe2e 	bl	800b256 <lwip_htonl>
 80125fa:	4602      	mov	r2, r0
 80125fc:	68bb      	ldr	r3, [r7, #8]
 80125fe:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	68db      	ldr	r3, [r3, #12]
 8012604:	461a      	mov	r2, r3
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	685b      	ldr	r3, [r3, #4]
 801260a:	685b      	ldr	r3, [r3, #4]
 801260c:	1ad3      	subs	r3, r2, r3
 801260e:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	685b      	ldr	r3, [r3, #4]
 8012614:	8959      	ldrh	r1, [r3, #10]
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	685b      	ldr	r3, [r3, #4]
 801261a:	8b3a      	ldrh	r2, [r7, #24]
 801261c:	1a8a      	subs	r2, r1, r2
 801261e:	b292      	uxth	r2, r2
 8012620:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	685b      	ldr	r3, [r3, #4]
 8012626:	8919      	ldrh	r1, [r3, #8]
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	685b      	ldr	r3, [r3, #4]
 801262c:	8b3a      	ldrh	r2, [r7, #24]
 801262e:	1a8a      	subs	r2, r1, r2
 8012630:	b292      	uxth	r2, r2
 8012632:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	685b      	ldr	r3, [r3, #4]
 8012638:	68fa      	ldr	r2, [r7, #12]
 801263a:	68d2      	ldr	r2, [r2, #12]
 801263c:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	68db      	ldr	r3, [r3, #12]
 8012642:	2200      	movs	r2, #0
 8012644:	741a      	strb	r2, [r3, #16]
 8012646:	2200      	movs	r2, #0
 8012648:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	68db      	ldr	r3, [r3, #12]
 801264e:	f103 0214 	add.w	r2, r3, #20
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	7a9b      	ldrb	r3, [r3, #10]
 8012656:	009b      	lsls	r3, r3, #2
 8012658:	f003 0304 	and.w	r3, r3, #4
 801265c:	4413      	add	r3, r2
 801265e:	69fa      	ldr	r2, [r7, #28]
 8012660:	429a      	cmp	r2, r3
 8012662:	d006      	beq.n	8012672 <tcp_output_segment+0x16e>
 8012664:	4b10      	ldr	r3, [pc, #64]	; (80126a8 <tcp_output_segment+0x1a4>)
 8012666:	f240 621c 	movw	r2, #1564	; 0x61c
 801266a:	4915      	ldr	r1, [pc, #84]	; (80126c0 <tcp_output_segment+0x1bc>)
 801266c:	4810      	ldr	r0, [pc, #64]	; (80126b0 <tcp_output_segment+0x1ac>)
 801266e:	f003 fc01 	bl	8015e74 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	6858      	ldr	r0, [r3, #4]
 8012676:	68b9      	ldr	r1, [r7, #8]
 8012678:	68bb      	ldr	r3, [r7, #8]
 801267a:	1d1c      	adds	r4, r3, #4
 801267c:	68bb      	ldr	r3, [r7, #8]
 801267e:	7add      	ldrb	r5, [r3, #11]
 8012680:	68bb      	ldr	r3, [r7, #8]
 8012682:	7a9b      	ldrb	r3, [r3, #10]
 8012684:	687a      	ldr	r2, [r7, #4]
 8012686:	9202      	str	r2, [sp, #8]
 8012688:	2206      	movs	r2, #6
 801268a:	9201      	str	r2, [sp, #4]
 801268c:	9300      	str	r3, [sp, #0]
 801268e:	462b      	mov	r3, r5
 8012690:	4622      	mov	r2, r4
 8012692:	f002 fa6f 	bl	8014b74 <ip4_output_if>
 8012696:	4603      	mov	r3, r0
 8012698:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801269a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801269e:	4618      	mov	r0, r3
 80126a0:	3720      	adds	r7, #32
 80126a2:	46bd      	mov	sp, r7
 80126a4:	bdb0      	pop	{r4, r5, r7, pc}
 80126a6:	bf00      	nop
 80126a8:	08018754 	.word	0x08018754
 80126ac:	08018d18 	.word	0x08018d18
 80126b0:	080187a8 	.word	0x080187a8
 80126b4:	08018d38 	.word	0x08018d38
 80126b8:	08018d58 	.word	0x08018d58
 80126bc:	2000b504 	.word	0x2000b504
 80126c0:	08018d7c 	.word	0x08018d7c

080126c4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80126c4:	b5b0      	push	{r4, r5, r7, lr}
 80126c6:	b084      	sub	sp, #16
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d106      	bne.n	80126e0 <tcp_rexmit_rto_prepare+0x1c>
 80126d2:	4b31      	ldr	r3, [pc, #196]	; (8012798 <tcp_rexmit_rto_prepare+0xd4>)
 80126d4:	f240 6263 	movw	r2, #1635	; 0x663
 80126d8:	4930      	ldr	r1, [pc, #192]	; (801279c <tcp_rexmit_rto_prepare+0xd8>)
 80126da:	4831      	ldr	r0, [pc, #196]	; (80127a0 <tcp_rexmit_rto_prepare+0xdc>)
 80126dc:	f003 fbca 	bl	8015e74 <iprintf>

  if (pcb->unacked == NULL) {
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d102      	bne.n	80126ee <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80126e8:	f06f 0305 	mvn.w	r3, #5
 80126ec:	e050      	b.n	8012790 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126f2:	60fb      	str	r3, [r7, #12]
 80126f4:	e00b      	b.n	801270e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80126f6:	68f8      	ldr	r0, [r7, #12]
 80126f8:	f7ff fee4 	bl	80124c4 <tcp_output_segment_busy>
 80126fc:	4603      	mov	r3, r0
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d002      	beq.n	8012708 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8012702:	f06f 0305 	mvn.w	r3, #5
 8012706:	e043      	b.n	8012790 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012708:	68fb      	ldr	r3, [r7, #12]
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	60fb      	str	r3, [r7, #12]
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d1ef      	bne.n	80126f6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8012716:	68f8      	ldr	r0, [r7, #12]
 8012718:	f7ff fed4 	bl	80124c4 <tcp_output_segment_busy>
 801271c:	4603      	mov	r3, r0
 801271e:	2b00      	cmp	r3, #0
 8012720:	d002      	beq.n	8012728 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8012722:	f06f 0305 	mvn.w	r3, #5
 8012726:	e033      	b.n	8012790 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	2200      	movs	r2, #0
 801273c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	8b5b      	ldrh	r3, [r3, #26]
 8012742:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012746:	b29a      	uxth	r2, r3
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	68db      	ldr	r3, [r3, #12]
 8012750:	685b      	ldr	r3, [r3, #4]
 8012752:	4618      	mov	r0, r3
 8012754:	f7f8 fd7f 	bl	800b256 <lwip_htonl>
 8012758:	4604      	mov	r4, r0
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	891b      	ldrh	r3, [r3, #8]
 801275e:	461d      	mov	r5, r3
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	68db      	ldr	r3, [r3, #12]
 8012764:	899b      	ldrh	r3, [r3, #12]
 8012766:	b29b      	uxth	r3, r3
 8012768:	4618      	mov	r0, r3
 801276a:	f7f8 fd5f 	bl	800b22c <lwip_htons>
 801276e:	4603      	mov	r3, r0
 8012770:	b2db      	uxtb	r3, r3
 8012772:	f003 0303 	and.w	r3, r3, #3
 8012776:	2b00      	cmp	r3, #0
 8012778:	d001      	beq.n	801277e <tcp_rexmit_rto_prepare+0xba>
 801277a:	2301      	movs	r3, #1
 801277c:	e000      	b.n	8012780 <tcp_rexmit_rto_prepare+0xbc>
 801277e:	2300      	movs	r3, #0
 8012780:	442b      	add	r3, r5
 8012782:	18e2      	adds	r2, r4, r3
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	2200      	movs	r2, #0
 801278c:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801278e:	2300      	movs	r3, #0
}
 8012790:	4618      	mov	r0, r3
 8012792:	3710      	adds	r7, #16
 8012794:	46bd      	mov	sp, r7
 8012796:	bdb0      	pop	{r4, r5, r7, pc}
 8012798:	08018754 	.word	0x08018754
 801279c:	08018d90 	.word	0x08018d90
 80127a0:	080187a8 	.word	0x080187a8

080127a4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80127a4:	b580      	push	{r7, lr}
 80127a6:	b082      	sub	sp, #8
 80127a8:	af00      	add	r7, sp, #0
 80127aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d106      	bne.n	80127c0 <tcp_rexmit_rto_commit+0x1c>
 80127b2:	4b0d      	ldr	r3, [pc, #52]	; (80127e8 <tcp_rexmit_rto_commit+0x44>)
 80127b4:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80127b8:	490c      	ldr	r1, [pc, #48]	; (80127ec <tcp_rexmit_rto_commit+0x48>)
 80127ba:	480d      	ldr	r0, [pc, #52]	; (80127f0 <tcp_rexmit_rto_commit+0x4c>)
 80127bc:	f003 fb5a 	bl	8015e74 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80127c6:	2bff      	cmp	r3, #255	; 0xff
 80127c8:	d007      	beq.n	80127da <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80127d0:	3301      	adds	r3, #1
 80127d2:	b2da      	uxtb	r2, r3
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80127da:	6878      	ldr	r0, [r7, #4]
 80127dc:	f7ff fc7a 	bl	80120d4 <tcp_output>
}
 80127e0:	bf00      	nop
 80127e2:	3708      	adds	r7, #8
 80127e4:	46bd      	mov	sp, r7
 80127e6:	bd80      	pop	{r7, pc}
 80127e8:	08018754 	.word	0x08018754
 80127ec:	08018db4 	.word	0x08018db4
 80127f0:	080187a8 	.word	0x080187a8

080127f4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80127f4:	b580      	push	{r7, lr}
 80127f6:	b082      	sub	sp, #8
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d106      	bne.n	8012810 <tcp_rexmit_rto+0x1c>
 8012802:	4b0a      	ldr	r3, [pc, #40]	; (801282c <tcp_rexmit_rto+0x38>)
 8012804:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8012808:	4909      	ldr	r1, [pc, #36]	; (8012830 <tcp_rexmit_rto+0x3c>)
 801280a:	480a      	ldr	r0, [pc, #40]	; (8012834 <tcp_rexmit_rto+0x40>)
 801280c:	f003 fb32 	bl	8015e74 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012810:	6878      	ldr	r0, [r7, #4]
 8012812:	f7ff ff57 	bl	80126c4 <tcp_rexmit_rto_prepare>
 8012816:	4603      	mov	r3, r0
 8012818:	2b00      	cmp	r3, #0
 801281a:	d102      	bne.n	8012822 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801281c:	6878      	ldr	r0, [r7, #4]
 801281e:	f7ff ffc1 	bl	80127a4 <tcp_rexmit_rto_commit>
  }
}
 8012822:	bf00      	nop
 8012824:	3708      	adds	r7, #8
 8012826:	46bd      	mov	sp, r7
 8012828:	bd80      	pop	{r7, pc}
 801282a:	bf00      	nop
 801282c:	08018754 	.word	0x08018754
 8012830:	08018dd8 	.word	0x08018dd8
 8012834:	080187a8 	.word	0x080187a8

08012838 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012838:	b590      	push	{r4, r7, lr}
 801283a:	b085      	sub	sp, #20
 801283c:	af00      	add	r7, sp, #0
 801283e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	2b00      	cmp	r3, #0
 8012844:	d106      	bne.n	8012854 <tcp_rexmit+0x1c>
 8012846:	4b2f      	ldr	r3, [pc, #188]	; (8012904 <tcp_rexmit+0xcc>)
 8012848:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801284c:	492e      	ldr	r1, [pc, #184]	; (8012908 <tcp_rexmit+0xd0>)
 801284e:	482f      	ldr	r0, [pc, #188]	; (801290c <tcp_rexmit+0xd4>)
 8012850:	f003 fb10 	bl	8015e74 <iprintf>

  if (pcb->unacked == NULL) {
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012858:	2b00      	cmp	r3, #0
 801285a:	d102      	bne.n	8012862 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801285c:	f06f 0305 	mvn.w	r3, #5
 8012860:	e04c      	b.n	80128fc <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012866:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8012868:	68b8      	ldr	r0, [r7, #8]
 801286a:	f7ff fe2b 	bl	80124c4 <tcp_output_segment_busy>
 801286e:	4603      	mov	r3, r0
 8012870:	2b00      	cmp	r3, #0
 8012872:	d002      	beq.n	801287a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8012874:	f06f 0305 	mvn.w	r3, #5
 8012878:	e040      	b.n	80128fc <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801287a:	68bb      	ldr	r3, [r7, #8]
 801287c:	681a      	ldr	r2, [r3, #0]
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	336c      	adds	r3, #108	; 0x6c
 8012886:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012888:	e002      	b.n	8012890 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	2b00      	cmp	r3, #0
 8012896:	d011      	beq.n	80128bc <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	68db      	ldr	r3, [r3, #12]
 801289e:	685b      	ldr	r3, [r3, #4]
 80128a0:	4618      	mov	r0, r3
 80128a2:	f7f8 fcd8 	bl	800b256 <lwip_htonl>
 80128a6:	4604      	mov	r4, r0
 80128a8:	68bb      	ldr	r3, [r7, #8]
 80128aa:	68db      	ldr	r3, [r3, #12]
 80128ac:	685b      	ldr	r3, [r3, #4]
 80128ae:	4618      	mov	r0, r3
 80128b0:	f7f8 fcd1 	bl	800b256 <lwip_htonl>
 80128b4:	4603      	mov	r3, r0
 80128b6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	dbe6      	blt.n	801288a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	681a      	ldr	r2, [r3, #0]
 80128c0:	68bb      	ldr	r3, [r7, #8]
 80128c2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	68ba      	ldr	r2, [r7, #8]
 80128c8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80128ca:	68bb      	ldr	r3, [r7, #8]
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d103      	bne.n	80128da <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	2200      	movs	r2, #0
 80128d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80128e0:	2bff      	cmp	r3, #255	; 0xff
 80128e2:	d007      	beq.n	80128f4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80128ea:	3301      	adds	r3, #1
 80128ec:	b2da      	uxtb	r2, r3
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2200      	movs	r2, #0
 80128f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80128fa:	2300      	movs	r3, #0
}
 80128fc:	4618      	mov	r0, r3
 80128fe:	3714      	adds	r7, #20
 8012900:	46bd      	mov	sp, r7
 8012902:	bd90      	pop	{r4, r7, pc}
 8012904:	08018754 	.word	0x08018754
 8012908:	08018df4 	.word	0x08018df4
 801290c:	080187a8 	.word	0x080187a8

08012910 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012910:	b580      	push	{r7, lr}
 8012912:	b082      	sub	sp, #8
 8012914:	af00      	add	r7, sp, #0
 8012916:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	2b00      	cmp	r3, #0
 801291c:	d106      	bne.n	801292c <tcp_rexmit_fast+0x1c>
 801291e:	4b2f      	ldr	r3, [pc, #188]	; (80129dc <tcp_rexmit_fast+0xcc>)
 8012920:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8012924:	492e      	ldr	r1, [pc, #184]	; (80129e0 <tcp_rexmit_fast+0xd0>)
 8012926:	482f      	ldr	r0, [pc, #188]	; (80129e4 <tcp_rexmit_fast+0xd4>)
 8012928:	f003 faa4 	bl	8015e74 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012930:	2b00      	cmp	r3, #0
 8012932:	d04f      	beq.n	80129d4 <tcp_rexmit_fast+0xc4>
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	8b5b      	ldrh	r3, [r3, #26]
 8012938:	f003 0304 	and.w	r3, r3, #4
 801293c:	2b00      	cmp	r3, #0
 801293e:	d149      	bne.n	80129d4 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012940:	6878      	ldr	r0, [r7, #4]
 8012942:	f7ff ff79 	bl	8012838 <tcp_rexmit>
 8012946:	4603      	mov	r3, r0
 8012948:	2b00      	cmp	r3, #0
 801294a:	d143      	bne.n	80129d4 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012958:	429a      	cmp	r2, r3
 801295a:	d208      	bcs.n	801296e <tcp_rexmit_fast+0x5e>
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012962:	2b00      	cmp	r3, #0
 8012964:	da00      	bge.n	8012968 <tcp_rexmit_fast+0x58>
 8012966:	3301      	adds	r3, #1
 8012968:	105b      	asrs	r3, r3, #1
 801296a:	b29b      	uxth	r3, r3
 801296c:	e007      	b.n	801297e <tcp_rexmit_fast+0x6e>
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012974:	2b00      	cmp	r3, #0
 8012976:	da00      	bge.n	801297a <tcp_rexmit_fast+0x6a>
 8012978:	3301      	adds	r3, #1
 801297a:	105b      	asrs	r3, r3, #1
 801297c:	b29b      	uxth	r3, r3
 801297e:	687a      	ldr	r2, [r7, #4]
 8012980:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801298a:	461a      	mov	r2, r3
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012990:	005b      	lsls	r3, r3, #1
 8012992:	429a      	cmp	r2, r3
 8012994:	d206      	bcs.n	80129a4 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801299a:	005b      	lsls	r3, r3, #1
 801299c:	b29a      	uxth	r2, r3
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80129ae:	4619      	mov	r1, r3
 80129b0:	0049      	lsls	r1, r1, #1
 80129b2:	440b      	add	r3, r1
 80129b4:	b29b      	uxth	r3, r3
 80129b6:	4413      	add	r3, r2
 80129b8:	b29a      	uxth	r2, r3
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	8b5b      	ldrh	r3, [r3, #26]
 80129c4:	f043 0304 	orr.w	r3, r3, #4
 80129c8:	b29a      	uxth	r2, r3
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	2200      	movs	r2, #0
 80129d2:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80129d4:	bf00      	nop
 80129d6:	3708      	adds	r7, #8
 80129d8:	46bd      	mov	sp, r7
 80129da:	bd80      	pop	{r7, pc}
 80129dc:	08018754 	.word	0x08018754
 80129e0:	08018e0c 	.word	0x08018e0c
 80129e4:	080187a8 	.word	0x080187a8

080129e8 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80129e8:	b580      	push	{r7, lr}
 80129ea:	b086      	sub	sp, #24
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	60f8      	str	r0, [r7, #12]
 80129f0:	607b      	str	r3, [r7, #4]
 80129f2:	460b      	mov	r3, r1
 80129f4:	817b      	strh	r3, [r7, #10]
 80129f6:	4613      	mov	r3, r2
 80129f8:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80129fa:	897a      	ldrh	r2, [r7, #10]
 80129fc:	893b      	ldrh	r3, [r7, #8]
 80129fe:	4413      	add	r3, r2
 8012a00:	b29b      	uxth	r3, r3
 8012a02:	3314      	adds	r3, #20
 8012a04:	b29b      	uxth	r3, r3
 8012a06:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012a0a:	4619      	mov	r1, r3
 8012a0c:	2022      	movs	r0, #34	; 0x22
 8012a0e:	f7f9 fd0b 	bl	800c428 <pbuf_alloc>
 8012a12:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012a14:	697b      	ldr	r3, [r7, #20]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d04e      	beq.n	8012ab8 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012a1a:	697b      	ldr	r3, [r7, #20]
 8012a1c:	895b      	ldrh	r3, [r3, #10]
 8012a1e:	461a      	mov	r2, r3
 8012a20:	897b      	ldrh	r3, [r7, #10]
 8012a22:	3314      	adds	r3, #20
 8012a24:	429a      	cmp	r2, r3
 8012a26:	da06      	bge.n	8012a36 <tcp_output_alloc_header_common+0x4e>
 8012a28:	4b26      	ldr	r3, [pc, #152]	; (8012ac4 <tcp_output_alloc_header_common+0xdc>)
 8012a2a:	f240 7224 	movw	r2, #1828	; 0x724
 8012a2e:	4926      	ldr	r1, [pc, #152]	; (8012ac8 <tcp_output_alloc_header_common+0xe0>)
 8012a30:	4826      	ldr	r0, [pc, #152]	; (8012acc <tcp_output_alloc_header_common+0xe4>)
 8012a32:	f003 fa1f 	bl	8015e74 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012a36:	697b      	ldr	r3, [r7, #20]
 8012a38:	685b      	ldr	r3, [r3, #4]
 8012a3a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012a3c:	8c3b      	ldrh	r3, [r7, #32]
 8012a3e:	4618      	mov	r0, r3
 8012a40:	f7f8 fbf4 	bl	800b22c <lwip_htons>
 8012a44:	4603      	mov	r3, r0
 8012a46:	461a      	mov	r2, r3
 8012a48:	693b      	ldr	r3, [r7, #16]
 8012a4a:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012a4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012a4e:	4618      	mov	r0, r3
 8012a50:	f7f8 fbec 	bl	800b22c <lwip_htons>
 8012a54:	4603      	mov	r3, r0
 8012a56:	461a      	mov	r2, r3
 8012a58:	693b      	ldr	r3, [r7, #16]
 8012a5a:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012a5c:	693b      	ldr	r3, [r7, #16]
 8012a5e:	687a      	ldr	r2, [r7, #4]
 8012a60:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8012a62:	68f8      	ldr	r0, [r7, #12]
 8012a64:	f7f8 fbf7 	bl	800b256 <lwip_htonl>
 8012a68:	4602      	mov	r2, r0
 8012a6a:	693b      	ldr	r3, [r7, #16]
 8012a6c:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8012a6e:	897b      	ldrh	r3, [r7, #10]
 8012a70:	089b      	lsrs	r3, r3, #2
 8012a72:	b29b      	uxth	r3, r3
 8012a74:	3305      	adds	r3, #5
 8012a76:	b29b      	uxth	r3, r3
 8012a78:	031b      	lsls	r3, r3, #12
 8012a7a:	b29a      	uxth	r2, r3
 8012a7c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012a80:	b29b      	uxth	r3, r3
 8012a82:	4313      	orrs	r3, r2
 8012a84:	b29b      	uxth	r3, r3
 8012a86:	4618      	mov	r0, r3
 8012a88:	f7f8 fbd0 	bl	800b22c <lwip_htons>
 8012a8c:	4603      	mov	r3, r0
 8012a8e:	461a      	mov	r2, r3
 8012a90:	693b      	ldr	r3, [r7, #16]
 8012a92:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8012a94:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012a96:	4618      	mov	r0, r3
 8012a98:	f7f8 fbc8 	bl	800b22c <lwip_htons>
 8012a9c:	4603      	mov	r3, r0
 8012a9e:	461a      	mov	r2, r3
 8012aa0:	693b      	ldr	r3, [r7, #16]
 8012aa2:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8012aa4:	693b      	ldr	r3, [r7, #16]
 8012aa6:	2200      	movs	r2, #0
 8012aa8:	741a      	strb	r2, [r3, #16]
 8012aaa:	2200      	movs	r2, #0
 8012aac:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8012aae:	693b      	ldr	r3, [r7, #16]
 8012ab0:	2200      	movs	r2, #0
 8012ab2:	749a      	strb	r2, [r3, #18]
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8012ab8:	697b      	ldr	r3, [r7, #20]
}
 8012aba:	4618      	mov	r0, r3
 8012abc:	3718      	adds	r7, #24
 8012abe:	46bd      	mov	sp, r7
 8012ac0:	bd80      	pop	{r7, pc}
 8012ac2:	bf00      	nop
 8012ac4:	08018754 	.word	0x08018754
 8012ac8:	08018e2c 	.word	0x08018e2c
 8012acc:	080187a8 	.word	0x080187a8

08012ad0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012ad0:	b5b0      	push	{r4, r5, r7, lr}
 8012ad2:	b08a      	sub	sp, #40	; 0x28
 8012ad4:	af04      	add	r7, sp, #16
 8012ad6:	60f8      	str	r0, [r7, #12]
 8012ad8:	607b      	str	r3, [r7, #4]
 8012ada:	460b      	mov	r3, r1
 8012adc:	817b      	strh	r3, [r7, #10]
 8012ade:	4613      	mov	r3, r2
 8012ae0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d106      	bne.n	8012af6 <tcp_output_alloc_header+0x26>
 8012ae8:	4b15      	ldr	r3, [pc, #84]	; (8012b40 <tcp_output_alloc_header+0x70>)
 8012aea:	f240 7242 	movw	r2, #1858	; 0x742
 8012aee:	4915      	ldr	r1, [pc, #84]	; (8012b44 <tcp_output_alloc_header+0x74>)
 8012af0:	4815      	ldr	r0, [pc, #84]	; (8012b48 <tcp_output_alloc_header+0x78>)
 8012af2:	f003 f9bf 	bl	8015e74 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	8adb      	ldrh	r3, [r3, #22]
 8012afe:	68fa      	ldr	r2, [r7, #12]
 8012b00:	8b12      	ldrh	r2, [r2, #24]
 8012b02:	68f9      	ldr	r1, [r7, #12]
 8012b04:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8012b06:	893d      	ldrh	r5, [r7, #8]
 8012b08:	897c      	ldrh	r4, [r7, #10]
 8012b0a:	9103      	str	r1, [sp, #12]
 8012b0c:	2110      	movs	r1, #16
 8012b0e:	9102      	str	r1, [sp, #8]
 8012b10:	9201      	str	r2, [sp, #4]
 8012b12:	9300      	str	r3, [sp, #0]
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	462a      	mov	r2, r5
 8012b18:	4621      	mov	r1, r4
 8012b1a:	f7ff ff65 	bl	80129e8 <tcp_output_alloc_header_common>
 8012b1e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8012b20:	697b      	ldr	r3, [r7, #20]
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d006      	beq.n	8012b34 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012b26:	68fb      	ldr	r3, [r7, #12]
 8012b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012b2a:	68fa      	ldr	r2, [r7, #12]
 8012b2c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8012b2e:	441a      	add	r2, r3
 8012b30:	68fb      	ldr	r3, [r7, #12]
 8012b32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8012b34:	697b      	ldr	r3, [r7, #20]
}
 8012b36:	4618      	mov	r0, r3
 8012b38:	3718      	adds	r7, #24
 8012b3a:	46bd      	mov	sp, r7
 8012b3c:	bdb0      	pop	{r4, r5, r7, pc}
 8012b3e:	bf00      	nop
 8012b40:	08018754 	.word	0x08018754
 8012b44:	08018e5c 	.word	0x08018e5c
 8012b48:	080187a8 	.word	0x080187a8

08012b4c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	b088      	sub	sp, #32
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	60f8      	str	r0, [r7, #12]
 8012b54:	60b9      	str	r1, [r7, #8]
 8012b56:	4611      	mov	r1, r2
 8012b58:	461a      	mov	r2, r3
 8012b5a:	460b      	mov	r3, r1
 8012b5c:	71fb      	strb	r3, [r7, #7]
 8012b5e:	4613      	mov	r3, r2
 8012b60:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8012b62:	2300      	movs	r3, #0
 8012b64:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8012b66:	68bb      	ldr	r3, [r7, #8]
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d106      	bne.n	8012b7a <tcp_output_fill_options+0x2e>
 8012b6c:	4b13      	ldr	r3, [pc, #76]	; (8012bbc <tcp_output_fill_options+0x70>)
 8012b6e:	f240 7256 	movw	r2, #1878	; 0x756
 8012b72:	4913      	ldr	r1, [pc, #76]	; (8012bc0 <tcp_output_fill_options+0x74>)
 8012b74:	4813      	ldr	r0, [pc, #76]	; (8012bc4 <tcp_output_fill_options+0x78>)
 8012b76:	f003 f97d 	bl	8015e74 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8012b7a:	68bb      	ldr	r3, [r7, #8]
 8012b7c:	685b      	ldr	r3, [r3, #4]
 8012b7e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8012b80:	69bb      	ldr	r3, [r7, #24]
 8012b82:	3314      	adds	r3, #20
 8012b84:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8012b86:	69bb      	ldr	r3, [r7, #24]
 8012b88:	f103 0214 	add.w	r2, r3, #20
 8012b8c:	8bfb      	ldrh	r3, [r7, #30]
 8012b8e:	009b      	lsls	r3, r3, #2
 8012b90:	4619      	mov	r1, r3
 8012b92:	79fb      	ldrb	r3, [r7, #7]
 8012b94:	009b      	lsls	r3, r3, #2
 8012b96:	f003 0304 	and.w	r3, r3, #4
 8012b9a:	440b      	add	r3, r1
 8012b9c:	4413      	add	r3, r2
 8012b9e:	697a      	ldr	r2, [r7, #20]
 8012ba0:	429a      	cmp	r2, r3
 8012ba2:	d006      	beq.n	8012bb2 <tcp_output_fill_options+0x66>
 8012ba4:	4b05      	ldr	r3, [pc, #20]	; (8012bbc <tcp_output_fill_options+0x70>)
 8012ba6:	f240 7275 	movw	r2, #1909	; 0x775
 8012baa:	4907      	ldr	r1, [pc, #28]	; (8012bc8 <tcp_output_fill_options+0x7c>)
 8012bac:	4805      	ldr	r0, [pc, #20]	; (8012bc4 <tcp_output_fill_options+0x78>)
 8012bae:	f003 f961 	bl	8015e74 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8012bb2:	bf00      	nop
 8012bb4:	3720      	adds	r7, #32
 8012bb6:	46bd      	mov	sp, r7
 8012bb8:	bd80      	pop	{r7, pc}
 8012bba:	bf00      	nop
 8012bbc:	08018754 	.word	0x08018754
 8012bc0:	08018e84 	.word	0x08018e84
 8012bc4:	080187a8 	.word	0x080187a8
 8012bc8:	08018d7c 	.word	0x08018d7c

08012bcc <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b08a      	sub	sp, #40	; 0x28
 8012bd0:	af04      	add	r7, sp, #16
 8012bd2:	60f8      	str	r0, [r7, #12]
 8012bd4:	60b9      	str	r1, [r7, #8]
 8012bd6:	607a      	str	r2, [r7, #4]
 8012bd8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8012bda:	68bb      	ldr	r3, [r7, #8]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d106      	bne.n	8012bee <tcp_output_control_segment+0x22>
 8012be0:	4b1c      	ldr	r3, [pc, #112]	; (8012c54 <tcp_output_control_segment+0x88>)
 8012be2:	f240 7287 	movw	r2, #1927	; 0x787
 8012be6:	491c      	ldr	r1, [pc, #112]	; (8012c58 <tcp_output_control_segment+0x8c>)
 8012be8:	481c      	ldr	r0, [pc, #112]	; (8012c5c <tcp_output_control_segment+0x90>)
 8012bea:	f003 f943 	bl	8015e74 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012bee:	683a      	ldr	r2, [r7, #0]
 8012bf0:	6879      	ldr	r1, [r7, #4]
 8012bf2:	68f8      	ldr	r0, [r7, #12]
 8012bf4:	f7fe fad4 	bl	80111a0 <tcp_route>
 8012bf8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8012bfa:	693b      	ldr	r3, [r7, #16]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d102      	bne.n	8012c06 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012c00:	23fc      	movs	r3, #252	; 0xfc
 8012c02:	75fb      	strb	r3, [r7, #23]
 8012c04:	e01c      	b.n	8012c40 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d006      	beq.n	8012c1a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	7adb      	ldrb	r3, [r3, #11]
 8012c10:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8012c12:	68fb      	ldr	r3, [r7, #12]
 8012c14:	7a9b      	ldrb	r3, [r3, #10]
 8012c16:	757b      	strb	r3, [r7, #21]
 8012c18:	e003      	b.n	8012c22 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8012c1a:	23ff      	movs	r3, #255	; 0xff
 8012c1c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012c1e:	2300      	movs	r3, #0
 8012c20:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8012c22:	7dba      	ldrb	r2, [r7, #22]
 8012c24:	693b      	ldr	r3, [r7, #16]
 8012c26:	9302      	str	r3, [sp, #8]
 8012c28:	2306      	movs	r3, #6
 8012c2a:	9301      	str	r3, [sp, #4]
 8012c2c:	7d7b      	ldrb	r3, [r7, #21]
 8012c2e:	9300      	str	r3, [sp, #0]
 8012c30:	4613      	mov	r3, r2
 8012c32:	683a      	ldr	r2, [r7, #0]
 8012c34:	6879      	ldr	r1, [r7, #4]
 8012c36:	68b8      	ldr	r0, [r7, #8]
 8012c38:	f001 ff9c 	bl	8014b74 <ip4_output_if>
 8012c3c:	4603      	mov	r3, r0
 8012c3e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012c40:	68b8      	ldr	r0, [r7, #8]
 8012c42:	f7f9 fed1 	bl	800c9e8 <pbuf_free>
  return err;
 8012c46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012c4a:	4618      	mov	r0, r3
 8012c4c:	3718      	adds	r7, #24
 8012c4e:	46bd      	mov	sp, r7
 8012c50:	bd80      	pop	{r7, pc}
 8012c52:	bf00      	nop
 8012c54:	08018754 	.word	0x08018754
 8012c58:	08018eac 	.word	0x08018eac
 8012c5c:	080187a8 	.word	0x080187a8

08012c60 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012c60:	b590      	push	{r4, r7, lr}
 8012c62:	b08b      	sub	sp, #44	; 0x2c
 8012c64:	af04      	add	r7, sp, #16
 8012c66:	60f8      	str	r0, [r7, #12]
 8012c68:	60b9      	str	r1, [r7, #8]
 8012c6a:	607a      	str	r2, [r7, #4]
 8012c6c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8012c6e:	683b      	ldr	r3, [r7, #0]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d106      	bne.n	8012c82 <tcp_rst+0x22>
 8012c74:	4b1f      	ldr	r3, [pc, #124]	; (8012cf4 <tcp_rst+0x94>)
 8012c76:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8012c7a:	491f      	ldr	r1, [pc, #124]	; (8012cf8 <tcp_rst+0x98>)
 8012c7c:	481f      	ldr	r0, [pc, #124]	; (8012cfc <tcp_rst+0x9c>)
 8012c7e:	f003 f8f9 	bl	8015e74 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8012c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d106      	bne.n	8012c96 <tcp_rst+0x36>
 8012c88:	4b1a      	ldr	r3, [pc, #104]	; (8012cf4 <tcp_rst+0x94>)
 8012c8a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8012c8e:	491c      	ldr	r1, [pc, #112]	; (8012d00 <tcp_rst+0xa0>)
 8012c90:	481a      	ldr	r0, [pc, #104]	; (8012cfc <tcp_rst+0x9c>)
 8012c92:	f003 f8ef 	bl	8015e74 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012c96:	2300      	movs	r3, #0
 8012c98:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8012c9a:	f246 0308 	movw	r3, #24584	; 0x6008
 8012c9e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012ca0:	7dfb      	ldrb	r3, [r7, #23]
 8012ca2:	b29c      	uxth	r4, r3
 8012ca4:	68b8      	ldr	r0, [r7, #8]
 8012ca6:	f7f8 fad6 	bl	800b256 <lwip_htonl>
 8012caa:	4602      	mov	r2, r0
 8012cac:	8abb      	ldrh	r3, [r7, #20]
 8012cae:	9303      	str	r3, [sp, #12]
 8012cb0:	2314      	movs	r3, #20
 8012cb2:	9302      	str	r3, [sp, #8]
 8012cb4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8012cb6:	9301      	str	r3, [sp, #4]
 8012cb8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012cba:	9300      	str	r3, [sp, #0]
 8012cbc:	4613      	mov	r3, r2
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	4621      	mov	r1, r4
 8012cc2:	6878      	ldr	r0, [r7, #4]
 8012cc4:	f7ff fe90 	bl	80129e8 <tcp_output_alloc_header_common>
 8012cc8:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8012cca:	693b      	ldr	r3, [r7, #16]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d00c      	beq.n	8012cea <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012cd0:	7dfb      	ldrb	r3, [r7, #23]
 8012cd2:	2200      	movs	r2, #0
 8012cd4:	6939      	ldr	r1, [r7, #16]
 8012cd6:	68f8      	ldr	r0, [r7, #12]
 8012cd8:	f7ff ff38 	bl	8012b4c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cde:	683a      	ldr	r2, [r7, #0]
 8012ce0:	6939      	ldr	r1, [r7, #16]
 8012ce2:	68f8      	ldr	r0, [r7, #12]
 8012ce4:	f7ff ff72 	bl	8012bcc <tcp_output_control_segment>
 8012ce8:	e000      	b.n	8012cec <tcp_rst+0x8c>
    return;
 8012cea:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012cec:	371c      	adds	r7, #28
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	bd90      	pop	{r4, r7, pc}
 8012cf2:	bf00      	nop
 8012cf4:	08018754 	.word	0x08018754
 8012cf8:	08018ed8 	.word	0x08018ed8
 8012cfc:	080187a8 	.word	0x080187a8
 8012d00:	08018ef4 	.word	0x08018ef4

08012d04 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8012d04:	b590      	push	{r4, r7, lr}
 8012d06:	b087      	sub	sp, #28
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012d0c:	2300      	movs	r3, #0
 8012d0e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012d10:	2300      	movs	r3, #0
 8012d12:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d106      	bne.n	8012d28 <tcp_send_empty_ack+0x24>
 8012d1a:	4b28      	ldr	r3, [pc, #160]	; (8012dbc <tcp_send_empty_ack+0xb8>)
 8012d1c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8012d20:	4927      	ldr	r1, [pc, #156]	; (8012dc0 <tcp_send_empty_ack+0xbc>)
 8012d22:	4828      	ldr	r0, [pc, #160]	; (8012dc4 <tcp_send_empty_ack+0xc0>)
 8012d24:	f003 f8a6 	bl	8015e74 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012d28:	7dfb      	ldrb	r3, [r7, #23]
 8012d2a:	009b      	lsls	r3, r3, #2
 8012d2c:	b2db      	uxtb	r3, r3
 8012d2e:	f003 0304 	and.w	r3, r3, #4
 8012d32:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8012d34:	7d7b      	ldrb	r3, [r7, #21]
 8012d36:	b29c      	uxth	r4, r3
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d3c:	4618      	mov	r0, r3
 8012d3e:	f7f8 fa8a 	bl	800b256 <lwip_htonl>
 8012d42:	4603      	mov	r3, r0
 8012d44:	2200      	movs	r2, #0
 8012d46:	4621      	mov	r1, r4
 8012d48:	6878      	ldr	r0, [r7, #4]
 8012d4a:	f7ff fec1 	bl	8012ad0 <tcp_output_alloc_header>
 8012d4e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012d50:	693b      	ldr	r3, [r7, #16]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d109      	bne.n	8012d6a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	8b5b      	ldrh	r3, [r3, #26]
 8012d5a:	f043 0303 	orr.w	r3, r3, #3
 8012d5e:	b29a      	uxth	r2, r3
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012d64:	f06f 0301 	mvn.w	r3, #1
 8012d68:	e023      	b.n	8012db2 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8012d6a:	7dbb      	ldrb	r3, [r7, #22]
 8012d6c:	7dfa      	ldrb	r2, [r7, #23]
 8012d6e:	6939      	ldr	r1, [r7, #16]
 8012d70:	6878      	ldr	r0, [r7, #4]
 8012d72:	f7ff feeb 	bl	8012b4c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012d76:	687a      	ldr	r2, [r7, #4]
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	3304      	adds	r3, #4
 8012d7c:	6939      	ldr	r1, [r7, #16]
 8012d7e:	6878      	ldr	r0, [r7, #4]
 8012d80:	f7ff ff24 	bl	8012bcc <tcp_output_control_segment>
 8012d84:	4603      	mov	r3, r0
 8012d86:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8012d88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d007      	beq.n	8012da0 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	8b5b      	ldrh	r3, [r3, #26]
 8012d94:	f043 0303 	orr.w	r3, r3, #3
 8012d98:	b29a      	uxth	r2, r3
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	835a      	strh	r2, [r3, #26]
 8012d9e:	e006      	b.n	8012dae <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	8b5b      	ldrh	r3, [r3, #26]
 8012da4:	f023 0303 	bic.w	r3, r3, #3
 8012da8:	b29a      	uxth	r2, r3
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012db2:	4618      	mov	r0, r3
 8012db4:	371c      	adds	r7, #28
 8012db6:	46bd      	mov	sp, r7
 8012db8:	bd90      	pop	{r4, r7, pc}
 8012dba:	bf00      	nop
 8012dbc:	08018754 	.word	0x08018754
 8012dc0:	08018f10 	.word	0x08018f10
 8012dc4:	080187a8 	.word	0x080187a8

08012dc8 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012dc8:	b590      	push	{r4, r7, lr}
 8012dca:	b087      	sub	sp, #28
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	d106      	bne.n	8012de8 <tcp_keepalive+0x20>
 8012dda:	4b18      	ldr	r3, [pc, #96]	; (8012e3c <tcp_keepalive+0x74>)
 8012ddc:	f640 0224 	movw	r2, #2084	; 0x824
 8012de0:	4917      	ldr	r1, [pc, #92]	; (8012e40 <tcp_keepalive+0x78>)
 8012de2:	4818      	ldr	r0, [pc, #96]	; (8012e44 <tcp_keepalive+0x7c>)
 8012de4:	f003 f846 	bl	8015e74 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012de8:	7dfb      	ldrb	r3, [r7, #23]
 8012dea:	b29c      	uxth	r4, r3
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012df0:	3b01      	subs	r3, #1
 8012df2:	4618      	mov	r0, r3
 8012df4:	f7f8 fa2f 	bl	800b256 <lwip_htonl>
 8012df8:	4603      	mov	r3, r0
 8012dfa:	2200      	movs	r2, #0
 8012dfc:	4621      	mov	r1, r4
 8012dfe:	6878      	ldr	r0, [r7, #4]
 8012e00:	f7ff fe66 	bl	8012ad0 <tcp_output_alloc_header>
 8012e04:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012e06:	693b      	ldr	r3, [r7, #16]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d102      	bne.n	8012e12 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012e0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012e10:	e010      	b.n	8012e34 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012e12:	7dfb      	ldrb	r3, [r7, #23]
 8012e14:	2200      	movs	r2, #0
 8012e16:	6939      	ldr	r1, [r7, #16]
 8012e18:	6878      	ldr	r0, [r7, #4]
 8012e1a:	f7ff fe97 	bl	8012b4c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012e1e:	687a      	ldr	r2, [r7, #4]
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	3304      	adds	r3, #4
 8012e24:	6939      	ldr	r1, [r7, #16]
 8012e26:	6878      	ldr	r0, [r7, #4]
 8012e28:	f7ff fed0 	bl	8012bcc <tcp_output_control_segment>
 8012e2c:	4603      	mov	r3, r0
 8012e2e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012e34:	4618      	mov	r0, r3
 8012e36:	371c      	adds	r7, #28
 8012e38:	46bd      	mov	sp, r7
 8012e3a:	bd90      	pop	{r4, r7, pc}
 8012e3c:	08018754 	.word	0x08018754
 8012e40:	08018f30 	.word	0x08018f30
 8012e44:	080187a8 	.word	0x080187a8

08012e48 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8012e48:	b590      	push	{r4, r7, lr}
 8012e4a:	b08b      	sub	sp, #44	; 0x2c
 8012e4c:	af00      	add	r7, sp, #0
 8012e4e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012e50:	2300      	movs	r3, #0
 8012e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	d106      	bne.n	8012e6a <tcp_zero_window_probe+0x22>
 8012e5c:	4b4c      	ldr	r3, [pc, #304]	; (8012f90 <tcp_zero_window_probe+0x148>)
 8012e5e:	f640 024f 	movw	r2, #2127	; 0x84f
 8012e62:	494c      	ldr	r1, [pc, #304]	; (8012f94 <tcp_zero_window_probe+0x14c>)
 8012e64:	484c      	ldr	r0, [pc, #304]	; (8012f98 <tcp_zero_window_probe+0x150>)
 8012e66:	f003 f805 	bl	8015e74 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012e6e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8012e70:	6a3b      	ldr	r3, [r7, #32]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d101      	bne.n	8012e7a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8012e76:	2300      	movs	r3, #0
 8012e78:	e086      	b.n	8012f88 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012e80:	2bff      	cmp	r3, #255	; 0xff
 8012e82:	d007      	beq.n	8012e94 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012e8a:	3301      	adds	r3, #1
 8012e8c:	b2da      	uxtb	r2, r3
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8012e94:	6a3b      	ldr	r3, [r7, #32]
 8012e96:	68db      	ldr	r3, [r3, #12]
 8012e98:	899b      	ldrh	r3, [r3, #12]
 8012e9a:	b29b      	uxth	r3, r3
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	f7f8 f9c5 	bl	800b22c <lwip_htons>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	b2db      	uxtb	r3, r3
 8012ea6:	f003 0301 	and.w	r3, r3, #1
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d005      	beq.n	8012eba <tcp_zero_window_probe+0x72>
 8012eae:	6a3b      	ldr	r3, [r7, #32]
 8012eb0:	891b      	ldrh	r3, [r3, #8]
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d101      	bne.n	8012eba <tcp_zero_window_probe+0x72>
 8012eb6:	2301      	movs	r3, #1
 8012eb8:	e000      	b.n	8012ebc <tcp_zero_window_probe+0x74>
 8012eba:	2300      	movs	r3, #0
 8012ebc:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012ebe:	7ffb      	ldrb	r3, [r7, #31]
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	bf0c      	ite	eq
 8012ec4:	2301      	moveq	r3, #1
 8012ec6:	2300      	movne	r3, #0
 8012ec8:	b2db      	uxtb	r3, r3
 8012eca:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012ed0:	b299      	uxth	r1, r3
 8012ed2:	6a3b      	ldr	r3, [r7, #32]
 8012ed4:	68db      	ldr	r3, [r3, #12]
 8012ed6:	685b      	ldr	r3, [r3, #4]
 8012ed8:	8bba      	ldrh	r2, [r7, #28]
 8012eda:	6878      	ldr	r0, [r7, #4]
 8012edc:	f7ff fdf8 	bl	8012ad0 <tcp_output_alloc_header>
 8012ee0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012ee2:	69bb      	ldr	r3, [r7, #24]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d102      	bne.n	8012eee <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012ee8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012eec:	e04c      	b.n	8012f88 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012eee:	69bb      	ldr	r3, [r7, #24]
 8012ef0:	685b      	ldr	r3, [r3, #4]
 8012ef2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012ef4:	7ffb      	ldrb	r3, [r7, #31]
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	d011      	beq.n	8012f1e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012efa:	697b      	ldr	r3, [r7, #20]
 8012efc:	899b      	ldrh	r3, [r3, #12]
 8012efe:	b29b      	uxth	r3, r3
 8012f00:	b21b      	sxth	r3, r3
 8012f02:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012f06:	b21c      	sxth	r4, r3
 8012f08:	2011      	movs	r0, #17
 8012f0a:	f7f8 f98f 	bl	800b22c <lwip_htons>
 8012f0e:	4603      	mov	r3, r0
 8012f10:	b21b      	sxth	r3, r3
 8012f12:	4323      	orrs	r3, r4
 8012f14:	b21b      	sxth	r3, r3
 8012f16:	b29a      	uxth	r2, r3
 8012f18:	697b      	ldr	r3, [r7, #20]
 8012f1a:	819a      	strh	r2, [r3, #12]
 8012f1c:	e010      	b.n	8012f40 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012f1e:	69bb      	ldr	r3, [r7, #24]
 8012f20:	685b      	ldr	r3, [r3, #4]
 8012f22:	3314      	adds	r3, #20
 8012f24:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012f26:	6a3b      	ldr	r3, [r7, #32]
 8012f28:	6858      	ldr	r0, [r3, #4]
 8012f2a:	6a3b      	ldr	r3, [r7, #32]
 8012f2c:	685b      	ldr	r3, [r3, #4]
 8012f2e:	891a      	ldrh	r2, [r3, #8]
 8012f30:	6a3b      	ldr	r3, [r7, #32]
 8012f32:	891b      	ldrh	r3, [r3, #8]
 8012f34:	1ad3      	subs	r3, r2, r3
 8012f36:	b29b      	uxth	r3, r3
 8012f38:	2201      	movs	r2, #1
 8012f3a:	6939      	ldr	r1, [r7, #16]
 8012f3c:	f7f9 ff4a 	bl	800cdd4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012f40:	6a3b      	ldr	r3, [r7, #32]
 8012f42:	68db      	ldr	r3, [r3, #12]
 8012f44:	685b      	ldr	r3, [r3, #4]
 8012f46:	4618      	mov	r0, r3
 8012f48:	f7f8 f985 	bl	800b256 <lwip_htonl>
 8012f4c:	4603      	mov	r3, r0
 8012f4e:	3301      	adds	r3, #1
 8012f50:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	1ad3      	subs	r3, r2, r3
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	da02      	bge.n	8012f64 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	68fa      	ldr	r2, [r7, #12]
 8012f62:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012f64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012f68:	2200      	movs	r2, #0
 8012f6a:	69b9      	ldr	r1, [r7, #24]
 8012f6c:	6878      	ldr	r0, [r7, #4]
 8012f6e:	f7ff fded 	bl	8012b4c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012f72:	687a      	ldr	r2, [r7, #4]
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	3304      	adds	r3, #4
 8012f78:	69b9      	ldr	r1, [r7, #24]
 8012f7a:	6878      	ldr	r0, [r7, #4]
 8012f7c:	f7ff fe26 	bl	8012bcc <tcp_output_control_segment>
 8012f80:	4603      	mov	r3, r0
 8012f82:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012f84:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012f88:	4618      	mov	r0, r3
 8012f8a:	372c      	adds	r7, #44	; 0x2c
 8012f8c:	46bd      	mov	sp, r7
 8012f8e:	bd90      	pop	{r4, r7, pc}
 8012f90:	08018754 	.word	0x08018754
 8012f94:	08018f4c 	.word	0x08018f4c
 8012f98:	080187a8 	.word	0x080187a8

08012f9c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	b082      	sub	sp, #8
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8012fa4:	f7fa f804 	bl	800cfb0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012fa8:	4b0a      	ldr	r3, [pc, #40]	; (8012fd4 <tcpip_tcp_timer+0x38>)
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d103      	bne.n	8012fb8 <tcpip_tcp_timer+0x1c>
 8012fb0:	4b09      	ldr	r3, [pc, #36]	; (8012fd8 <tcpip_tcp_timer+0x3c>)
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d005      	beq.n	8012fc4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012fb8:	2200      	movs	r2, #0
 8012fba:	4908      	ldr	r1, [pc, #32]	; (8012fdc <tcpip_tcp_timer+0x40>)
 8012fbc:	20fa      	movs	r0, #250	; 0xfa
 8012fbe:	f000 f8f1 	bl	80131a4 <sys_timeout>
 8012fc2:	e002      	b.n	8012fca <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8012fc4:	4b06      	ldr	r3, [pc, #24]	; (8012fe0 <tcpip_tcp_timer+0x44>)
 8012fc6:	2200      	movs	r2, #0
 8012fc8:	601a      	str	r2, [r3, #0]
  }
}
 8012fca:	bf00      	nop
 8012fcc:	3708      	adds	r7, #8
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	bd80      	pop	{r7, pc}
 8012fd2:	bf00      	nop
 8012fd4:	2000b500 	.word	0x2000b500
 8012fd8:	2000b510 	.word	0x2000b510
 8012fdc:	08012f9d 	.word	0x08012f9d
 8012fe0:	20004520 	.word	0x20004520

08012fe4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012fe8:	4b0a      	ldr	r3, [pc, #40]	; (8013014 <tcp_timer_needed+0x30>)
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d10f      	bne.n	8013010 <tcp_timer_needed+0x2c>
 8012ff0:	4b09      	ldr	r3, [pc, #36]	; (8013018 <tcp_timer_needed+0x34>)
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d103      	bne.n	8013000 <tcp_timer_needed+0x1c>
 8012ff8:	4b08      	ldr	r3, [pc, #32]	; (801301c <tcp_timer_needed+0x38>)
 8012ffa:	681b      	ldr	r3, [r3, #0]
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d007      	beq.n	8013010 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8013000:	4b04      	ldr	r3, [pc, #16]	; (8013014 <tcp_timer_needed+0x30>)
 8013002:	2201      	movs	r2, #1
 8013004:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013006:	2200      	movs	r2, #0
 8013008:	4905      	ldr	r1, [pc, #20]	; (8013020 <tcp_timer_needed+0x3c>)
 801300a:	20fa      	movs	r0, #250	; 0xfa
 801300c:	f000 f8ca 	bl	80131a4 <sys_timeout>
  }
}
 8013010:	bf00      	nop
 8013012:	bd80      	pop	{r7, pc}
 8013014:	20004520 	.word	0x20004520
 8013018:	2000b500 	.word	0x2000b500
 801301c:	2000b510 	.word	0x2000b510
 8013020:	08012f9d 	.word	0x08012f9d

08013024 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8013024:	b580      	push	{r7, lr}
 8013026:	b086      	sub	sp, #24
 8013028:	af00      	add	r7, sp, #0
 801302a:	60f8      	str	r0, [r7, #12]
 801302c:	60b9      	str	r1, [r7, #8]
 801302e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8013030:	200a      	movs	r0, #10
 8013032:	f7f8 fde7 	bl	800bc04 <memp_malloc>
 8013036:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8013038:	693b      	ldr	r3, [r7, #16]
 801303a:	2b00      	cmp	r3, #0
 801303c:	d109      	bne.n	8013052 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801303e:	693b      	ldr	r3, [r7, #16]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d151      	bne.n	80130e8 <sys_timeout_abs+0xc4>
 8013044:	4b2a      	ldr	r3, [pc, #168]	; (80130f0 <sys_timeout_abs+0xcc>)
 8013046:	22be      	movs	r2, #190	; 0xbe
 8013048:	492a      	ldr	r1, [pc, #168]	; (80130f4 <sys_timeout_abs+0xd0>)
 801304a:	482b      	ldr	r0, [pc, #172]	; (80130f8 <sys_timeout_abs+0xd4>)
 801304c:	f002 ff12 	bl	8015e74 <iprintf>
    return;
 8013050:	e04a      	b.n	80130e8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8013052:	693b      	ldr	r3, [r7, #16]
 8013054:	2200      	movs	r2, #0
 8013056:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8013058:	693b      	ldr	r3, [r7, #16]
 801305a:	68ba      	ldr	r2, [r7, #8]
 801305c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801305e:	693b      	ldr	r3, [r7, #16]
 8013060:	687a      	ldr	r2, [r7, #4]
 8013062:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8013064:	693b      	ldr	r3, [r7, #16]
 8013066:	68fa      	ldr	r2, [r7, #12]
 8013068:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801306a:	4b24      	ldr	r3, [pc, #144]	; (80130fc <sys_timeout_abs+0xd8>)
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d103      	bne.n	801307a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8013072:	4a22      	ldr	r2, [pc, #136]	; (80130fc <sys_timeout_abs+0xd8>)
 8013074:	693b      	ldr	r3, [r7, #16]
 8013076:	6013      	str	r3, [r2, #0]
    return;
 8013078:	e037      	b.n	80130ea <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801307a:	693b      	ldr	r3, [r7, #16]
 801307c:	685a      	ldr	r2, [r3, #4]
 801307e:	4b1f      	ldr	r3, [pc, #124]	; (80130fc <sys_timeout_abs+0xd8>)
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	685b      	ldr	r3, [r3, #4]
 8013084:	1ad3      	subs	r3, r2, r3
 8013086:	0fdb      	lsrs	r3, r3, #31
 8013088:	f003 0301 	and.w	r3, r3, #1
 801308c:	b2db      	uxtb	r3, r3
 801308e:	2b00      	cmp	r3, #0
 8013090:	d007      	beq.n	80130a2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8013092:	4b1a      	ldr	r3, [pc, #104]	; (80130fc <sys_timeout_abs+0xd8>)
 8013094:	681a      	ldr	r2, [r3, #0]
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801309a:	4a18      	ldr	r2, [pc, #96]	; (80130fc <sys_timeout_abs+0xd8>)
 801309c:	693b      	ldr	r3, [r7, #16]
 801309e:	6013      	str	r3, [r2, #0]
 80130a0:	e023      	b.n	80130ea <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80130a2:	4b16      	ldr	r3, [pc, #88]	; (80130fc <sys_timeout_abs+0xd8>)
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	617b      	str	r3, [r7, #20]
 80130a8:	e01a      	b.n	80130e0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80130aa:	697b      	ldr	r3, [r7, #20]
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d00b      	beq.n	80130ca <sys_timeout_abs+0xa6>
 80130b2:	693b      	ldr	r3, [r7, #16]
 80130b4:	685a      	ldr	r2, [r3, #4]
 80130b6:	697b      	ldr	r3, [r7, #20]
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	685b      	ldr	r3, [r3, #4]
 80130bc:	1ad3      	subs	r3, r2, r3
 80130be:	0fdb      	lsrs	r3, r3, #31
 80130c0:	f003 0301 	and.w	r3, r3, #1
 80130c4:	b2db      	uxtb	r3, r3
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d007      	beq.n	80130da <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80130ca:	697b      	ldr	r3, [r7, #20]
 80130cc:	681a      	ldr	r2, [r3, #0]
 80130ce:	693b      	ldr	r3, [r7, #16]
 80130d0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80130d2:	697b      	ldr	r3, [r7, #20]
 80130d4:	693a      	ldr	r2, [r7, #16]
 80130d6:	601a      	str	r2, [r3, #0]
        break;
 80130d8:	e007      	b.n	80130ea <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80130da:	697b      	ldr	r3, [r7, #20]
 80130dc:	681b      	ldr	r3, [r3, #0]
 80130de:	617b      	str	r3, [r7, #20]
 80130e0:	697b      	ldr	r3, [r7, #20]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d1e1      	bne.n	80130aa <sys_timeout_abs+0x86>
 80130e6:	e000      	b.n	80130ea <sys_timeout_abs+0xc6>
    return;
 80130e8:	bf00      	nop
      }
    }
  }
}
 80130ea:	3718      	adds	r7, #24
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}
 80130f0:	08018f70 	.word	0x08018f70
 80130f4:	08018fa4 	.word	0x08018fa4
 80130f8:	08018fe4 	.word	0x08018fe4
 80130fc:	20004518 	.word	0x20004518

08013100 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8013100:	b580      	push	{r7, lr}
 8013102:	b086      	sub	sp, #24
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801310c:	697b      	ldr	r3, [r7, #20]
 801310e:	685b      	ldr	r3, [r3, #4]
 8013110:	4798      	blx	r3

  now = sys_now();
 8013112:	f7f4 f8df 	bl	80072d4 <sys_now>
 8013116:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8013118:	697b      	ldr	r3, [r7, #20]
 801311a:	681a      	ldr	r2, [r3, #0]
 801311c:	4b0f      	ldr	r3, [pc, #60]	; (801315c <lwip_cyclic_timer+0x5c>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	4413      	add	r3, r2
 8013122:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8013124:	68fa      	ldr	r2, [r7, #12]
 8013126:	693b      	ldr	r3, [r7, #16]
 8013128:	1ad3      	subs	r3, r2, r3
 801312a:	0fdb      	lsrs	r3, r3, #31
 801312c:	f003 0301 	and.w	r3, r3, #1
 8013130:	b2db      	uxtb	r3, r3
 8013132:	2b00      	cmp	r3, #0
 8013134:	d009      	beq.n	801314a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8013136:	697b      	ldr	r3, [r7, #20]
 8013138:	681a      	ldr	r2, [r3, #0]
 801313a:	693b      	ldr	r3, [r7, #16]
 801313c:	4413      	add	r3, r2
 801313e:	687a      	ldr	r2, [r7, #4]
 8013140:	4907      	ldr	r1, [pc, #28]	; (8013160 <lwip_cyclic_timer+0x60>)
 8013142:	4618      	mov	r0, r3
 8013144:	f7ff ff6e 	bl	8013024 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8013148:	e004      	b.n	8013154 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801314a:	687a      	ldr	r2, [r7, #4]
 801314c:	4904      	ldr	r1, [pc, #16]	; (8013160 <lwip_cyclic_timer+0x60>)
 801314e:	68f8      	ldr	r0, [r7, #12]
 8013150:	f7ff ff68 	bl	8013024 <sys_timeout_abs>
}
 8013154:	bf00      	nop
 8013156:	3718      	adds	r7, #24
 8013158:	46bd      	mov	sp, r7
 801315a:	bd80      	pop	{r7, pc}
 801315c:	2000451c 	.word	0x2000451c
 8013160:	08013101 	.word	0x08013101

08013164 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8013164:	b580      	push	{r7, lr}
 8013166:	b082      	sub	sp, #8
 8013168:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801316a:	2301      	movs	r3, #1
 801316c:	607b      	str	r3, [r7, #4]
 801316e:	e00e      	b.n	801318e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8013170:	4a0a      	ldr	r2, [pc, #40]	; (801319c <sys_timeouts_init+0x38>)
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	00db      	lsls	r3, r3, #3
 801317c:	4a07      	ldr	r2, [pc, #28]	; (801319c <sys_timeouts_init+0x38>)
 801317e:	4413      	add	r3, r2
 8013180:	461a      	mov	r2, r3
 8013182:	4907      	ldr	r1, [pc, #28]	; (80131a0 <sys_timeouts_init+0x3c>)
 8013184:	f000 f80e 	bl	80131a4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	3301      	adds	r3, #1
 801318c:	607b      	str	r3, [r7, #4]
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	2b02      	cmp	r3, #2
 8013192:	d9ed      	bls.n	8013170 <sys_timeouts_init+0xc>
  }
}
 8013194:	bf00      	nop
 8013196:	3708      	adds	r7, #8
 8013198:	46bd      	mov	sp, r7
 801319a:	bd80      	pop	{r7, pc}
 801319c:	0802a6d8 	.word	0x0802a6d8
 80131a0:	08013101 	.word	0x08013101

080131a4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80131a4:	b580      	push	{r7, lr}
 80131a6:	b086      	sub	sp, #24
 80131a8:	af00      	add	r7, sp, #0
 80131aa:	60f8      	str	r0, [r7, #12]
 80131ac:	60b9      	str	r1, [r7, #8]
 80131ae:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80131b6:	d306      	bcc.n	80131c6 <sys_timeout+0x22>
 80131b8:	4b0a      	ldr	r3, [pc, #40]	; (80131e4 <sys_timeout+0x40>)
 80131ba:	f240 1229 	movw	r2, #297	; 0x129
 80131be:	490a      	ldr	r1, [pc, #40]	; (80131e8 <sys_timeout+0x44>)
 80131c0:	480a      	ldr	r0, [pc, #40]	; (80131ec <sys_timeout+0x48>)
 80131c2:	f002 fe57 	bl	8015e74 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80131c6:	f7f4 f885 	bl	80072d4 <sys_now>
 80131ca:	4602      	mov	r2, r0
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	4413      	add	r3, r2
 80131d0:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80131d2:	687a      	ldr	r2, [r7, #4]
 80131d4:	68b9      	ldr	r1, [r7, #8]
 80131d6:	6978      	ldr	r0, [r7, #20]
 80131d8:	f7ff ff24 	bl	8013024 <sys_timeout_abs>
#endif
}
 80131dc:	bf00      	nop
 80131de:	3718      	adds	r7, #24
 80131e0:	46bd      	mov	sp, r7
 80131e2:	bd80      	pop	{r7, pc}
 80131e4:	08018f70 	.word	0x08018f70
 80131e8:	0801900c 	.word	0x0801900c
 80131ec:	08018fe4 	.word	0x08018fe4

080131f0 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b084      	sub	sp, #16
 80131f4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80131f6:	f7f4 f86d 	bl	80072d4 <sys_now>
 80131fa:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 80131fc:	4b17      	ldr	r3, [pc, #92]	; (801325c <sys_check_timeouts+0x6c>)
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8013202:	68bb      	ldr	r3, [r7, #8]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d022      	beq.n	801324e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8013208:	68bb      	ldr	r3, [r7, #8]
 801320a:	685b      	ldr	r3, [r3, #4]
 801320c:	68fa      	ldr	r2, [r7, #12]
 801320e:	1ad3      	subs	r3, r2, r3
 8013210:	0fdb      	lsrs	r3, r3, #31
 8013212:	f003 0301 	and.w	r3, r3, #1
 8013216:	b2db      	uxtb	r3, r3
 8013218:	2b00      	cmp	r3, #0
 801321a:	d11a      	bne.n	8013252 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801321c:	68bb      	ldr	r3, [r7, #8]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	4a0e      	ldr	r2, [pc, #56]	; (801325c <sys_check_timeouts+0x6c>)
 8013222:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8013224:	68bb      	ldr	r3, [r7, #8]
 8013226:	689b      	ldr	r3, [r3, #8]
 8013228:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801322a:	68bb      	ldr	r3, [r7, #8]
 801322c:	68db      	ldr	r3, [r3, #12]
 801322e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8013230:	68bb      	ldr	r3, [r7, #8]
 8013232:	685b      	ldr	r3, [r3, #4]
 8013234:	4a0a      	ldr	r2, [pc, #40]	; (8013260 <sys_check_timeouts+0x70>)
 8013236:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8013238:	68b9      	ldr	r1, [r7, #8]
 801323a:	200a      	movs	r0, #10
 801323c:	f7f8 fd34 	bl	800bca8 <memp_free>
    if (handler != NULL) {
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d0da      	beq.n	80131fc <sys_check_timeouts+0xc>
      handler(arg);
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	6838      	ldr	r0, [r7, #0]
 801324a:	4798      	blx	r3
  do {
 801324c:	e7d6      	b.n	80131fc <sys_check_timeouts+0xc>
      return;
 801324e:	bf00      	nop
 8013250:	e000      	b.n	8013254 <sys_check_timeouts+0x64>
      return;
 8013252:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8013254:	3710      	adds	r7, #16
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}
 801325a:	bf00      	nop
 801325c:	20004518 	.word	0x20004518
 8013260:	2000451c 	.word	0x2000451c

08013264 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b082      	sub	sp, #8
 8013268:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801326a:	4b16      	ldr	r3, [pc, #88]	; (80132c4 <sys_timeouts_sleeptime+0x60>)
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	2b00      	cmp	r3, #0
 8013270:	d102      	bne.n	8013278 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8013272:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013276:	e020      	b.n	80132ba <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8013278:	f7f4 f82c 	bl	80072d4 <sys_now>
 801327c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801327e:	4b11      	ldr	r3, [pc, #68]	; (80132c4 <sys_timeouts_sleeptime+0x60>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	685a      	ldr	r2, [r3, #4]
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	1ad3      	subs	r3, r2, r3
 8013288:	0fdb      	lsrs	r3, r3, #31
 801328a:	f003 0301 	and.w	r3, r3, #1
 801328e:	b2db      	uxtb	r3, r3
 8013290:	2b00      	cmp	r3, #0
 8013292:	d001      	beq.n	8013298 <sys_timeouts_sleeptime+0x34>
    return 0;
 8013294:	2300      	movs	r3, #0
 8013296:	e010      	b.n	80132ba <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8013298:	4b0a      	ldr	r3, [pc, #40]	; (80132c4 <sys_timeouts_sleeptime+0x60>)
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	685a      	ldr	r2, [r3, #4]
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	1ad3      	subs	r3, r2, r3
 80132a2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80132a4:	683b      	ldr	r3, [r7, #0]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	da06      	bge.n	80132b8 <sys_timeouts_sleeptime+0x54>
 80132aa:	4b07      	ldr	r3, [pc, #28]	; (80132c8 <sys_timeouts_sleeptime+0x64>)
 80132ac:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80132b0:	4906      	ldr	r1, [pc, #24]	; (80132cc <sys_timeouts_sleeptime+0x68>)
 80132b2:	4807      	ldr	r0, [pc, #28]	; (80132d0 <sys_timeouts_sleeptime+0x6c>)
 80132b4:	f002 fdde 	bl	8015e74 <iprintf>
    return ret;
 80132b8:	683b      	ldr	r3, [r7, #0]
  }
}
 80132ba:	4618      	mov	r0, r3
 80132bc:	3708      	adds	r7, #8
 80132be:	46bd      	mov	sp, r7
 80132c0:	bd80      	pop	{r7, pc}
 80132c2:	bf00      	nop
 80132c4:	20004518 	.word	0x20004518
 80132c8:	08018f70 	.word	0x08018f70
 80132cc:	08019044 	.word	0x08019044
 80132d0:	08018fe4 	.word	0x08018fe4

080132d4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80132d4:	b580      	push	{r7, lr}
 80132d6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80132d8:	f002 fde4 	bl	8015ea4 <rand>
 80132dc:	4603      	mov	r3, r0
 80132de:	b29b      	uxth	r3, r3
 80132e0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80132e4:	b29b      	uxth	r3, r3
 80132e6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80132ea:	b29a      	uxth	r2, r3
 80132ec:	4b01      	ldr	r3, [pc, #4]	; (80132f4 <udp_init+0x20>)
 80132ee:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80132f0:	bf00      	nop
 80132f2:	bd80      	pop	{r7, pc}
 80132f4:	20000018 	.word	0x20000018

080132f8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80132f8:	b580      	push	{r7, lr}
 80132fa:	b084      	sub	sp, #16
 80132fc:	af00      	add	r7, sp, #0
 80132fe:	60f8      	str	r0, [r7, #12]
 8013300:	60b9      	str	r1, [r7, #8]
 8013302:	4613      	mov	r3, r2
 8013304:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	2b00      	cmp	r3, #0
 801330a:	d105      	bne.n	8013318 <udp_input_local_match+0x20>
 801330c:	4b27      	ldr	r3, [pc, #156]	; (80133ac <udp_input_local_match+0xb4>)
 801330e:	2287      	movs	r2, #135	; 0x87
 8013310:	4927      	ldr	r1, [pc, #156]	; (80133b0 <udp_input_local_match+0xb8>)
 8013312:	4828      	ldr	r0, [pc, #160]	; (80133b4 <udp_input_local_match+0xbc>)
 8013314:	f002 fdae 	bl	8015e74 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8013318:	68bb      	ldr	r3, [r7, #8]
 801331a:	2b00      	cmp	r3, #0
 801331c:	d105      	bne.n	801332a <udp_input_local_match+0x32>
 801331e:	4b23      	ldr	r3, [pc, #140]	; (80133ac <udp_input_local_match+0xb4>)
 8013320:	2288      	movs	r2, #136	; 0x88
 8013322:	4925      	ldr	r1, [pc, #148]	; (80133b8 <udp_input_local_match+0xc0>)
 8013324:	4823      	ldr	r0, [pc, #140]	; (80133b4 <udp_input_local_match+0xbc>)
 8013326:	f002 fda5 	bl	8015e74 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801332a:	68fb      	ldr	r3, [r7, #12]
 801332c:	7a1b      	ldrb	r3, [r3, #8]
 801332e:	2b00      	cmp	r3, #0
 8013330:	d00b      	beq.n	801334a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	7a1a      	ldrb	r2, [r3, #8]
 8013336:	4b21      	ldr	r3, [pc, #132]	; (80133bc <udp_input_local_match+0xc4>)
 8013338:	685b      	ldr	r3, [r3, #4]
 801333a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801333e:	3301      	adds	r3, #1
 8013340:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013342:	429a      	cmp	r2, r3
 8013344:	d001      	beq.n	801334a <udp_input_local_match+0x52>
    return 0;
 8013346:	2300      	movs	r3, #0
 8013348:	e02b      	b.n	80133a2 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801334a:	79fb      	ldrb	r3, [r7, #7]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d018      	beq.n	8013382 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	2b00      	cmp	r3, #0
 8013354:	d013      	beq.n	801337e <udp_input_local_match+0x86>
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d00f      	beq.n	801337e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801335e:	4b17      	ldr	r3, [pc, #92]	; (80133bc <udp_input_local_match+0xc4>)
 8013360:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013362:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013366:	d00a      	beq.n	801337e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	681a      	ldr	r2, [r3, #0]
 801336c:	4b13      	ldr	r3, [pc, #76]	; (80133bc <udp_input_local_match+0xc4>)
 801336e:	695b      	ldr	r3, [r3, #20]
 8013370:	405a      	eors	r2, r3
 8013372:	68bb      	ldr	r3, [r7, #8]
 8013374:	3308      	adds	r3, #8
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801337a:	2b00      	cmp	r3, #0
 801337c:	d110      	bne.n	80133a0 <udp_input_local_match+0xa8>
          return 1;
 801337e:	2301      	movs	r3, #1
 8013380:	e00f      	b.n	80133a2 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d009      	beq.n	801339c <udp_input_local_match+0xa4>
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	2b00      	cmp	r3, #0
 801338e:	d005      	beq.n	801339c <udp_input_local_match+0xa4>
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	681a      	ldr	r2, [r3, #0]
 8013394:	4b09      	ldr	r3, [pc, #36]	; (80133bc <udp_input_local_match+0xc4>)
 8013396:	695b      	ldr	r3, [r3, #20]
 8013398:	429a      	cmp	r2, r3
 801339a:	d101      	bne.n	80133a0 <udp_input_local_match+0xa8>
        return 1;
 801339c:	2301      	movs	r3, #1
 801339e:	e000      	b.n	80133a2 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80133a0:	2300      	movs	r3, #0
}
 80133a2:	4618      	mov	r0, r3
 80133a4:	3710      	adds	r7, #16
 80133a6:	46bd      	mov	sp, r7
 80133a8:	bd80      	pop	{r7, pc}
 80133aa:	bf00      	nop
 80133ac:	08019058 	.word	0x08019058
 80133b0:	08019088 	.word	0x08019088
 80133b4:	080190ac 	.word	0x080190ac
 80133b8:	080190d4 	.word	0x080190d4
 80133bc:	20007dec 	.word	0x20007dec

080133c0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80133c0:	b590      	push	{r4, r7, lr}
 80133c2:	b08d      	sub	sp, #52	; 0x34
 80133c4:	af02      	add	r7, sp, #8
 80133c6:	6078      	str	r0, [r7, #4]
 80133c8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80133ca:	2300      	movs	r3, #0
 80133cc:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d105      	bne.n	80133e0 <udp_input+0x20>
 80133d4:	4b7c      	ldr	r3, [pc, #496]	; (80135c8 <udp_input+0x208>)
 80133d6:	22cf      	movs	r2, #207	; 0xcf
 80133d8:	497c      	ldr	r1, [pc, #496]	; (80135cc <udp_input+0x20c>)
 80133da:	487d      	ldr	r0, [pc, #500]	; (80135d0 <udp_input+0x210>)
 80133dc:	f002 fd4a 	bl	8015e74 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80133e0:	683b      	ldr	r3, [r7, #0]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d105      	bne.n	80133f2 <udp_input+0x32>
 80133e6:	4b78      	ldr	r3, [pc, #480]	; (80135c8 <udp_input+0x208>)
 80133e8:	22d0      	movs	r2, #208	; 0xd0
 80133ea:	497a      	ldr	r1, [pc, #488]	; (80135d4 <udp_input+0x214>)
 80133ec:	4878      	ldr	r0, [pc, #480]	; (80135d0 <udp_input+0x210>)
 80133ee:	f002 fd41 	bl	8015e74 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	895b      	ldrh	r3, [r3, #10]
 80133f6:	2b07      	cmp	r3, #7
 80133f8:	d803      	bhi.n	8013402 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80133fa:	6878      	ldr	r0, [r7, #4]
 80133fc:	f7f9 faf4 	bl	800c9e8 <pbuf_free>
    goto end;
 8013400:	e0de      	b.n	80135c0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	685b      	ldr	r3, [r3, #4]
 8013406:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8013408:	4b73      	ldr	r3, [pc, #460]	; (80135d8 <udp_input+0x218>)
 801340a:	695a      	ldr	r2, [r3, #20]
 801340c:	4b72      	ldr	r3, [pc, #456]	; (80135d8 <udp_input+0x218>)
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	4619      	mov	r1, r3
 8013412:	4610      	mov	r0, r2
 8013414:	f001 fc86 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 8013418:	4603      	mov	r3, r0
 801341a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801341c:	697b      	ldr	r3, [r7, #20]
 801341e:	881b      	ldrh	r3, [r3, #0]
 8013420:	b29b      	uxth	r3, r3
 8013422:	4618      	mov	r0, r3
 8013424:	f7f7 ff02 	bl	800b22c <lwip_htons>
 8013428:	4603      	mov	r3, r0
 801342a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801342c:	697b      	ldr	r3, [r7, #20]
 801342e:	885b      	ldrh	r3, [r3, #2]
 8013430:	b29b      	uxth	r3, r3
 8013432:	4618      	mov	r0, r3
 8013434:	f7f7 fefa 	bl	800b22c <lwip_htons>
 8013438:	4603      	mov	r3, r0
 801343a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801343c:	2300      	movs	r3, #0
 801343e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8013440:	2300      	movs	r3, #0
 8013442:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8013444:	2300      	movs	r3, #0
 8013446:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013448:	4b64      	ldr	r3, [pc, #400]	; (80135dc <udp_input+0x21c>)
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	627b      	str	r3, [r7, #36]	; 0x24
 801344e:	e054      	b.n	80134fa <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8013450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013452:	8a5b      	ldrh	r3, [r3, #18]
 8013454:	89fa      	ldrh	r2, [r7, #14]
 8013456:	429a      	cmp	r2, r3
 8013458:	d14a      	bne.n	80134f0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801345a:	7cfb      	ldrb	r3, [r7, #19]
 801345c:	461a      	mov	r2, r3
 801345e:	6839      	ldr	r1, [r7, #0]
 8013460:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013462:	f7ff ff49 	bl	80132f8 <udp_input_local_match>
 8013466:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8013468:	2b00      	cmp	r3, #0
 801346a:	d041      	beq.n	80134f0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801346e:	7c1b      	ldrb	r3, [r3, #16]
 8013470:	f003 0304 	and.w	r3, r3, #4
 8013474:	2b00      	cmp	r3, #0
 8013476:	d11d      	bne.n	80134b4 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8013478:	69fb      	ldr	r3, [r7, #28]
 801347a:	2b00      	cmp	r3, #0
 801347c:	d102      	bne.n	8013484 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013480:	61fb      	str	r3, [r7, #28]
 8013482:	e017      	b.n	80134b4 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8013484:	7cfb      	ldrb	r3, [r7, #19]
 8013486:	2b00      	cmp	r3, #0
 8013488:	d014      	beq.n	80134b4 <udp_input+0xf4>
 801348a:	4b53      	ldr	r3, [pc, #332]	; (80135d8 <udp_input+0x218>)
 801348c:	695b      	ldr	r3, [r3, #20]
 801348e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013492:	d10f      	bne.n	80134b4 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8013494:	69fb      	ldr	r3, [r7, #28]
 8013496:	681a      	ldr	r2, [r3, #0]
 8013498:	683b      	ldr	r3, [r7, #0]
 801349a:	3304      	adds	r3, #4
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	429a      	cmp	r2, r3
 80134a0:	d008      	beq.n	80134b4 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80134a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134a4:	681a      	ldr	r2, [r3, #0]
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	3304      	adds	r3, #4
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	429a      	cmp	r2, r3
 80134ae:	d101      	bne.n	80134b4 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80134b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134b2:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80134b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134b6:	8a9b      	ldrh	r3, [r3, #20]
 80134b8:	8a3a      	ldrh	r2, [r7, #16]
 80134ba:	429a      	cmp	r2, r3
 80134bc:	d118      	bne.n	80134f0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80134be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134c0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d005      	beq.n	80134d2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80134c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134c8:	685a      	ldr	r2, [r3, #4]
 80134ca:	4b43      	ldr	r3, [pc, #268]	; (80135d8 <udp_input+0x218>)
 80134cc:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80134ce:	429a      	cmp	r2, r3
 80134d0:	d10e      	bne.n	80134f0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80134d2:	6a3b      	ldr	r3, [r7, #32]
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d014      	beq.n	8013502 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80134d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134da:	68da      	ldr	r2, [r3, #12]
 80134dc:	6a3b      	ldr	r3, [r7, #32]
 80134de:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80134e0:	4b3e      	ldr	r3, [pc, #248]	; (80135dc <udp_input+0x21c>)
 80134e2:	681a      	ldr	r2, [r3, #0]
 80134e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134e6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80134e8:	4a3c      	ldr	r2, [pc, #240]	; (80135dc <udp_input+0x21c>)
 80134ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134ec:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80134ee:	e008      	b.n	8013502 <udp_input+0x142>
      }
    }

    prev = pcb;
 80134f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134f2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80134f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134f6:	68db      	ldr	r3, [r3, #12]
 80134f8:	627b      	str	r3, [r7, #36]	; 0x24
 80134fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d1a7      	bne.n	8013450 <udp_input+0x90>
 8013500:	e000      	b.n	8013504 <udp_input+0x144>
        break;
 8013502:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8013504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013506:	2b00      	cmp	r3, #0
 8013508:	d101      	bne.n	801350e <udp_input+0x14e>
    pcb = uncon_pcb;
 801350a:	69fb      	ldr	r3, [r7, #28]
 801350c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013510:	2b00      	cmp	r3, #0
 8013512:	d002      	beq.n	801351a <udp_input+0x15a>
    for_us = 1;
 8013514:	2301      	movs	r3, #1
 8013516:	76fb      	strb	r3, [r7, #27]
 8013518:	e00a      	b.n	8013530 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801351a:	683b      	ldr	r3, [r7, #0]
 801351c:	3304      	adds	r3, #4
 801351e:	681a      	ldr	r2, [r3, #0]
 8013520:	4b2d      	ldr	r3, [pc, #180]	; (80135d8 <udp_input+0x218>)
 8013522:	695b      	ldr	r3, [r3, #20]
 8013524:	429a      	cmp	r2, r3
 8013526:	bf0c      	ite	eq
 8013528:	2301      	moveq	r3, #1
 801352a:	2300      	movne	r3, #0
 801352c:	b2db      	uxtb	r3, r3
 801352e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8013530:	7efb      	ldrb	r3, [r7, #27]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d041      	beq.n	80135ba <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8013536:	2108      	movs	r1, #8
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f7f9 f9cf 	bl	800c8dc <pbuf_remove_header>
 801353e:	4603      	mov	r3, r0
 8013540:	2b00      	cmp	r3, #0
 8013542:	d00a      	beq.n	801355a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8013544:	4b20      	ldr	r3, [pc, #128]	; (80135c8 <udp_input+0x208>)
 8013546:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801354a:	4925      	ldr	r1, [pc, #148]	; (80135e0 <udp_input+0x220>)
 801354c:	4820      	ldr	r0, [pc, #128]	; (80135d0 <udp_input+0x210>)
 801354e:	f002 fc91 	bl	8015e74 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8013552:	6878      	ldr	r0, [r7, #4]
 8013554:	f7f9 fa48 	bl	800c9e8 <pbuf_free>
      goto end;
 8013558:	e032      	b.n	80135c0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801355a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801355c:	2b00      	cmp	r3, #0
 801355e:	d012      	beq.n	8013586 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8013560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013562:	699b      	ldr	r3, [r3, #24]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d00a      	beq.n	801357e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8013568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801356a:	699c      	ldr	r4, [r3, #24]
 801356c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801356e:	69d8      	ldr	r0, [r3, #28]
 8013570:	8a3b      	ldrh	r3, [r7, #16]
 8013572:	9300      	str	r3, [sp, #0]
 8013574:	4b1b      	ldr	r3, [pc, #108]	; (80135e4 <udp_input+0x224>)
 8013576:	687a      	ldr	r2, [r7, #4]
 8013578:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801357a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801357c:	e021      	b.n	80135c2 <udp_input+0x202>
        pbuf_free(p);
 801357e:	6878      	ldr	r0, [r7, #4]
 8013580:	f7f9 fa32 	bl	800c9e8 <pbuf_free>
        goto end;
 8013584:	e01c      	b.n	80135c0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8013586:	7cfb      	ldrb	r3, [r7, #19]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d112      	bne.n	80135b2 <udp_input+0x1f2>
 801358c:	4b12      	ldr	r3, [pc, #72]	; (80135d8 <udp_input+0x218>)
 801358e:	695b      	ldr	r3, [r3, #20]
 8013590:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013594:	2be0      	cmp	r3, #224	; 0xe0
 8013596:	d00c      	beq.n	80135b2 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013598:	4b0f      	ldr	r3, [pc, #60]	; (80135d8 <udp_input+0x218>)
 801359a:	899b      	ldrh	r3, [r3, #12]
 801359c:	3308      	adds	r3, #8
 801359e:	b29b      	uxth	r3, r3
 80135a0:	b21b      	sxth	r3, r3
 80135a2:	4619      	mov	r1, r3
 80135a4:	6878      	ldr	r0, [r7, #4]
 80135a6:	f7f9 fa0c 	bl	800c9c2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80135aa:	2103      	movs	r1, #3
 80135ac:	6878      	ldr	r0, [r7, #4]
 80135ae:	f001 f89b 	bl	80146e8 <icmp_dest_unreach>
      pbuf_free(p);
 80135b2:	6878      	ldr	r0, [r7, #4]
 80135b4:	f7f9 fa18 	bl	800c9e8 <pbuf_free>
  return;
 80135b8:	e003      	b.n	80135c2 <udp_input+0x202>
    pbuf_free(p);
 80135ba:	6878      	ldr	r0, [r7, #4]
 80135bc:	f7f9 fa14 	bl	800c9e8 <pbuf_free>
  return;
 80135c0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80135c2:	372c      	adds	r7, #44	; 0x2c
 80135c4:	46bd      	mov	sp, r7
 80135c6:	bd90      	pop	{r4, r7, pc}
 80135c8:	08019058 	.word	0x08019058
 80135cc:	080190fc 	.word	0x080190fc
 80135d0:	080190ac 	.word	0x080190ac
 80135d4:	08019114 	.word	0x08019114
 80135d8:	20007dec 	.word	0x20007dec
 80135dc:	2000b518 	.word	0x2000b518
 80135e0:	08019130 	.word	0x08019130
 80135e4:	20007dfc 	.word	0x20007dfc

080135e8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80135e8:	b480      	push	{r7}
 80135ea:	b085      	sub	sp, #20
 80135ec:	af00      	add	r7, sp, #0
 80135ee:	6078      	str	r0, [r7, #4]
 80135f0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d01e      	beq.n	8013636 <udp_netif_ip_addr_changed+0x4e>
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d01a      	beq.n	8013636 <udp_netif_ip_addr_changed+0x4e>
 8013600:	683b      	ldr	r3, [r7, #0]
 8013602:	2b00      	cmp	r3, #0
 8013604:	d017      	beq.n	8013636 <udp_netif_ip_addr_changed+0x4e>
 8013606:	683b      	ldr	r3, [r7, #0]
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d013      	beq.n	8013636 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801360e:	4b0d      	ldr	r3, [pc, #52]	; (8013644 <udp_netif_ip_addr_changed+0x5c>)
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	60fb      	str	r3, [r7, #12]
 8013614:	e00c      	b.n	8013630 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8013616:	68fb      	ldr	r3, [r7, #12]
 8013618:	681a      	ldr	r2, [r3, #0]
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	429a      	cmp	r2, r3
 8013620:	d103      	bne.n	801362a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8013622:	683b      	ldr	r3, [r7, #0]
 8013624:	681a      	ldr	r2, [r3, #0]
 8013626:	68fb      	ldr	r3, [r7, #12]
 8013628:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	68db      	ldr	r3, [r3, #12]
 801362e:	60fb      	str	r3, [r7, #12]
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	2b00      	cmp	r3, #0
 8013634:	d1ef      	bne.n	8013616 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8013636:	bf00      	nop
 8013638:	3714      	adds	r7, #20
 801363a:	46bd      	mov	sp, r7
 801363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013640:	4770      	bx	lr
 8013642:	bf00      	nop
 8013644:	2000b518 	.word	0x2000b518

08013648 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8013648:	b580      	push	{r7, lr}
 801364a:	b082      	sub	sp, #8
 801364c:	af00      	add	r7, sp, #0
 801364e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8013650:	4915      	ldr	r1, [pc, #84]	; (80136a8 <etharp_free_entry+0x60>)
 8013652:	687a      	ldr	r2, [r7, #4]
 8013654:	4613      	mov	r3, r2
 8013656:	005b      	lsls	r3, r3, #1
 8013658:	4413      	add	r3, r2
 801365a:	00db      	lsls	r3, r3, #3
 801365c:	440b      	add	r3, r1
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	2b00      	cmp	r3, #0
 8013662:	d013      	beq.n	801368c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8013664:	4910      	ldr	r1, [pc, #64]	; (80136a8 <etharp_free_entry+0x60>)
 8013666:	687a      	ldr	r2, [r7, #4]
 8013668:	4613      	mov	r3, r2
 801366a:	005b      	lsls	r3, r3, #1
 801366c:	4413      	add	r3, r2
 801366e:	00db      	lsls	r3, r3, #3
 8013670:	440b      	add	r3, r1
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	4618      	mov	r0, r3
 8013676:	f7f9 f9b7 	bl	800c9e8 <pbuf_free>
    arp_table[i].q = NULL;
 801367a:	490b      	ldr	r1, [pc, #44]	; (80136a8 <etharp_free_entry+0x60>)
 801367c:	687a      	ldr	r2, [r7, #4]
 801367e:	4613      	mov	r3, r2
 8013680:	005b      	lsls	r3, r3, #1
 8013682:	4413      	add	r3, r2
 8013684:	00db      	lsls	r3, r3, #3
 8013686:	440b      	add	r3, r1
 8013688:	2200      	movs	r2, #0
 801368a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801368c:	4906      	ldr	r1, [pc, #24]	; (80136a8 <etharp_free_entry+0x60>)
 801368e:	687a      	ldr	r2, [r7, #4]
 8013690:	4613      	mov	r3, r2
 8013692:	005b      	lsls	r3, r3, #1
 8013694:	4413      	add	r3, r2
 8013696:	00db      	lsls	r3, r3, #3
 8013698:	440b      	add	r3, r1
 801369a:	3314      	adds	r3, #20
 801369c:	2200      	movs	r2, #0
 801369e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80136a0:	bf00      	nop
 80136a2:	3708      	adds	r7, #8
 80136a4:	46bd      	mov	sp, r7
 80136a6:	bd80      	pop	{r7, pc}
 80136a8:	20004524 	.word	0x20004524

080136ac <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80136ac:	b580      	push	{r7, lr}
 80136ae:	b082      	sub	sp, #8
 80136b0:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80136b2:	2300      	movs	r3, #0
 80136b4:	607b      	str	r3, [r7, #4]
 80136b6:	e096      	b.n	80137e6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80136b8:	494f      	ldr	r1, [pc, #316]	; (80137f8 <etharp_tmr+0x14c>)
 80136ba:	687a      	ldr	r2, [r7, #4]
 80136bc:	4613      	mov	r3, r2
 80136be:	005b      	lsls	r3, r3, #1
 80136c0:	4413      	add	r3, r2
 80136c2:	00db      	lsls	r3, r3, #3
 80136c4:	440b      	add	r3, r1
 80136c6:	3314      	adds	r3, #20
 80136c8:	781b      	ldrb	r3, [r3, #0]
 80136ca:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80136cc:	78fb      	ldrb	r3, [r7, #3]
 80136ce:	2b00      	cmp	r3, #0
 80136d0:	f000 8086 	beq.w	80137e0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80136d4:	4948      	ldr	r1, [pc, #288]	; (80137f8 <etharp_tmr+0x14c>)
 80136d6:	687a      	ldr	r2, [r7, #4]
 80136d8:	4613      	mov	r3, r2
 80136da:	005b      	lsls	r3, r3, #1
 80136dc:	4413      	add	r3, r2
 80136de:	00db      	lsls	r3, r3, #3
 80136e0:	440b      	add	r3, r1
 80136e2:	3312      	adds	r3, #18
 80136e4:	881b      	ldrh	r3, [r3, #0]
 80136e6:	3301      	adds	r3, #1
 80136e8:	b298      	uxth	r0, r3
 80136ea:	4943      	ldr	r1, [pc, #268]	; (80137f8 <etharp_tmr+0x14c>)
 80136ec:	687a      	ldr	r2, [r7, #4]
 80136ee:	4613      	mov	r3, r2
 80136f0:	005b      	lsls	r3, r3, #1
 80136f2:	4413      	add	r3, r2
 80136f4:	00db      	lsls	r3, r3, #3
 80136f6:	440b      	add	r3, r1
 80136f8:	3312      	adds	r3, #18
 80136fa:	4602      	mov	r2, r0
 80136fc:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80136fe:	493e      	ldr	r1, [pc, #248]	; (80137f8 <etharp_tmr+0x14c>)
 8013700:	687a      	ldr	r2, [r7, #4]
 8013702:	4613      	mov	r3, r2
 8013704:	005b      	lsls	r3, r3, #1
 8013706:	4413      	add	r3, r2
 8013708:	00db      	lsls	r3, r3, #3
 801370a:	440b      	add	r3, r1
 801370c:	3312      	adds	r3, #18
 801370e:	881b      	ldrh	r3, [r3, #0]
 8013710:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8013714:	d215      	bcs.n	8013742 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013716:	4938      	ldr	r1, [pc, #224]	; (80137f8 <etharp_tmr+0x14c>)
 8013718:	687a      	ldr	r2, [r7, #4]
 801371a:	4613      	mov	r3, r2
 801371c:	005b      	lsls	r3, r3, #1
 801371e:	4413      	add	r3, r2
 8013720:	00db      	lsls	r3, r3, #3
 8013722:	440b      	add	r3, r1
 8013724:	3314      	adds	r3, #20
 8013726:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8013728:	2b01      	cmp	r3, #1
 801372a:	d10e      	bne.n	801374a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801372c:	4932      	ldr	r1, [pc, #200]	; (80137f8 <etharp_tmr+0x14c>)
 801372e:	687a      	ldr	r2, [r7, #4]
 8013730:	4613      	mov	r3, r2
 8013732:	005b      	lsls	r3, r3, #1
 8013734:	4413      	add	r3, r2
 8013736:	00db      	lsls	r3, r3, #3
 8013738:	440b      	add	r3, r1
 801373a:	3312      	adds	r3, #18
 801373c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801373e:	2b04      	cmp	r3, #4
 8013740:	d903      	bls.n	801374a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8013742:	6878      	ldr	r0, [r7, #4]
 8013744:	f7ff ff80 	bl	8013648 <etharp_free_entry>
 8013748:	e04a      	b.n	80137e0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801374a:	492b      	ldr	r1, [pc, #172]	; (80137f8 <etharp_tmr+0x14c>)
 801374c:	687a      	ldr	r2, [r7, #4]
 801374e:	4613      	mov	r3, r2
 8013750:	005b      	lsls	r3, r3, #1
 8013752:	4413      	add	r3, r2
 8013754:	00db      	lsls	r3, r3, #3
 8013756:	440b      	add	r3, r1
 8013758:	3314      	adds	r3, #20
 801375a:	781b      	ldrb	r3, [r3, #0]
 801375c:	2b03      	cmp	r3, #3
 801375e:	d10a      	bne.n	8013776 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8013760:	4925      	ldr	r1, [pc, #148]	; (80137f8 <etharp_tmr+0x14c>)
 8013762:	687a      	ldr	r2, [r7, #4]
 8013764:	4613      	mov	r3, r2
 8013766:	005b      	lsls	r3, r3, #1
 8013768:	4413      	add	r3, r2
 801376a:	00db      	lsls	r3, r3, #3
 801376c:	440b      	add	r3, r1
 801376e:	3314      	adds	r3, #20
 8013770:	2204      	movs	r2, #4
 8013772:	701a      	strb	r2, [r3, #0]
 8013774:	e034      	b.n	80137e0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8013776:	4920      	ldr	r1, [pc, #128]	; (80137f8 <etharp_tmr+0x14c>)
 8013778:	687a      	ldr	r2, [r7, #4]
 801377a:	4613      	mov	r3, r2
 801377c:	005b      	lsls	r3, r3, #1
 801377e:	4413      	add	r3, r2
 8013780:	00db      	lsls	r3, r3, #3
 8013782:	440b      	add	r3, r1
 8013784:	3314      	adds	r3, #20
 8013786:	781b      	ldrb	r3, [r3, #0]
 8013788:	2b04      	cmp	r3, #4
 801378a:	d10a      	bne.n	80137a2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801378c:	491a      	ldr	r1, [pc, #104]	; (80137f8 <etharp_tmr+0x14c>)
 801378e:	687a      	ldr	r2, [r7, #4]
 8013790:	4613      	mov	r3, r2
 8013792:	005b      	lsls	r3, r3, #1
 8013794:	4413      	add	r3, r2
 8013796:	00db      	lsls	r3, r3, #3
 8013798:	440b      	add	r3, r1
 801379a:	3314      	adds	r3, #20
 801379c:	2202      	movs	r2, #2
 801379e:	701a      	strb	r2, [r3, #0]
 80137a0:	e01e      	b.n	80137e0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80137a2:	4915      	ldr	r1, [pc, #84]	; (80137f8 <etharp_tmr+0x14c>)
 80137a4:	687a      	ldr	r2, [r7, #4]
 80137a6:	4613      	mov	r3, r2
 80137a8:	005b      	lsls	r3, r3, #1
 80137aa:	4413      	add	r3, r2
 80137ac:	00db      	lsls	r3, r3, #3
 80137ae:	440b      	add	r3, r1
 80137b0:	3314      	adds	r3, #20
 80137b2:	781b      	ldrb	r3, [r3, #0]
 80137b4:	2b01      	cmp	r3, #1
 80137b6:	d113      	bne.n	80137e0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80137b8:	490f      	ldr	r1, [pc, #60]	; (80137f8 <etharp_tmr+0x14c>)
 80137ba:	687a      	ldr	r2, [r7, #4]
 80137bc:	4613      	mov	r3, r2
 80137be:	005b      	lsls	r3, r3, #1
 80137c0:	4413      	add	r3, r2
 80137c2:	00db      	lsls	r3, r3, #3
 80137c4:	440b      	add	r3, r1
 80137c6:	3308      	adds	r3, #8
 80137c8:	6818      	ldr	r0, [r3, #0]
 80137ca:	687a      	ldr	r2, [r7, #4]
 80137cc:	4613      	mov	r3, r2
 80137ce:	005b      	lsls	r3, r3, #1
 80137d0:	4413      	add	r3, r2
 80137d2:	00db      	lsls	r3, r3, #3
 80137d4:	4a08      	ldr	r2, [pc, #32]	; (80137f8 <etharp_tmr+0x14c>)
 80137d6:	4413      	add	r3, r2
 80137d8:	3304      	adds	r3, #4
 80137da:	4619      	mov	r1, r3
 80137dc:	f000 fe6e 	bl	80144bc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	3301      	adds	r3, #1
 80137e4:	607b      	str	r3, [r7, #4]
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	2b09      	cmp	r3, #9
 80137ea:	f77f af65 	ble.w	80136b8 <etharp_tmr+0xc>
      }
    }
  }
}
 80137ee:	bf00      	nop
 80137f0:	3708      	adds	r7, #8
 80137f2:	46bd      	mov	sp, r7
 80137f4:	bd80      	pop	{r7, pc}
 80137f6:	bf00      	nop
 80137f8:	20004524 	.word	0x20004524

080137fc <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80137fc:	b580      	push	{r7, lr}
 80137fe:	b08a      	sub	sp, #40	; 0x28
 8013800:	af00      	add	r7, sp, #0
 8013802:	60f8      	str	r0, [r7, #12]
 8013804:	460b      	mov	r3, r1
 8013806:	607a      	str	r2, [r7, #4]
 8013808:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801380a:	230a      	movs	r3, #10
 801380c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801380e:	230a      	movs	r3, #10
 8013810:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8013812:	230a      	movs	r3, #10
 8013814:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8013816:	2300      	movs	r3, #0
 8013818:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801381a:	230a      	movs	r3, #10
 801381c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801381e:	2300      	movs	r3, #0
 8013820:	83bb      	strh	r3, [r7, #28]
 8013822:	2300      	movs	r3, #0
 8013824:	837b      	strh	r3, [r7, #26]
 8013826:	2300      	movs	r3, #0
 8013828:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801382a:	2300      	movs	r3, #0
 801382c:	843b      	strh	r3, [r7, #32]
 801382e:	e0ae      	b.n	801398e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8013830:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013834:	49a6      	ldr	r1, [pc, #664]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013836:	4613      	mov	r3, r2
 8013838:	005b      	lsls	r3, r3, #1
 801383a:	4413      	add	r3, r2
 801383c:	00db      	lsls	r3, r3, #3
 801383e:	440b      	add	r3, r1
 8013840:	3314      	adds	r3, #20
 8013842:	781b      	ldrb	r3, [r3, #0]
 8013844:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8013846:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801384a:	2b0a      	cmp	r3, #10
 801384c:	d105      	bne.n	801385a <etharp_find_entry+0x5e>
 801384e:	7dfb      	ldrb	r3, [r7, #23]
 8013850:	2b00      	cmp	r3, #0
 8013852:	d102      	bne.n	801385a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8013854:	8c3b      	ldrh	r3, [r7, #32]
 8013856:	847b      	strh	r3, [r7, #34]	; 0x22
 8013858:	e095      	b.n	8013986 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801385a:	7dfb      	ldrb	r3, [r7, #23]
 801385c:	2b00      	cmp	r3, #0
 801385e:	f000 8092 	beq.w	8013986 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8013862:	7dfb      	ldrb	r3, [r7, #23]
 8013864:	2b01      	cmp	r3, #1
 8013866:	d009      	beq.n	801387c <etharp_find_entry+0x80>
 8013868:	7dfb      	ldrb	r3, [r7, #23]
 801386a:	2b01      	cmp	r3, #1
 801386c:	d806      	bhi.n	801387c <etharp_find_entry+0x80>
 801386e:	4b99      	ldr	r3, [pc, #612]	; (8013ad4 <etharp_find_entry+0x2d8>)
 8013870:	f44f 7292 	mov.w	r2, #292	; 0x124
 8013874:	4998      	ldr	r1, [pc, #608]	; (8013ad8 <etharp_find_entry+0x2dc>)
 8013876:	4899      	ldr	r0, [pc, #612]	; (8013adc <etharp_find_entry+0x2e0>)
 8013878:	f002 fafc 	bl	8015e74 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	2b00      	cmp	r3, #0
 8013880:	d020      	beq.n	80138c4 <etharp_find_entry+0xc8>
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	6819      	ldr	r1, [r3, #0]
 8013886:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801388a:	4891      	ldr	r0, [pc, #580]	; (8013ad0 <etharp_find_entry+0x2d4>)
 801388c:	4613      	mov	r3, r2
 801388e:	005b      	lsls	r3, r3, #1
 8013890:	4413      	add	r3, r2
 8013892:	00db      	lsls	r3, r3, #3
 8013894:	4403      	add	r3, r0
 8013896:	3304      	adds	r3, #4
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	4299      	cmp	r1, r3
 801389c:	d112      	bne.n	80138c4 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d00c      	beq.n	80138be <etharp_find_entry+0xc2>
 80138a4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80138a8:	4989      	ldr	r1, [pc, #548]	; (8013ad0 <etharp_find_entry+0x2d4>)
 80138aa:	4613      	mov	r3, r2
 80138ac:	005b      	lsls	r3, r3, #1
 80138ae:	4413      	add	r3, r2
 80138b0:	00db      	lsls	r3, r3, #3
 80138b2:	440b      	add	r3, r1
 80138b4:	3308      	adds	r3, #8
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	687a      	ldr	r2, [r7, #4]
 80138ba:	429a      	cmp	r2, r3
 80138bc:	d102      	bne.n	80138c4 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80138be:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80138c2:	e100      	b.n	8013ac6 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80138c4:	7dfb      	ldrb	r3, [r7, #23]
 80138c6:	2b01      	cmp	r3, #1
 80138c8:	d140      	bne.n	801394c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80138ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80138ce:	4980      	ldr	r1, [pc, #512]	; (8013ad0 <etharp_find_entry+0x2d4>)
 80138d0:	4613      	mov	r3, r2
 80138d2:	005b      	lsls	r3, r3, #1
 80138d4:	4413      	add	r3, r2
 80138d6:	00db      	lsls	r3, r3, #3
 80138d8:	440b      	add	r3, r1
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d01a      	beq.n	8013916 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80138e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80138e4:	497a      	ldr	r1, [pc, #488]	; (8013ad0 <etharp_find_entry+0x2d4>)
 80138e6:	4613      	mov	r3, r2
 80138e8:	005b      	lsls	r3, r3, #1
 80138ea:	4413      	add	r3, r2
 80138ec:	00db      	lsls	r3, r3, #3
 80138ee:	440b      	add	r3, r1
 80138f0:	3312      	adds	r3, #18
 80138f2:	881b      	ldrh	r3, [r3, #0]
 80138f4:	8bba      	ldrh	r2, [r7, #28]
 80138f6:	429a      	cmp	r2, r3
 80138f8:	d845      	bhi.n	8013986 <etharp_find_entry+0x18a>
            old_queue = i;
 80138fa:	8c3b      	ldrh	r3, [r7, #32]
 80138fc:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80138fe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013902:	4973      	ldr	r1, [pc, #460]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013904:	4613      	mov	r3, r2
 8013906:	005b      	lsls	r3, r3, #1
 8013908:	4413      	add	r3, r2
 801390a:	00db      	lsls	r3, r3, #3
 801390c:	440b      	add	r3, r1
 801390e:	3312      	adds	r3, #18
 8013910:	881b      	ldrh	r3, [r3, #0]
 8013912:	83bb      	strh	r3, [r7, #28]
 8013914:	e037      	b.n	8013986 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8013916:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801391a:	496d      	ldr	r1, [pc, #436]	; (8013ad0 <etharp_find_entry+0x2d4>)
 801391c:	4613      	mov	r3, r2
 801391e:	005b      	lsls	r3, r3, #1
 8013920:	4413      	add	r3, r2
 8013922:	00db      	lsls	r3, r3, #3
 8013924:	440b      	add	r3, r1
 8013926:	3312      	adds	r3, #18
 8013928:	881b      	ldrh	r3, [r3, #0]
 801392a:	8b7a      	ldrh	r2, [r7, #26]
 801392c:	429a      	cmp	r2, r3
 801392e:	d82a      	bhi.n	8013986 <etharp_find_entry+0x18a>
            old_pending = i;
 8013930:	8c3b      	ldrh	r3, [r7, #32]
 8013932:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8013934:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013938:	4965      	ldr	r1, [pc, #404]	; (8013ad0 <etharp_find_entry+0x2d4>)
 801393a:	4613      	mov	r3, r2
 801393c:	005b      	lsls	r3, r3, #1
 801393e:	4413      	add	r3, r2
 8013940:	00db      	lsls	r3, r3, #3
 8013942:	440b      	add	r3, r1
 8013944:	3312      	adds	r3, #18
 8013946:	881b      	ldrh	r3, [r3, #0]
 8013948:	837b      	strh	r3, [r7, #26]
 801394a:	e01c      	b.n	8013986 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801394c:	7dfb      	ldrb	r3, [r7, #23]
 801394e:	2b01      	cmp	r3, #1
 8013950:	d919      	bls.n	8013986 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8013952:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013956:	495e      	ldr	r1, [pc, #376]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013958:	4613      	mov	r3, r2
 801395a:	005b      	lsls	r3, r3, #1
 801395c:	4413      	add	r3, r2
 801395e:	00db      	lsls	r3, r3, #3
 8013960:	440b      	add	r3, r1
 8013962:	3312      	adds	r3, #18
 8013964:	881b      	ldrh	r3, [r3, #0]
 8013966:	8b3a      	ldrh	r2, [r7, #24]
 8013968:	429a      	cmp	r2, r3
 801396a:	d80c      	bhi.n	8013986 <etharp_find_entry+0x18a>
            old_stable = i;
 801396c:	8c3b      	ldrh	r3, [r7, #32]
 801396e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8013970:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013974:	4956      	ldr	r1, [pc, #344]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013976:	4613      	mov	r3, r2
 8013978:	005b      	lsls	r3, r3, #1
 801397a:	4413      	add	r3, r2
 801397c:	00db      	lsls	r3, r3, #3
 801397e:	440b      	add	r3, r1
 8013980:	3312      	adds	r3, #18
 8013982:	881b      	ldrh	r3, [r3, #0]
 8013984:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013986:	8c3b      	ldrh	r3, [r7, #32]
 8013988:	3301      	adds	r3, #1
 801398a:	b29b      	uxth	r3, r3
 801398c:	843b      	strh	r3, [r7, #32]
 801398e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013992:	2b09      	cmp	r3, #9
 8013994:	f77f af4c 	ble.w	8013830 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8013998:	7afb      	ldrb	r3, [r7, #11]
 801399a:	f003 0302 	and.w	r3, r3, #2
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d108      	bne.n	80139b4 <etharp_find_entry+0x1b8>
 80139a2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80139a6:	2b0a      	cmp	r3, #10
 80139a8:	d107      	bne.n	80139ba <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80139aa:	7afb      	ldrb	r3, [r7, #11]
 80139ac:	f003 0301 	and.w	r3, r3, #1
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d102      	bne.n	80139ba <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80139b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80139b8:	e085      	b.n	8013ac6 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80139ba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80139be:	2b09      	cmp	r3, #9
 80139c0:	dc02      	bgt.n	80139c8 <etharp_find_entry+0x1cc>
    i = empty;
 80139c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80139c4:	843b      	strh	r3, [r7, #32]
 80139c6:	e039      	b.n	8013a3c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80139c8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80139cc:	2b09      	cmp	r3, #9
 80139ce:	dc14      	bgt.n	80139fa <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80139d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80139d2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80139d4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80139d8:	493d      	ldr	r1, [pc, #244]	; (8013ad0 <etharp_find_entry+0x2d4>)
 80139da:	4613      	mov	r3, r2
 80139dc:	005b      	lsls	r3, r3, #1
 80139de:	4413      	add	r3, r2
 80139e0:	00db      	lsls	r3, r3, #3
 80139e2:	440b      	add	r3, r1
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d018      	beq.n	8013a1c <etharp_find_entry+0x220>
 80139ea:	4b3a      	ldr	r3, [pc, #232]	; (8013ad4 <etharp_find_entry+0x2d8>)
 80139ec:	f240 126d 	movw	r2, #365	; 0x16d
 80139f0:	493b      	ldr	r1, [pc, #236]	; (8013ae0 <etharp_find_entry+0x2e4>)
 80139f2:	483a      	ldr	r0, [pc, #232]	; (8013adc <etharp_find_entry+0x2e0>)
 80139f4:	f002 fa3e 	bl	8015e74 <iprintf>
 80139f8:	e010      	b.n	8013a1c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80139fa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80139fe:	2b09      	cmp	r3, #9
 8013a00:	dc02      	bgt.n	8013a08 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8013a02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013a04:	843b      	strh	r3, [r7, #32]
 8013a06:	e009      	b.n	8013a1c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8013a08:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013a0c:	2b09      	cmp	r3, #9
 8013a0e:	dc02      	bgt.n	8013a16 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8013a10:	8bfb      	ldrh	r3, [r7, #30]
 8013a12:	843b      	strh	r3, [r7, #32]
 8013a14:	e002      	b.n	8013a1c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8013a16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013a1a:	e054      	b.n	8013ac6 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013a1c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013a20:	2b09      	cmp	r3, #9
 8013a22:	dd06      	ble.n	8013a32 <etharp_find_entry+0x236>
 8013a24:	4b2b      	ldr	r3, [pc, #172]	; (8013ad4 <etharp_find_entry+0x2d8>)
 8013a26:	f240 127f 	movw	r2, #383	; 0x17f
 8013a2a:	492e      	ldr	r1, [pc, #184]	; (8013ae4 <etharp_find_entry+0x2e8>)
 8013a2c:	482b      	ldr	r0, [pc, #172]	; (8013adc <etharp_find_entry+0x2e0>)
 8013a2e:	f002 fa21 	bl	8015e74 <iprintf>
    etharp_free_entry(i);
 8013a32:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013a36:	4618      	mov	r0, r3
 8013a38:	f7ff fe06 	bl	8013648 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013a3c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013a40:	2b09      	cmp	r3, #9
 8013a42:	dd06      	ble.n	8013a52 <etharp_find_entry+0x256>
 8013a44:	4b23      	ldr	r3, [pc, #140]	; (8013ad4 <etharp_find_entry+0x2d8>)
 8013a46:	f240 1283 	movw	r2, #387	; 0x183
 8013a4a:	4926      	ldr	r1, [pc, #152]	; (8013ae4 <etharp_find_entry+0x2e8>)
 8013a4c:	4823      	ldr	r0, [pc, #140]	; (8013adc <etharp_find_entry+0x2e0>)
 8013a4e:	f002 fa11 	bl	8015e74 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8013a52:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a56:	491e      	ldr	r1, [pc, #120]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013a58:	4613      	mov	r3, r2
 8013a5a:	005b      	lsls	r3, r3, #1
 8013a5c:	4413      	add	r3, r2
 8013a5e:	00db      	lsls	r3, r3, #3
 8013a60:	440b      	add	r3, r1
 8013a62:	3314      	adds	r3, #20
 8013a64:	781b      	ldrb	r3, [r3, #0]
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d006      	beq.n	8013a78 <etharp_find_entry+0x27c>
 8013a6a:	4b1a      	ldr	r3, [pc, #104]	; (8013ad4 <etharp_find_entry+0x2d8>)
 8013a6c:	f240 1285 	movw	r2, #389	; 0x185
 8013a70:	491d      	ldr	r1, [pc, #116]	; (8013ae8 <etharp_find_entry+0x2ec>)
 8013a72:	481a      	ldr	r0, [pc, #104]	; (8013adc <etharp_find_entry+0x2e0>)
 8013a74:	f002 f9fe 	bl	8015e74 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d00b      	beq.n	8013a96 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8013a7e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	6819      	ldr	r1, [r3, #0]
 8013a86:	4812      	ldr	r0, [pc, #72]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013a88:	4613      	mov	r3, r2
 8013a8a:	005b      	lsls	r3, r3, #1
 8013a8c:	4413      	add	r3, r2
 8013a8e:	00db      	lsls	r3, r3, #3
 8013a90:	4403      	add	r3, r0
 8013a92:	3304      	adds	r3, #4
 8013a94:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8013a96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a9a:	490d      	ldr	r1, [pc, #52]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013a9c:	4613      	mov	r3, r2
 8013a9e:	005b      	lsls	r3, r3, #1
 8013aa0:	4413      	add	r3, r2
 8013aa2:	00db      	lsls	r3, r3, #3
 8013aa4:	440b      	add	r3, r1
 8013aa6:	3312      	adds	r3, #18
 8013aa8:	2200      	movs	r2, #0
 8013aaa:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8013aac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013ab0:	4907      	ldr	r1, [pc, #28]	; (8013ad0 <etharp_find_entry+0x2d4>)
 8013ab2:	4613      	mov	r3, r2
 8013ab4:	005b      	lsls	r3, r3, #1
 8013ab6:	4413      	add	r3, r2
 8013ab8:	00db      	lsls	r3, r3, #3
 8013aba:	440b      	add	r3, r1
 8013abc:	3308      	adds	r3, #8
 8013abe:	687a      	ldr	r2, [r7, #4]
 8013ac0:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8013ac2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8013ac6:	4618      	mov	r0, r3
 8013ac8:	3728      	adds	r7, #40	; 0x28
 8013aca:	46bd      	mov	sp, r7
 8013acc:	bd80      	pop	{r7, pc}
 8013ace:	bf00      	nop
 8013ad0:	20004524 	.word	0x20004524
 8013ad4:	080193bc 	.word	0x080193bc
 8013ad8:	080193f4 	.word	0x080193f4
 8013adc:	08019434 	.word	0x08019434
 8013ae0:	0801945c 	.word	0x0801945c
 8013ae4:	08019474 	.word	0x08019474
 8013ae8:	08019488 	.word	0x08019488

08013aec <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8013aec:	b580      	push	{r7, lr}
 8013aee:	b088      	sub	sp, #32
 8013af0:	af02      	add	r7, sp, #8
 8013af2:	60f8      	str	r0, [r7, #12]
 8013af4:	60b9      	str	r1, [r7, #8]
 8013af6:	607a      	str	r2, [r7, #4]
 8013af8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8013b00:	2b06      	cmp	r3, #6
 8013b02:	d006      	beq.n	8013b12 <etharp_update_arp_entry+0x26>
 8013b04:	4b48      	ldr	r3, [pc, #288]	; (8013c28 <etharp_update_arp_entry+0x13c>)
 8013b06:	f240 12a9 	movw	r2, #425	; 0x1a9
 8013b0a:	4948      	ldr	r1, [pc, #288]	; (8013c2c <etharp_update_arp_entry+0x140>)
 8013b0c:	4848      	ldr	r0, [pc, #288]	; (8013c30 <etharp_update_arp_entry+0x144>)
 8013b0e:	f002 f9b1 	bl	8015e74 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8013b12:	68bb      	ldr	r3, [r7, #8]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d012      	beq.n	8013b3e <etharp_update_arp_entry+0x52>
 8013b18:	68bb      	ldr	r3, [r7, #8]
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d00e      	beq.n	8013b3e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013b20:	68bb      	ldr	r3, [r7, #8]
 8013b22:	681b      	ldr	r3, [r3, #0]
 8013b24:	68f9      	ldr	r1, [r7, #12]
 8013b26:	4618      	mov	r0, r3
 8013b28:	f001 f8fc 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 8013b2c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d105      	bne.n	8013b3e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8013b32:	68bb      	ldr	r3, [r7, #8]
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013b3a:	2be0      	cmp	r3, #224	; 0xe0
 8013b3c:	d102      	bne.n	8013b44 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013b3e:	f06f 030f 	mvn.w	r3, #15
 8013b42:	e06c      	b.n	8013c1e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8013b44:	78fb      	ldrb	r3, [r7, #3]
 8013b46:	68fa      	ldr	r2, [r7, #12]
 8013b48:	4619      	mov	r1, r3
 8013b4a:	68b8      	ldr	r0, [r7, #8]
 8013b4c:	f7ff fe56 	bl	80137fc <etharp_find_entry>
 8013b50:	4603      	mov	r3, r0
 8013b52:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8013b54:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	da02      	bge.n	8013b62 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8013b5c:	8afb      	ldrh	r3, [r7, #22]
 8013b5e:	b25b      	sxtb	r3, r3
 8013b60:	e05d      	b.n	8013c1e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8013b62:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013b66:	4933      	ldr	r1, [pc, #204]	; (8013c34 <etharp_update_arp_entry+0x148>)
 8013b68:	4613      	mov	r3, r2
 8013b6a:	005b      	lsls	r3, r3, #1
 8013b6c:	4413      	add	r3, r2
 8013b6e:	00db      	lsls	r3, r3, #3
 8013b70:	440b      	add	r3, r1
 8013b72:	3314      	adds	r3, #20
 8013b74:	2202      	movs	r2, #2
 8013b76:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8013b78:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013b7c:	492d      	ldr	r1, [pc, #180]	; (8013c34 <etharp_update_arp_entry+0x148>)
 8013b7e:	4613      	mov	r3, r2
 8013b80:	005b      	lsls	r3, r3, #1
 8013b82:	4413      	add	r3, r2
 8013b84:	00db      	lsls	r3, r3, #3
 8013b86:	440b      	add	r3, r1
 8013b88:	3308      	adds	r3, #8
 8013b8a:	68fa      	ldr	r2, [r7, #12]
 8013b8c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8013b8e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013b92:	4613      	mov	r3, r2
 8013b94:	005b      	lsls	r3, r3, #1
 8013b96:	4413      	add	r3, r2
 8013b98:	00db      	lsls	r3, r3, #3
 8013b9a:	3308      	adds	r3, #8
 8013b9c:	4a25      	ldr	r2, [pc, #148]	; (8013c34 <etharp_update_arp_entry+0x148>)
 8013b9e:	4413      	add	r3, r2
 8013ba0:	3304      	adds	r3, #4
 8013ba2:	2206      	movs	r2, #6
 8013ba4:	6879      	ldr	r1, [r7, #4]
 8013ba6:	4618      	mov	r0, r3
 8013ba8:	f002 f951 	bl	8015e4e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8013bac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013bb0:	4920      	ldr	r1, [pc, #128]	; (8013c34 <etharp_update_arp_entry+0x148>)
 8013bb2:	4613      	mov	r3, r2
 8013bb4:	005b      	lsls	r3, r3, #1
 8013bb6:	4413      	add	r3, r2
 8013bb8:	00db      	lsls	r3, r3, #3
 8013bba:	440b      	add	r3, r1
 8013bbc:	3312      	adds	r3, #18
 8013bbe:	2200      	movs	r2, #0
 8013bc0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013bc2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013bc6:	491b      	ldr	r1, [pc, #108]	; (8013c34 <etharp_update_arp_entry+0x148>)
 8013bc8:	4613      	mov	r3, r2
 8013bca:	005b      	lsls	r3, r3, #1
 8013bcc:	4413      	add	r3, r2
 8013bce:	00db      	lsls	r3, r3, #3
 8013bd0:	440b      	add	r3, r1
 8013bd2:	681b      	ldr	r3, [r3, #0]
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d021      	beq.n	8013c1c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8013bd8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013bdc:	4915      	ldr	r1, [pc, #84]	; (8013c34 <etharp_update_arp_entry+0x148>)
 8013bde:	4613      	mov	r3, r2
 8013be0:	005b      	lsls	r3, r3, #1
 8013be2:	4413      	add	r3, r2
 8013be4:	00db      	lsls	r3, r3, #3
 8013be6:	440b      	add	r3, r1
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8013bec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013bf0:	4910      	ldr	r1, [pc, #64]	; (8013c34 <etharp_update_arp_entry+0x148>)
 8013bf2:	4613      	mov	r3, r2
 8013bf4:	005b      	lsls	r3, r3, #1
 8013bf6:	4413      	add	r3, r2
 8013bf8:	00db      	lsls	r3, r3, #3
 8013bfa:	440b      	add	r3, r1
 8013bfc:	2200      	movs	r2, #0
 8013bfe:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8013c06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013c0a:	9300      	str	r3, [sp, #0]
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	6939      	ldr	r1, [r7, #16]
 8013c10:	68f8      	ldr	r0, [r7, #12]
 8013c12:	f001 ff8b 	bl	8015b2c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8013c16:	6938      	ldr	r0, [r7, #16]
 8013c18:	f7f8 fee6 	bl	800c9e8 <pbuf_free>
  }
  return ERR_OK;
 8013c1c:	2300      	movs	r3, #0
}
 8013c1e:	4618      	mov	r0, r3
 8013c20:	3718      	adds	r7, #24
 8013c22:	46bd      	mov	sp, r7
 8013c24:	bd80      	pop	{r7, pc}
 8013c26:	bf00      	nop
 8013c28:	080193bc 	.word	0x080193bc
 8013c2c:	080194b4 	.word	0x080194b4
 8013c30:	08019434 	.word	0x08019434
 8013c34:	20004524 	.word	0x20004524

08013c38 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8013c38:	b580      	push	{r7, lr}
 8013c3a:	b084      	sub	sp, #16
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013c40:	2300      	movs	r3, #0
 8013c42:	60fb      	str	r3, [r7, #12]
 8013c44:	e01e      	b.n	8013c84 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8013c46:	4913      	ldr	r1, [pc, #76]	; (8013c94 <etharp_cleanup_netif+0x5c>)
 8013c48:	68fa      	ldr	r2, [r7, #12]
 8013c4a:	4613      	mov	r3, r2
 8013c4c:	005b      	lsls	r3, r3, #1
 8013c4e:	4413      	add	r3, r2
 8013c50:	00db      	lsls	r3, r3, #3
 8013c52:	440b      	add	r3, r1
 8013c54:	3314      	adds	r3, #20
 8013c56:	781b      	ldrb	r3, [r3, #0]
 8013c58:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8013c5a:	7afb      	ldrb	r3, [r7, #11]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d00e      	beq.n	8013c7e <etharp_cleanup_netif+0x46>
 8013c60:	490c      	ldr	r1, [pc, #48]	; (8013c94 <etharp_cleanup_netif+0x5c>)
 8013c62:	68fa      	ldr	r2, [r7, #12]
 8013c64:	4613      	mov	r3, r2
 8013c66:	005b      	lsls	r3, r3, #1
 8013c68:	4413      	add	r3, r2
 8013c6a:	00db      	lsls	r3, r3, #3
 8013c6c:	440b      	add	r3, r1
 8013c6e:	3308      	adds	r3, #8
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	687a      	ldr	r2, [r7, #4]
 8013c74:	429a      	cmp	r2, r3
 8013c76:	d102      	bne.n	8013c7e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8013c78:	68f8      	ldr	r0, [r7, #12]
 8013c7a:	f7ff fce5 	bl	8013648 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	3301      	adds	r3, #1
 8013c82:	60fb      	str	r3, [r7, #12]
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	2b09      	cmp	r3, #9
 8013c88:	dddd      	ble.n	8013c46 <etharp_cleanup_netif+0xe>
    }
  }
}
 8013c8a:	bf00      	nop
 8013c8c:	3710      	adds	r7, #16
 8013c8e:	46bd      	mov	sp, r7
 8013c90:	bd80      	pop	{r7, pc}
 8013c92:	bf00      	nop
 8013c94:	20004524 	.word	0x20004524

08013c98 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8013c98:	b5b0      	push	{r4, r5, r7, lr}
 8013c9a:	b08a      	sub	sp, #40	; 0x28
 8013c9c:	af04      	add	r7, sp, #16
 8013c9e:	6078      	str	r0, [r7, #4]
 8013ca0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013ca2:	683b      	ldr	r3, [r7, #0]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d107      	bne.n	8013cb8 <etharp_input+0x20>
 8013ca8:	4b3d      	ldr	r3, [pc, #244]	; (8013da0 <etharp_input+0x108>)
 8013caa:	f240 228a 	movw	r2, #650	; 0x28a
 8013cae:	493d      	ldr	r1, [pc, #244]	; (8013da4 <etharp_input+0x10c>)
 8013cb0:	483d      	ldr	r0, [pc, #244]	; (8013da8 <etharp_input+0x110>)
 8013cb2:	f002 f8df 	bl	8015e74 <iprintf>
 8013cb6:	e06f      	b.n	8013d98 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	685b      	ldr	r3, [r3, #4]
 8013cbc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013cbe:	693b      	ldr	r3, [r7, #16]
 8013cc0:	881b      	ldrh	r3, [r3, #0]
 8013cc2:	b29b      	uxth	r3, r3
 8013cc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013cc8:	d10c      	bne.n	8013ce4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013cca:	693b      	ldr	r3, [r7, #16]
 8013ccc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013cce:	2b06      	cmp	r3, #6
 8013cd0:	d108      	bne.n	8013ce4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013cd2:	693b      	ldr	r3, [r7, #16]
 8013cd4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013cd6:	2b04      	cmp	r3, #4
 8013cd8:	d104      	bne.n	8013ce4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8013cda:	693b      	ldr	r3, [r7, #16]
 8013cdc:	885b      	ldrh	r3, [r3, #2]
 8013cde:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013ce0:	2b08      	cmp	r3, #8
 8013ce2:	d003      	beq.n	8013cec <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8013ce4:	6878      	ldr	r0, [r7, #4]
 8013ce6:	f7f8 fe7f 	bl	800c9e8 <pbuf_free>
    return;
 8013cea:	e055      	b.n	8013d98 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8013cec:	693b      	ldr	r3, [r7, #16]
 8013cee:	330e      	adds	r3, #14
 8013cf0:	681b      	ldr	r3, [r3, #0]
 8013cf2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8013cf4:	693b      	ldr	r3, [r7, #16]
 8013cf6:	3318      	adds	r3, #24
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013cfc:	683b      	ldr	r3, [r7, #0]
 8013cfe:	3304      	adds	r3, #4
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d102      	bne.n	8013d0c <etharp_input+0x74>
    for_us = 0;
 8013d06:	2300      	movs	r3, #0
 8013d08:	75fb      	strb	r3, [r7, #23]
 8013d0a:	e009      	b.n	8013d20 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8013d0c:	68ba      	ldr	r2, [r7, #8]
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	3304      	adds	r3, #4
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	429a      	cmp	r2, r3
 8013d16:	bf0c      	ite	eq
 8013d18:	2301      	moveq	r3, #1
 8013d1a:	2300      	movne	r3, #0
 8013d1c:	b2db      	uxtb	r3, r3
 8013d1e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8013d20:	693b      	ldr	r3, [r7, #16]
 8013d22:	f103 0208 	add.w	r2, r3, #8
 8013d26:	7dfb      	ldrb	r3, [r7, #23]
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d001      	beq.n	8013d30 <etharp_input+0x98>
 8013d2c:	2301      	movs	r3, #1
 8013d2e:	e000      	b.n	8013d32 <etharp_input+0x9a>
 8013d30:	2302      	movs	r3, #2
 8013d32:	f107 010c 	add.w	r1, r7, #12
 8013d36:	6838      	ldr	r0, [r7, #0]
 8013d38:	f7ff fed8 	bl	8013aec <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8013d3c:	693b      	ldr	r3, [r7, #16]
 8013d3e:	88db      	ldrh	r3, [r3, #6]
 8013d40:	b29b      	uxth	r3, r3
 8013d42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013d46:	d003      	beq.n	8013d50 <etharp_input+0xb8>
 8013d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013d4c:	d01e      	beq.n	8013d8c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013d4e:	e020      	b.n	8013d92 <etharp_input+0xfa>
      if (for_us) {
 8013d50:	7dfb      	ldrb	r3, [r7, #23]
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d01c      	beq.n	8013d90 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8013d56:	683b      	ldr	r3, [r7, #0]
 8013d58:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8013d5c:	693b      	ldr	r3, [r7, #16]
 8013d5e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8013d62:	683b      	ldr	r3, [r7, #0]
 8013d64:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8013d68:	683b      	ldr	r3, [r7, #0]
 8013d6a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013d6c:	693a      	ldr	r2, [r7, #16]
 8013d6e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8013d70:	2102      	movs	r1, #2
 8013d72:	9103      	str	r1, [sp, #12]
 8013d74:	f107 010c 	add.w	r1, r7, #12
 8013d78:	9102      	str	r1, [sp, #8]
 8013d7a:	9201      	str	r2, [sp, #4]
 8013d7c:	9300      	str	r3, [sp, #0]
 8013d7e:	462b      	mov	r3, r5
 8013d80:	4622      	mov	r2, r4
 8013d82:	4601      	mov	r1, r0
 8013d84:	6838      	ldr	r0, [r7, #0]
 8013d86:	f000 faeb 	bl	8014360 <etharp_raw>
      break;
 8013d8a:	e001      	b.n	8013d90 <etharp_input+0xf8>
      break;
 8013d8c:	bf00      	nop
 8013d8e:	e000      	b.n	8013d92 <etharp_input+0xfa>
      break;
 8013d90:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8013d92:	6878      	ldr	r0, [r7, #4]
 8013d94:	f7f8 fe28 	bl	800c9e8 <pbuf_free>
}
 8013d98:	3718      	adds	r7, #24
 8013d9a:	46bd      	mov	sp, r7
 8013d9c:	bdb0      	pop	{r4, r5, r7, pc}
 8013d9e:	bf00      	nop
 8013da0:	080193bc 	.word	0x080193bc
 8013da4:	0801950c 	.word	0x0801950c
 8013da8:	08019434 	.word	0x08019434

08013dac <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8013dac:	b580      	push	{r7, lr}
 8013dae:	b086      	sub	sp, #24
 8013db0:	af02      	add	r7, sp, #8
 8013db2:	60f8      	str	r0, [r7, #12]
 8013db4:	60b9      	str	r1, [r7, #8]
 8013db6:	4613      	mov	r3, r2
 8013db8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8013dba:	79fa      	ldrb	r2, [r7, #7]
 8013dbc:	4944      	ldr	r1, [pc, #272]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013dbe:	4613      	mov	r3, r2
 8013dc0:	005b      	lsls	r3, r3, #1
 8013dc2:	4413      	add	r3, r2
 8013dc4:	00db      	lsls	r3, r3, #3
 8013dc6:	440b      	add	r3, r1
 8013dc8:	3314      	adds	r3, #20
 8013dca:	781b      	ldrb	r3, [r3, #0]
 8013dcc:	2b01      	cmp	r3, #1
 8013dce:	d806      	bhi.n	8013dde <etharp_output_to_arp_index+0x32>
 8013dd0:	4b40      	ldr	r3, [pc, #256]	; (8013ed4 <etharp_output_to_arp_index+0x128>)
 8013dd2:	f240 22ef 	movw	r2, #751	; 0x2ef
 8013dd6:	4940      	ldr	r1, [pc, #256]	; (8013ed8 <etharp_output_to_arp_index+0x12c>)
 8013dd8:	4840      	ldr	r0, [pc, #256]	; (8013edc <etharp_output_to_arp_index+0x130>)
 8013dda:	f002 f84b 	bl	8015e74 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8013dde:	79fa      	ldrb	r2, [r7, #7]
 8013de0:	493b      	ldr	r1, [pc, #236]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013de2:	4613      	mov	r3, r2
 8013de4:	005b      	lsls	r3, r3, #1
 8013de6:	4413      	add	r3, r2
 8013de8:	00db      	lsls	r3, r3, #3
 8013dea:	440b      	add	r3, r1
 8013dec:	3314      	adds	r3, #20
 8013dee:	781b      	ldrb	r3, [r3, #0]
 8013df0:	2b02      	cmp	r3, #2
 8013df2:	d153      	bne.n	8013e9c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8013df4:	79fa      	ldrb	r2, [r7, #7]
 8013df6:	4936      	ldr	r1, [pc, #216]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013df8:	4613      	mov	r3, r2
 8013dfa:	005b      	lsls	r3, r3, #1
 8013dfc:	4413      	add	r3, r2
 8013dfe:	00db      	lsls	r3, r3, #3
 8013e00:	440b      	add	r3, r1
 8013e02:	3312      	adds	r3, #18
 8013e04:	881b      	ldrh	r3, [r3, #0]
 8013e06:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8013e0a:	d919      	bls.n	8013e40 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8013e0c:	79fa      	ldrb	r2, [r7, #7]
 8013e0e:	4613      	mov	r3, r2
 8013e10:	005b      	lsls	r3, r3, #1
 8013e12:	4413      	add	r3, r2
 8013e14:	00db      	lsls	r3, r3, #3
 8013e16:	4a2e      	ldr	r2, [pc, #184]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013e18:	4413      	add	r3, r2
 8013e1a:	3304      	adds	r3, #4
 8013e1c:	4619      	mov	r1, r3
 8013e1e:	68f8      	ldr	r0, [r7, #12]
 8013e20:	f000 fb4c 	bl	80144bc <etharp_request>
 8013e24:	4603      	mov	r3, r0
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d138      	bne.n	8013e9c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013e2a:	79fa      	ldrb	r2, [r7, #7]
 8013e2c:	4928      	ldr	r1, [pc, #160]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013e2e:	4613      	mov	r3, r2
 8013e30:	005b      	lsls	r3, r3, #1
 8013e32:	4413      	add	r3, r2
 8013e34:	00db      	lsls	r3, r3, #3
 8013e36:	440b      	add	r3, r1
 8013e38:	3314      	adds	r3, #20
 8013e3a:	2203      	movs	r2, #3
 8013e3c:	701a      	strb	r2, [r3, #0]
 8013e3e:	e02d      	b.n	8013e9c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8013e40:	79fa      	ldrb	r2, [r7, #7]
 8013e42:	4923      	ldr	r1, [pc, #140]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013e44:	4613      	mov	r3, r2
 8013e46:	005b      	lsls	r3, r3, #1
 8013e48:	4413      	add	r3, r2
 8013e4a:	00db      	lsls	r3, r3, #3
 8013e4c:	440b      	add	r3, r1
 8013e4e:	3312      	adds	r3, #18
 8013e50:	881b      	ldrh	r3, [r3, #0]
 8013e52:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8013e56:	d321      	bcc.n	8013e9c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8013e58:	79fa      	ldrb	r2, [r7, #7]
 8013e5a:	4613      	mov	r3, r2
 8013e5c:	005b      	lsls	r3, r3, #1
 8013e5e:	4413      	add	r3, r2
 8013e60:	00db      	lsls	r3, r3, #3
 8013e62:	4a1b      	ldr	r2, [pc, #108]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013e64:	4413      	add	r3, r2
 8013e66:	1d19      	adds	r1, r3, #4
 8013e68:	79fa      	ldrb	r2, [r7, #7]
 8013e6a:	4613      	mov	r3, r2
 8013e6c:	005b      	lsls	r3, r3, #1
 8013e6e:	4413      	add	r3, r2
 8013e70:	00db      	lsls	r3, r3, #3
 8013e72:	3308      	adds	r3, #8
 8013e74:	4a16      	ldr	r2, [pc, #88]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013e76:	4413      	add	r3, r2
 8013e78:	3304      	adds	r3, #4
 8013e7a:	461a      	mov	r2, r3
 8013e7c:	68f8      	ldr	r0, [r7, #12]
 8013e7e:	f000 fafb 	bl	8014478 <etharp_request_dst>
 8013e82:	4603      	mov	r3, r0
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d109      	bne.n	8013e9c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013e88:	79fa      	ldrb	r2, [r7, #7]
 8013e8a:	4911      	ldr	r1, [pc, #68]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013e8c:	4613      	mov	r3, r2
 8013e8e:	005b      	lsls	r3, r3, #1
 8013e90:	4413      	add	r3, r2
 8013e92:	00db      	lsls	r3, r3, #3
 8013e94:	440b      	add	r3, r1
 8013e96:	3314      	adds	r3, #20
 8013e98:	2203      	movs	r2, #3
 8013e9a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8013e9c:	68fb      	ldr	r3, [r7, #12]
 8013e9e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8013ea2:	79fa      	ldrb	r2, [r7, #7]
 8013ea4:	4613      	mov	r3, r2
 8013ea6:	005b      	lsls	r3, r3, #1
 8013ea8:	4413      	add	r3, r2
 8013eaa:	00db      	lsls	r3, r3, #3
 8013eac:	3308      	adds	r3, #8
 8013eae:	4a08      	ldr	r2, [pc, #32]	; (8013ed0 <etharp_output_to_arp_index+0x124>)
 8013eb0:	4413      	add	r3, r2
 8013eb2:	1d1a      	adds	r2, r3, #4
 8013eb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013eb8:	9300      	str	r3, [sp, #0]
 8013eba:	4613      	mov	r3, r2
 8013ebc:	460a      	mov	r2, r1
 8013ebe:	68b9      	ldr	r1, [r7, #8]
 8013ec0:	68f8      	ldr	r0, [r7, #12]
 8013ec2:	f001 fe33 	bl	8015b2c <ethernet_output>
 8013ec6:	4603      	mov	r3, r0
}
 8013ec8:	4618      	mov	r0, r3
 8013eca:	3710      	adds	r7, #16
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bd80      	pop	{r7, pc}
 8013ed0:	20004524 	.word	0x20004524
 8013ed4:	080193bc 	.word	0x080193bc
 8013ed8:	0801952c 	.word	0x0801952c
 8013edc:	08019434 	.word	0x08019434

08013ee0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8013ee0:	b580      	push	{r7, lr}
 8013ee2:	b08a      	sub	sp, #40	; 0x28
 8013ee4:	af02      	add	r7, sp, #8
 8013ee6:	60f8      	str	r0, [r7, #12]
 8013ee8:	60b9      	str	r1, [r7, #8]
 8013eea:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013ef0:	68fb      	ldr	r3, [r7, #12]
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d106      	bne.n	8013f04 <etharp_output+0x24>
 8013ef6:	4b73      	ldr	r3, [pc, #460]	; (80140c4 <etharp_output+0x1e4>)
 8013ef8:	f240 321e 	movw	r2, #798	; 0x31e
 8013efc:	4972      	ldr	r1, [pc, #456]	; (80140c8 <etharp_output+0x1e8>)
 8013efe:	4873      	ldr	r0, [pc, #460]	; (80140cc <etharp_output+0x1ec>)
 8013f00:	f001 ffb8 	bl	8015e74 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8013f04:	68bb      	ldr	r3, [r7, #8]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d106      	bne.n	8013f18 <etharp_output+0x38>
 8013f0a:	4b6e      	ldr	r3, [pc, #440]	; (80140c4 <etharp_output+0x1e4>)
 8013f0c:	f240 321f 	movw	r2, #799	; 0x31f
 8013f10:	496f      	ldr	r1, [pc, #444]	; (80140d0 <etharp_output+0x1f0>)
 8013f12:	486e      	ldr	r0, [pc, #440]	; (80140cc <etharp_output+0x1ec>)
 8013f14:	f001 ffae 	bl	8015e74 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d106      	bne.n	8013f2c <etharp_output+0x4c>
 8013f1e:	4b69      	ldr	r3, [pc, #420]	; (80140c4 <etharp_output+0x1e4>)
 8013f20:	f44f 7248 	mov.w	r2, #800	; 0x320
 8013f24:	496b      	ldr	r1, [pc, #428]	; (80140d4 <etharp_output+0x1f4>)
 8013f26:	4869      	ldr	r0, [pc, #420]	; (80140cc <etharp_output+0x1ec>)
 8013f28:	f001 ffa4 	bl	8015e74 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	68f9      	ldr	r1, [r7, #12]
 8013f32:	4618      	mov	r0, r3
 8013f34:	f000 fef6 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d002      	beq.n	8013f44 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8013f3e:	4b66      	ldr	r3, [pc, #408]	; (80140d8 <etharp_output+0x1f8>)
 8013f40:	61fb      	str	r3, [r7, #28]
 8013f42:	e0af      	b.n	80140a4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	681b      	ldr	r3, [r3, #0]
 8013f48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013f4c:	2be0      	cmp	r3, #224	; 0xe0
 8013f4e:	d118      	bne.n	8013f82 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8013f50:	2301      	movs	r3, #1
 8013f52:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8013f54:	2300      	movs	r3, #0
 8013f56:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8013f58:	235e      	movs	r3, #94	; 0x5e
 8013f5a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	3301      	adds	r3, #1
 8013f60:	781b      	ldrb	r3, [r3, #0]
 8013f62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013f66:	b2db      	uxtb	r3, r3
 8013f68:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	3302      	adds	r3, #2
 8013f6e:	781b      	ldrb	r3, [r3, #0]
 8013f70:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	3303      	adds	r3, #3
 8013f76:	781b      	ldrb	r3, [r3, #0]
 8013f78:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8013f7a:	f107 0310 	add.w	r3, r7, #16
 8013f7e:	61fb      	str	r3, [r7, #28]
 8013f80:	e090      	b.n	80140a4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	681a      	ldr	r2, [r3, #0]
 8013f86:	68fb      	ldr	r3, [r7, #12]
 8013f88:	3304      	adds	r3, #4
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	405a      	eors	r2, r3
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	3308      	adds	r3, #8
 8013f92:	681b      	ldr	r3, [r3, #0]
 8013f94:	4013      	ands	r3, r2
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d012      	beq.n	8013fc0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013fa0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8013fa4:	4293      	cmp	r3, r2
 8013fa6:	d00b      	beq.n	8013fc0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	330c      	adds	r3, #12
 8013fac:	681b      	ldr	r3, [r3, #0]
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d003      	beq.n	8013fba <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	330c      	adds	r3, #12
 8013fb6:	61bb      	str	r3, [r7, #24]
 8013fb8:	e002      	b.n	8013fc0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8013fba:	f06f 0303 	mvn.w	r3, #3
 8013fbe:	e07d      	b.n	80140bc <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013fc0:	4b46      	ldr	r3, [pc, #280]	; (80140dc <etharp_output+0x1fc>)
 8013fc2:	781b      	ldrb	r3, [r3, #0]
 8013fc4:	4619      	mov	r1, r3
 8013fc6:	4a46      	ldr	r2, [pc, #280]	; (80140e0 <etharp_output+0x200>)
 8013fc8:	460b      	mov	r3, r1
 8013fca:	005b      	lsls	r3, r3, #1
 8013fcc:	440b      	add	r3, r1
 8013fce:	00db      	lsls	r3, r3, #3
 8013fd0:	4413      	add	r3, r2
 8013fd2:	3314      	adds	r3, #20
 8013fd4:	781b      	ldrb	r3, [r3, #0]
 8013fd6:	2b01      	cmp	r3, #1
 8013fd8:	d925      	bls.n	8014026 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8013fda:	4b40      	ldr	r3, [pc, #256]	; (80140dc <etharp_output+0x1fc>)
 8013fdc:	781b      	ldrb	r3, [r3, #0]
 8013fde:	4619      	mov	r1, r3
 8013fe0:	4a3f      	ldr	r2, [pc, #252]	; (80140e0 <etharp_output+0x200>)
 8013fe2:	460b      	mov	r3, r1
 8013fe4:	005b      	lsls	r3, r3, #1
 8013fe6:	440b      	add	r3, r1
 8013fe8:	00db      	lsls	r3, r3, #3
 8013fea:	4413      	add	r3, r2
 8013fec:	3308      	adds	r3, #8
 8013fee:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013ff0:	68fa      	ldr	r2, [r7, #12]
 8013ff2:	429a      	cmp	r2, r3
 8013ff4:	d117      	bne.n	8014026 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8013ff6:	69bb      	ldr	r3, [r7, #24]
 8013ff8:	681a      	ldr	r2, [r3, #0]
 8013ffa:	4b38      	ldr	r3, [pc, #224]	; (80140dc <etharp_output+0x1fc>)
 8013ffc:	781b      	ldrb	r3, [r3, #0]
 8013ffe:	4618      	mov	r0, r3
 8014000:	4937      	ldr	r1, [pc, #220]	; (80140e0 <etharp_output+0x200>)
 8014002:	4603      	mov	r3, r0
 8014004:	005b      	lsls	r3, r3, #1
 8014006:	4403      	add	r3, r0
 8014008:	00db      	lsls	r3, r3, #3
 801400a:	440b      	add	r3, r1
 801400c:	3304      	adds	r3, #4
 801400e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014010:	429a      	cmp	r2, r3
 8014012:	d108      	bne.n	8014026 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8014014:	4b31      	ldr	r3, [pc, #196]	; (80140dc <etharp_output+0x1fc>)
 8014016:	781b      	ldrb	r3, [r3, #0]
 8014018:	461a      	mov	r2, r3
 801401a:	68b9      	ldr	r1, [r7, #8]
 801401c:	68f8      	ldr	r0, [r7, #12]
 801401e:	f7ff fec5 	bl	8013dac <etharp_output_to_arp_index>
 8014022:	4603      	mov	r3, r0
 8014024:	e04a      	b.n	80140bc <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014026:	2300      	movs	r3, #0
 8014028:	75fb      	strb	r3, [r7, #23]
 801402a:	e031      	b.n	8014090 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801402c:	7dfa      	ldrb	r2, [r7, #23]
 801402e:	492c      	ldr	r1, [pc, #176]	; (80140e0 <etharp_output+0x200>)
 8014030:	4613      	mov	r3, r2
 8014032:	005b      	lsls	r3, r3, #1
 8014034:	4413      	add	r3, r2
 8014036:	00db      	lsls	r3, r3, #3
 8014038:	440b      	add	r3, r1
 801403a:	3314      	adds	r3, #20
 801403c:	781b      	ldrb	r3, [r3, #0]
 801403e:	2b01      	cmp	r3, #1
 8014040:	d923      	bls.n	801408a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8014042:	7dfa      	ldrb	r2, [r7, #23]
 8014044:	4926      	ldr	r1, [pc, #152]	; (80140e0 <etharp_output+0x200>)
 8014046:	4613      	mov	r3, r2
 8014048:	005b      	lsls	r3, r3, #1
 801404a:	4413      	add	r3, r2
 801404c:	00db      	lsls	r3, r3, #3
 801404e:	440b      	add	r3, r1
 8014050:	3308      	adds	r3, #8
 8014052:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014054:	68fa      	ldr	r2, [r7, #12]
 8014056:	429a      	cmp	r2, r3
 8014058:	d117      	bne.n	801408a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801405a:	69bb      	ldr	r3, [r7, #24]
 801405c:	6819      	ldr	r1, [r3, #0]
 801405e:	7dfa      	ldrb	r2, [r7, #23]
 8014060:	481f      	ldr	r0, [pc, #124]	; (80140e0 <etharp_output+0x200>)
 8014062:	4613      	mov	r3, r2
 8014064:	005b      	lsls	r3, r3, #1
 8014066:	4413      	add	r3, r2
 8014068:	00db      	lsls	r3, r3, #3
 801406a:	4403      	add	r3, r0
 801406c:	3304      	adds	r3, #4
 801406e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8014070:	4299      	cmp	r1, r3
 8014072:	d10a      	bne.n	801408a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8014074:	4a19      	ldr	r2, [pc, #100]	; (80140dc <etharp_output+0x1fc>)
 8014076:	7dfb      	ldrb	r3, [r7, #23]
 8014078:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801407a:	7dfb      	ldrb	r3, [r7, #23]
 801407c:	461a      	mov	r2, r3
 801407e:	68b9      	ldr	r1, [r7, #8]
 8014080:	68f8      	ldr	r0, [r7, #12]
 8014082:	f7ff fe93 	bl	8013dac <etharp_output_to_arp_index>
 8014086:	4603      	mov	r3, r0
 8014088:	e018      	b.n	80140bc <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801408a:	7dfb      	ldrb	r3, [r7, #23]
 801408c:	3301      	adds	r3, #1
 801408e:	75fb      	strb	r3, [r7, #23]
 8014090:	7dfb      	ldrb	r3, [r7, #23]
 8014092:	2b09      	cmp	r3, #9
 8014094:	d9ca      	bls.n	801402c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8014096:	68ba      	ldr	r2, [r7, #8]
 8014098:	69b9      	ldr	r1, [r7, #24]
 801409a:	68f8      	ldr	r0, [r7, #12]
 801409c:	f000 f822 	bl	80140e4 <etharp_query>
 80140a0:	4603      	mov	r3, r0
 80140a2:	e00b      	b.n	80140bc <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	f103 0226 	add.w	r2, r3, #38	; 0x26
 80140aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80140ae:	9300      	str	r3, [sp, #0]
 80140b0:	69fb      	ldr	r3, [r7, #28]
 80140b2:	68b9      	ldr	r1, [r7, #8]
 80140b4:	68f8      	ldr	r0, [r7, #12]
 80140b6:	f001 fd39 	bl	8015b2c <ethernet_output>
 80140ba:	4603      	mov	r3, r0
}
 80140bc:	4618      	mov	r0, r3
 80140be:	3720      	adds	r7, #32
 80140c0:	46bd      	mov	sp, r7
 80140c2:	bd80      	pop	{r7, pc}
 80140c4:	080193bc 	.word	0x080193bc
 80140c8:	0801950c 	.word	0x0801950c
 80140cc:	08019434 	.word	0x08019434
 80140d0:	0801955c 	.word	0x0801955c
 80140d4:	080194fc 	.word	0x080194fc
 80140d8:	0802a6f4 	.word	0x0802a6f4
 80140dc:	20004614 	.word	0x20004614
 80140e0:	20004524 	.word	0x20004524

080140e4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80140e4:	b580      	push	{r7, lr}
 80140e6:	b08c      	sub	sp, #48	; 0x30
 80140e8:	af02      	add	r7, sp, #8
 80140ea:	60f8      	str	r0, [r7, #12]
 80140ec:	60b9      	str	r1, [r7, #8]
 80140ee:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	3326      	adds	r3, #38	; 0x26
 80140f4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80140f6:	23ff      	movs	r3, #255	; 0xff
 80140f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 80140fc:	2300      	movs	r3, #0
 80140fe:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014100:	68bb      	ldr	r3, [r7, #8]
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	68f9      	ldr	r1, [r7, #12]
 8014106:	4618      	mov	r0, r3
 8014108:	f000 fe0c 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 801410c:	4603      	mov	r3, r0
 801410e:	2b00      	cmp	r3, #0
 8014110:	d10c      	bne.n	801412c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014112:	68bb      	ldr	r3, [r7, #8]
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801411a:	2be0      	cmp	r3, #224	; 0xe0
 801411c:	d006      	beq.n	801412c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801411e:	68bb      	ldr	r3, [r7, #8]
 8014120:	2b00      	cmp	r3, #0
 8014122:	d003      	beq.n	801412c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8014124:	68bb      	ldr	r3, [r7, #8]
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d102      	bne.n	8014132 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801412c:	f06f 030f 	mvn.w	r3, #15
 8014130:	e102      	b.n	8014338 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8014132:	68fa      	ldr	r2, [r7, #12]
 8014134:	2101      	movs	r1, #1
 8014136:	68b8      	ldr	r0, [r7, #8]
 8014138:	f7ff fb60 	bl	80137fc <etharp_find_entry>
 801413c:	4603      	mov	r3, r0
 801413e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8014140:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014144:	2b00      	cmp	r3, #0
 8014146:	da02      	bge.n	801414e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8014148:	8a7b      	ldrh	r3, [r7, #18]
 801414a:	b25b      	sxtb	r3, r3
 801414c:	e0f4      	b.n	8014338 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801414e:	8a7b      	ldrh	r3, [r7, #18]
 8014150:	2b7e      	cmp	r3, #126	; 0x7e
 8014152:	d906      	bls.n	8014162 <etharp_query+0x7e>
 8014154:	4b7a      	ldr	r3, [pc, #488]	; (8014340 <etharp_query+0x25c>)
 8014156:	f240 32c1 	movw	r2, #961	; 0x3c1
 801415a:	497a      	ldr	r1, [pc, #488]	; (8014344 <etharp_query+0x260>)
 801415c:	487a      	ldr	r0, [pc, #488]	; (8014348 <etharp_query+0x264>)
 801415e:	f001 fe89 	bl	8015e74 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8014162:	8a7b      	ldrh	r3, [r7, #18]
 8014164:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8014166:	7c7a      	ldrb	r2, [r7, #17]
 8014168:	4978      	ldr	r1, [pc, #480]	; (801434c <etharp_query+0x268>)
 801416a:	4613      	mov	r3, r2
 801416c:	005b      	lsls	r3, r3, #1
 801416e:	4413      	add	r3, r2
 8014170:	00db      	lsls	r3, r3, #3
 8014172:	440b      	add	r3, r1
 8014174:	3314      	adds	r3, #20
 8014176:	781b      	ldrb	r3, [r3, #0]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d115      	bne.n	80141a8 <etharp_query+0xc4>
    is_new_entry = 1;
 801417c:	2301      	movs	r3, #1
 801417e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8014180:	7c7a      	ldrb	r2, [r7, #17]
 8014182:	4972      	ldr	r1, [pc, #456]	; (801434c <etharp_query+0x268>)
 8014184:	4613      	mov	r3, r2
 8014186:	005b      	lsls	r3, r3, #1
 8014188:	4413      	add	r3, r2
 801418a:	00db      	lsls	r3, r3, #3
 801418c:	440b      	add	r3, r1
 801418e:	3314      	adds	r3, #20
 8014190:	2201      	movs	r2, #1
 8014192:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8014194:	7c7a      	ldrb	r2, [r7, #17]
 8014196:	496d      	ldr	r1, [pc, #436]	; (801434c <etharp_query+0x268>)
 8014198:	4613      	mov	r3, r2
 801419a:	005b      	lsls	r3, r3, #1
 801419c:	4413      	add	r3, r2
 801419e:	00db      	lsls	r3, r3, #3
 80141a0:	440b      	add	r3, r1
 80141a2:	3308      	adds	r3, #8
 80141a4:	68fa      	ldr	r2, [r7, #12]
 80141a6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80141a8:	7c7a      	ldrb	r2, [r7, #17]
 80141aa:	4968      	ldr	r1, [pc, #416]	; (801434c <etharp_query+0x268>)
 80141ac:	4613      	mov	r3, r2
 80141ae:	005b      	lsls	r3, r3, #1
 80141b0:	4413      	add	r3, r2
 80141b2:	00db      	lsls	r3, r3, #3
 80141b4:	440b      	add	r3, r1
 80141b6:	3314      	adds	r3, #20
 80141b8:	781b      	ldrb	r3, [r3, #0]
 80141ba:	2b01      	cmp	r3, #1
 80141bc:	d011      	beq.n	80141e2 <etharp_query+0xfe>
 80141be:	7c7a      	ldrb	r2, [r7, #17]
 80141c0:	4962      	ldr	r1, [pc, #392]	; (801434c <etharp_query+0x268>)
 80141c2:	4613      	mov	r3, r2
 80141c4:	005b      	lsls	r3, r3, #1
 80141c6:	4413      	add	r3, r2
 80141c8:	00db      	lsls	r3, r3, #3
 80141ca:	440b      	add	r3, r1
 80141cc:	3314      	adds	r3, #20
 80141ce:	781b      	ldrb	r3, [r3, #0]
 80141d0:	2b01      	cmp	r3, #1
 80141d2:	d806      	bhi.n	80141e2 <etharp_query+0xfe>
 80141d4:	4b5a      	ldr	r3, [pc, #360]	; (8014340 <etharp_query+0x25c>)
 80141d6:	f240 32cf 	movw	r2, #975	; 0x3cf
 80141da:	495d      	ldr	r1, [pc, #372]	; (8014350 <etharp_query+0x26c>)
 80141dc:	485a      	ldr	r0, [pc, #360]	; (8014348 <etharp_query+0x264>)
 80141de:	f001 fe49 	bl	8015e74 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80141e2:	6a3b      	ldr	r3, [r7, #32]
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d102      	bne.n	80141ee <etharp_query+0x10a>
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d10c      	bne.n	8014208 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80141ee:	68b9      	ldr	r1, [r7, #8]
 80141f0:	68f8      	ldr	r0, [r7, #12]
 80141f2:	f000 f963 	bl	80144bc <etharp_request>
 80141f6:	4603      	mov	r3, r0
 80141f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	2b00      	cmp	r3, #0
 8014200:	d102      	bne.n	8014208 <etharp_query+0x124>
      return result;
 8014202:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014206:	e097      	b.n	8014338 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d106      	bne.n	801421c <etharp_query+0x138>
 801420e:	4b4c      	ldr	r3, [pc, #304]	; (8014340 <etharp_query+0x25c>)
 8014210:	f240 32e1 	movw	r2, #993	; 0x3e1
 8014214:	494f      	ldr	r1, [pc, #316]	; (8014354 <etharp_query+0x270>)
 8014216:	484c      	ldr	r0, [pc, #304]	; (8014348 <etharp_query+0x264>)
 8014218:	f001 fe2c 	bl	8015e74 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801421c:	7c7a      	ldrb	r2, [r7, #17]
 801421e:	494b      	ldr	r1, [pc, #300]	; (801434c <etharp_query+0x268>)
 8014220:	4613      	mov	r3, r2
 8014222:	005b      	lsls	r3, r3, #1
 8014224:	4413      	add	r3, r2
 8014226:	00db      	lsls	r3, r3, #3
 8014228:	440b      	add	r3, r1
 801422a:	3314      	adds	r3, #20
 801422c:	781b      	ldrb	r3, [r3, #0]
 801422e:	2b01      	cmp	r3, #1
 8014230:	d918      	bls.n	8014264 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8014232:	4a49      	ldr	r2, [pc, #292]	; (8014358 <etharp_query+0x274>)
 8014234:	7c7b      	ldrb	r3, [r7, #17]
 8014236:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8014238:	7c7a      	ldrb	r2, [r7, #17]
 801423a:	4613      	mov	r3, r2
 801423c:	005b      	lsls	r3, r3, #1
 801423e:	4413      	add	r3, r2
 8014240:	00db      	lsls	r3, r3, #3
 8014242:	3308      	adds	r3, #8
 8014244:	4a41      	ldr	r2, [pc, #260]	; (801434c <etharp_query+0x268>)
 8014246:	4413      	add	r3, r2
 8014248:	1d1a      	adds	r2, r3, #4
 801424a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801424e:	9300      	str	r3, [sp, #0]
 8014250:	4613      	mov	r3, r2
 8014252:	697a      	ldr	r2, [r7, #20]
 8014254:	6879      	ldr	r1, [r7, #4]
 8014256:	68f8      	ldr	r0, [r7, #12]
 8014258:	f001 fc68 	bl	8015b2c <ethernet_output>
 801425c:	4603      	mov	r3, r0
 801425e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014262:	e067      	b.n	8014334 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014264:	7c7a      	ldrb	r2, [r7, #17]
 8014266:	4939      	ldr	r1, [pc, #228]	; (801434c <etharp_query+0x268>)
 8014268:	4613      	mov	r3, r2
 801426a:	005b      	lsls	r3, r3, #1
 801426c:	4413      	add	r3, r2
 801426e:	00db      	lsls	r3, r3, #3
 8014270:	440b      	add	r3, r1
 8014272:	3314      	adds	r3, #20
 8014274:	781b      	ldrb	r3, [r3, #0]
 8014276:	2b01      	cmp	r3, #1
 8014278:	d15c      	bne.n	8014334 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801427a:	2300      	movs	r3, #0
 801427c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014282:	e01c      	b.n	80142be <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8014284:	69fb      	ldr	r3, [r7, #28]
 8014286:	895a      	ldrh	r2, [r3, #10]
 8014288:	69fb      	ldr	r3, [r7, #28]
 801428a:	891b      	ldrh	r3, [r3, #8]
 801428c:	429a      	cmp	r2, r3
 801428e:	d10a      	bne.n	80142a6 <etharp_query+0x1c2>
 8014290:	69fb      	ldr	r3, [r7, #28]
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	2b00      	cmp	r3, #0
 8014296:	d006      	beq.n	80142a6 <etharp_query+0x1c2>
 8014298:	4b29      	ldr	r3, [pc, #164]	; (8014340 <etharp_query+0x25c>)
 801429a:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801429e:	492f      	ldr	r1, [pc, #188]	; (801435c <etharp_query+0x278>)
 80142a0:	4829      	ldr	r0, [pc, #164]	; (8014348 <etharp_query+0x264>)
 80142a2:	f001 fde7 	bl	8015e74 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80142a6:	69fb      	ldr	r3, [r7, #28]
 80142a8:	7b1b      	ldrb	r3, [r3, #12]
 80142aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d002      	beq.n	80142b8 <etharp_query+0x1d4>
        copy_needed = 1;
 80142b2:	2301      	movs	r3, #1
 80142b4:	61bb      	str	r3, [r7, #24]
        break;
 80142b6:	e005      	b.n	80142c4 <etharp_query+0x1e0>
      }
      p = p->next;
 80142b8:	69fb      	ldr	r3, [r7, #28]
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	61fb      	str	r3, [r7, #28]
    while (p) {
 80142be:	69fb      	ldr	r3, [r7, #28]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d1df      	bne.n	8014284 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 80142c4:	69bb      	ldr	r3, [r7, #24]
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d007      	beq.n	80142da <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80142ca:	687a      	ldr	r2, [r7, #4]
 80142cc:	f44f 7120 	mov.w	r1, #640	; 0x280
 80142d0:	200e      	movs	r0, #14
 80142d2:	f7f8 fdf1 	bl	800ceb8 <pbuf_clone>
 80142d6:	61f8      	str	r0, [r7, #28]
 80142d8:	e004      	b.n	80142e4 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80142de:	69f8      	ldr	r0, [r7, #28]
 80142e0:	f7f8 fc28 	bl	800cb34 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80142e4:	69fb      	ldr	r3, [r7, #28]
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d021      	beq.n	801432e <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80142ea:	7c7a      	ldrb	r2, [r7, #17]
 80142ec:	4917      	ldr	r1, [pc, #92]	; (801434c <etharp_query+0x268>)
 80142ee:	4613      	mov	r3, r2
 80142f0:	005b      	lsls	r3, r3, #1
 80142f2:	4413      	add	r3, r2
 80142f4:	00db      	lsls	r3, r3, #3
 80142f6:	440b      	add	r3, r1
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d00a      	beq.n	8014314 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80142fe:	7c7a      	ldrb	r2, [r7, #17]
 8014300:	4912      	ldr	r1, [pc, #72]	; (801434c <etharp_query+0x268>)
 8014302:	4613      	mov	r3, r2
 8014304:	005b      	lsls	r3, r3, #1
 8014306:	4413      	add	r3, r2
 8014308:	00db      	lsls	r3, r3, #3
 801430a:	440b      	add	r3, r1
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	4618      	mov	r0, r3
 8014310:	f7f8 fb6a 	bl	800c9e8 <pbuf_free>
      }
      arp_table[i].q = p;
 8014314:	7c7a      	ldrb	r2, [r7, #17]
 8014316:	490d      	ldr	r1, [pc, #52]	; (801434c <etharp_query+0x268>)
 8014318:	4613      	mov	r3, r2
 801431a:	005b      	lsls	r3, r3, #1
 801431c:	4413      	add	r3, r2
 801431e:	00db      	lsls	r3, r3, #3
 8014320:	440b      	add	r3, r1
 8014322:	69fa      	ldr	r2, [r7, #28]
 8014324:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8014326:	2300      	movs	r3, #0
 8014328:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801432c:	e002      	b.n	8014334 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801432e:	23ff      	movs	r3, #255	; 0xff
 8014330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8014334:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8014338:	4618      	mov	r0, r3
 801433a:	3728      	adds	r7, #40	; 0x28
 801433c:	46bd      	mov	sp, r7
 801433e:	bd80      	pop	{r7, pc}
 8014340:	080193bc 	.word	0x080193bc
 8014344:	08019568 	.word	0x08019568
 8014348:	08019434 	.word	0x08019434
 801434c:	20004524 	.word	0x20004524
 8014350:	08019578 	.word	0x08019578
 8014354:	0801955c 	.word	0x0801955c
 8014358:	20004614 	.word	0x20004614
 801435c:	080195a0 	.word	0x080195a0

08014360 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8014360:	b580      	push	{r7, lr}
 8014362:	b08a      	sub	sp, #40	; 0x28
 8014364:	af02      	add	r7, sp, #8
 8014366:	60f8      	str	r0, [r7, #12]
 8014368:	60b9      	str	r1, [r7, #8]
 801436a:	607a      	str	r2, [r7, #4]
 801436c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801436e:	2300      	movs	r3, #0
 8014370:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	2b00      	cmp	r3, #0
 8014376:	d106      	bne.n	8014386 <etharp_raw+0x26>
 8014378:	4b3a      	ldr	r3, [pc, #232]	; (8014464 <etharp_raw+0x104>)
 801437a:	f240 4257 	movw	r2, #1111	; 0x457
 801437e:	493a      	ldr	r1, [pc, #232]	; (8014468 <etharp_raw+0x108>)
 8014380:	483a      	ldr	r0, [pc, #232]	; (801446c <etharp_raw+0x10c>)
 8014382:	f001 fd77 	bl	8015e74 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8014386:	f44f 7220 	mov.w	r2, #640	; 0x280
 801438a:	211c      	movs	r1, #28
 801438c:	200e      	movs	r0, #14
 801438e:	f7f8 f84b 	bl	800c428 <pbuf_alloc>
 8014392:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8014394:	69bb      	ldr	r3, [r7, #24]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d102      	bne.n	80143a0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801439a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801439e:	e05d      	b.n	801445c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80143a0:	69bb      	ldr	r3, [r7, #24]
 80143a2:	895b      	ldrh	r3, [r3, #10]
 80143a4:	2b1b      	cmp	r3, #27
 80143a6:	d806      	bhi.n	80143b6 <etharp_raw+0x56>
 80143a8:	4b2e      	ldr	r3, [pc, #184]	; (8014464 <etharp_raw+0x104>)
 80143aa:	f240 4263 	movw	r2, #1123	; 0x463
 80143ae:	4930      	ldr	r1, [pc, #192]	; (8014470 <etharp_raw+0x110>)
 80143b0:	482e      	ldr	r0, [pc, #184]	; (801446c <etharp_raw+0x10c>)
 80143b2:	f001 fd5f 	bl	8015e74 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80143b6:	69bb      	ldr	r3, [r7, #24]
 80143b8:	685b      	ldr	r3, [r3, #4]
 80143ba:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80143bc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80143be:	4618      	mov	r0, r3
 80143c0:	f7f6 ff34 	bl	800b22c <lwip_htons>
 80143c4:	4603      	mov	r3, r0
 80143c6:	461a      	mov	r2, r3
 80143c8:	697b      	ldr	r3, [r7, #20]
 80143ca:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80143cc:	68fb      	ldr	r3, [r7, #12]
 80143ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80143d2:	2b06      	cmp	r3, #6
 80143d4:	d006      	beq.n	80143e4 <etharp_raw+0x84>
 80143d6:	4b23      	ldr	r3, [pc, #140]	; (8014464 <etharp_raw+0x104>)
 80143d8:	f240 426a 	movw	r2, #1130	; 0x46a
 80143dc:	4925      	ldr	r1, [pc, #148]	; (8014474 <etharp_raw+0x114>)
 80143de:	4823      	ldr	r0, [pc, #140]	; (801446c <etharp_raw+0x10c>)
 80143e0:	f001 fd48 	bl	8015e74 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80143e4:	697b      	ldr	r3, [r7, #20]
 80143e6:	3308      	adds	r3, #8
 80143e8:	2206      	movs	r2, #6
 80143ea:	6839      	ldr	r1, [r7, #0]
 80143ec:	4618      	mov	r0, r3
 80143ee:	f001 fd2e 	bl	8015e4e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80143f2:	697b      	ldr	r3, [r7, #20]
 80143f4:	3312      	adds	r3, #18
 80143f6:	2206      	movs	r2, #6
 80143f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80143fa:	4618      	mov	r0, r3
 80143fc:	f001 fd27 	bl	8015e4e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8014400:	697b      	ldr	r3, [r7, #20]
 8014402:	330e      	adds	r3, #14
 8014404:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014406:	6812      	ldr	r2, [r2, #0]
 8014408:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801440a:	697b      	ldr	r3, [r7, #20]
 801440c:	3318      	adds	r3, #24
 801440e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014410:	6812      	ldr	r2, [r2, #0]
 8014412:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8014414:	697b      	ldr	r3, [r7, #20]
 8014416:	2200      	movs	r2, #0
 8014418:	701a      	strb	r2, [r3, #0]
 801441a:	2200      	movs	r2, #0
 801441c:	f042 0201 	orr.w	r2, r2, #1
 8014420:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8014422:	697b      	ldr	r3, [r7, #20]
 8014424:	2200      	movs	r2, #0
 8014426:	f042 0208 	orr.w	r2, r2, #8
 801442a:	709a      	strb	r2, [r3, #2]
 801442c:	2200      	movs	r2, #0
 801442e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8014430:	697b      	ldr	r3, [r7, #20]
 8014432:	2206      	movs	r2, #6
 8014434:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8014436:	697b      	ldr	r3, [r7, #20]
 8014438:	2204      	movs	r2, #4
 801443a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801443c:	f640 0306 	movw	r3, #2054	; 0x806
 8014440:	9300      	str	r3, [sp, #0]
 8014442:	687b      	ldr	r3, [r7, #4]
 8014444:	68ba      	ldr	r2, [r7, #8]
 8014446:	69b9      	ldr	r1, [r7, #24]
 8014448:	68f8      	ldr	r0, [r7, #12]
 801444a:	f001 fb6f 	bl	8015b2c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801444e:	69b8      	ldr	r0, [r7, #24]
 8014450:	f7f8 faca 	bl	800c9e8 <pbuf_free>
  p = NULL;
 8014454:	2300      	movs	r3, #0
 8014456:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8014458:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801445c:	4618      	mov	r0, r3
 801445e:	3720      	adds	r7, #32
 8014460:	46bd      	mov	sp, r7
 8014462:	bd80      	pop	{r7, pc}
 8014464:	080193bc 	.word	0x080193bc
 8014468:	0801950c 	.word	0x0801950c
 801446c:	08019434 	.word	0x08019434
 8014470:	080195bc 	.word	0x080195bc
 8014474:	080195f0 	.word	0x080195f0

08014478 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8014478:	b580      	push	{r7, lr}
 801447a:	b088      	sub	sp, #32
 801447c:	af04      	add	r7, sp, #16
 801447e:	60f8      	str	r0, [r7, #12]
 8014480:	60b9      	str	r1, [r7, #8]
 8014482:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801448a:	68fb      	ldr	r3, [r7, #12]
 801448c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014494:	2201      	movs	r2, #1
 8014496:	9203      	str	r2, [sp, #12]
 8014498:	68ba      	ldr	r2, [r7, #8]
 801449a:	9202      	str	r2, [sp, #8]
 801449c:	4a06      	ldr	r2, [pc, #24]	; (80144b8 <etharp_request_dst+0x40>)
 801449e:	9201      	str	r2, [sp, #4]
 80144a0:	9300      	str	r3, [sp, #0]
 80144a2:	4603      	mov	r3, r0
 80144a4:	687a      	ldr	r2, [r7, #4]
 80144a6:	68f8      	ldr	r0, [r7, #12]
 80144a8:	f7ff ff5a 	bl	8014360 <etharp_raw>
 80144ac:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80144ae:	4618      	mov	r0, r3
 80144b0:	3710      	adds	r7, #16
 80144b2:	46bd      	mov	sp, r7
 80144b4:	bd80      	pop	{r7, pc}
 80144b6:	bf00      	nop
 80144b8:	0802a6fc 	.word	0x0802a6fc

080144bc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80144bc:	b580      	push	{r7, lr}
 80144be:	b082      	sub	sp, #8
 80144c0:	af00      	add	r7, sp, #0
 80144c2:	6078      	str	r0, [r7, #4]
 80144c4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80144c6:	4a05      	ldr	r2, [pc, #20]	; (80144dc <etharp_request+0x20>)
 80144c8:	6839      	ldr	r1, [r7, #0]
 80144ca:	6878      	ldr	r0, [r7, #4]
 80144cc:	f7ff ffd4 	bl	8014478 <etharp_request_dst>
 80144d0:	4603      	mov	r3, r0
}
 80144d2:	4618      	mov	r0, r3
 80144d4:	3708      	adds	r7, #8
 80144d6:	46bd      	mov	sp, r7
 80144d8:	bd80      	pop	{r7, pc}
 80144da:	bf00      	nop
 80144dc:	0802a6f4 	.word	0x0802a6f4

080144e0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80144e0:	b580      	push	{r7, lr}
 80144e2:	b08e      	sub	sp, #56	; 0x38
 80144e4:	af04      	add	r7, sp, #16
 80144e6:	6078      	str	r0, [r7, #4]
 80144e8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80144ea:	4b79      	ldr	r3, [pc, #484]	; (80146d0 <icmp_input+0x1f0>)
 80144ec:	689b      	ldr	r3, [r3, #8]
 80144ee:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80144f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144f2:	781b      	ldrb	r3, [r3, #0]
 80144f4:	f003 030f 	and.w	r3, r3, #15
 80144f8:	b2db      	uxtb	r3, r3
 80144fa:	009b      	lsls	r3, r3, #2
 80144fc:	b2db      	uxtb	r3, r3
 80144fe:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8014500:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014502:	2b13      	cmp	r3, #19
 8014504:	f240 80cd 	bls.w	80146a2 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	895b      	ldrh	r3, [r3, #10]
 801450c:	2b03      	cmp	r3, #3
 801450e:	f240 80ca 	bls.w	80146a6 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	685b      	ldr	r3, [r3, #4]
 8014516:	781b      	ldrb	r3, [r3, #0]
 8014518:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801451c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8014520:	2b00      	cmp	r3, #0
 8014522:	f000 80b7 	beq.w	8014694 <icmp_input+0x1b4>
 8014526:	2b08      	cmp	r3, #8
 8014528:	f040 80b7 	bne.w	801469a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801452c:	4b69      	ldr	r3, [pc, #420]	; (80146d4 <icmp_input+0x1f4>)
 801452e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014530:	4b67      	ldr	r3, [pc, #412]	; (80146d0 <icmp_input+0x1f0>)
 8014532:	695b      	ldr	r3, [r3, #20]
 8014534:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014538:	2be0      	cmp	r3, #224	; 0xe0
 801453a:	f000 80bb 	beq.w	80146b4 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801453e:	4b64      	ldr	r3, [pc, #400]	; (80146d0 <icmp_input+0x1f0>)
 8014540:	695a      	ldr	r2, [r3, #20]
 8014542:	4b63      	ldr	r3, [pc, #396]	; (80146d0 <icmp_input+0x1f0>)
 8014544:	681b      	ldr	r3, [r3, #0]
 8014546:	4619      	mov	r1, r3
 8014548:	4610      	mov	r0, r2
 801454a:	f000 fbeb 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 801454e:	4603      	mov	r3, r0
 8014550:	2b00      	cmp	r3, #0
 8014552:	f040 80b1 	bne.w	80146b8 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	891b      	ldrh	r3, [r3, #8]
 801455a:	2b07      	cmp	r3, #7
 801455c:	f240 80a5 	bls.w	80146aa <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014560:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014562:	330e      	adds	r3, #14
 8014564:	4619      	mov	r1, r3
 8014566:	6878      	ldr	r0, [r7, #4]
 8014568:	f7f8 f9a8 	bl	800c8bc <pbuf_add_header>
 801456c:	4603      	mov	r3, r0
 801456e:	2b00      	cmp	r3, #0
 8014570:	d04b      	beq.n	801460a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	891a      	ldrh	r2, [r3, #8]
 8014576:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014578:	4413      	add	r3, r2
 801457a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	891b      	ldrh	r3, [r3, #8]
 8014580:	8b7a      	ldrh	r2, [r7, #26]
 8014582:	429a      	cmp	r2, r3
 8014584:	f0c0 809a 	bcc.w	80146bc <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8014588:	8b7b      	ldrh	r3, [r7, #26]
 801458a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801458e:	4619      	mov	r1, r3
 8014590:	200e      	movs	r0, #14
 8014592:	f7f7 ff49 	bl	800c428 <pbuf_alloc>
 8014596:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8014598:	697b      	ldr	r3, [r7, #20]
 801459a:	2b00      	cmp	r3, #0
 801459c:	f000 8090 	beq.w	80146c0 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80145a0:	697b      	ldr	r3, [r7, #20]
 80145a2:	895b      	ldrh	r3, [r3, #10]
 80145a4:	461a      	mov	r2, r3
 80145a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80145a8:	3308      	adds	r3, #8
 80145aa:	429a      	cmp	r2, r3
 80145ac:	d203      	bcs.n	80145b6 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80145ae:	6978      	ldr	r0, [r7, #20]
 80145b0:	f7f8 fa1a 	bl	800c9e8 <pbuf_free>
          goto icmperr;
 80145b4:	e085      	b.n	80146c2 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80145b6:	697b      	ldr	r3, [r7, #20]
 80145b8:	685b      	ldr	r3, [r3, #4]
 80145ba:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80145bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80145be:	4618      	mov	r0, r3
 80145c0:	f001 fc45 	bl	8015e4e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80145c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80145c6:	4619      	mov	r1, r3
 80145c8:	6978      	ldr	r0, [r7, #20]
 80145ca:	f7f8 f987 	bl	800c8dc <pbuf_remove_header>
 80145ce:	4603      	mov	r3, r0
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d009      	beq.n	80145e8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80145d4:	4b40      	ldr	r3, [pc, #256]	; (80146d8 <icmp_input+0x1f8>)
 80145d6:	22b6      	movs	r2, #182	; 0xb6
 80145d8:	4940      	ldr	r1, [pc, #256]	; (80146dc <icmp_input+0x1fc>)
 80145da:	4841      	ldr	r0, [pc, #260]	; (80146e0 <icmp_input+0x200>)
 80145dc:	f001 fc4a 	bl	8015e74 <iprintf>
          pbuf_free(r);
 80145e0:	6978      	ldr	r0, [r7, #20]
 80145e2:	f7f8 fa01 	bl	800c9e8 <pbuf_free>
          goto icmperr;
 80145e6:	e06c      	b.n	80146c2 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80145e8:	6879      	ldr	r1, [r7, #4]
 80145ea:	6978      	ldr	r0, [r7, #20]
 80145ec:	f7f8 fb20 	bl	800cc30 <pbuf_copy>
 80145f0:	4603      	mov	r3, r0
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d003      	beq.n	80145fe <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80145f6:	6978      	ldr	r0, [r7, #20]
 80145f8:	f7f8 f9f6 	bl	800c9e8 <pbuf_free>
          goto icmperr;
 80145fc:	e061      	b.n	80146c2 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80145fe:	6878      	ldr	r0, [r7, #4]
 8014600:	f7f8 f9f2 	bl	800c9e8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8014604:	697b      	ldr	r3, [r7, #20]
 8014606:	607b      	str	r3, [r7, #4]
 8014608:	e00f      	b.n	801462a <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801460a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801460c:	330e      	adds	r3, #14
 801460e:	4619      	mov	r1, r3
 8014610:	6878      	ldr	r0, [r7, #4]
 8014612:	f7f8 f963 	bl	800c8dc <pbuf_remove_header>
 8014616:	4603      	mov	r3, r0
 8014618:	2b00      	cmp	r3, #0
 801461a:	d006      	beq.n	801462a <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801461c:	4b2e      	ldr	r3, [pc, #184]	; (80146d8 <icmp_input+0x1f8>)
 801461e:	22c7      	movs	r2, #199	; 0xc7
 8014620:	4930      	ldr	r1, [pc, #192]	; (80146e4 <icmp_input+0x204>)
 8014622:	482f      	ldr	r0, [pc, #188]	; (80146e0 <icmp_input+0x200>)
 8014624:	f001 fc26 	bl	8015e74 <iprintf>
          goto icmperr;
 8014628:	e04b      	b.n	80146c2 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	685b      	ldr	r3, [r3, #4]
 801462e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8014630:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014632:	4619      	mov	r1, r3
 8014634:	6878      	ldr	r0, [r7, #4]
 8014636:	f7f8 f941 	bl	800c8bc <pbuf_add_header>
 801463a:	4603      	mov	r3, r0
 801463c:	2b00      	cmp	r3, #0
 801463e:	d12b      	bne.n	8014698 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	685b      	ldr	r3, [r3, #4]
 8014644:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8014646:	69fb      	ldr	r3, [r7, #28]
 8014648:	681a      	ldr	r2, [r3, #0]
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801464e:	4b20      	ldr	r3, [pc, #128]	; (80146d0 <icmp_input+0x1f0>)
 8014650:	691a      	ldr	r2, [r3, #16]
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8014656:	693b      	ldr	r3, [r7, #16]
 8014658:	2200      	movs	r2, #0
 801465a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801465c:	693b      	ldr	r3, [r7, #16]
 801465e:	2200      	movs	r2, #0
 8014660:	709a      	strb	r2, [r3, #2]
 8014662:	2200      	movs	r2, #0
 8014664:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	22ff      	movs	r2, #255	; 0xff
 801466a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	2200      	movs	r2, #0
 8014670:	729a      	strb	r2, [r3, #10]
 8014672:	2200      	movs	r2, #0
 8014674:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8014676:	683b      	ldr	r3, [r7, #0]
 8014678:	9302      	str	r3, [sp, #8]
 801467a:	2301      	movs	r3, #1
 801467c:	9301      	str	r3, [sp, #4]
 801467e:	2300      	movs	r3, #0
 8014680:	9300      	str	r3, [sp, #0]
 8014682:	23ff      	movs	r3, #255	; 0xff
 8014684:	2200      	movs	r2, #0
 8014686:	69f9      	ldr	r1, [r7, #28]
 8014688:	6878      	ldr	r0, [r7, #4]
 801468a:	f000 fa73 	bl	8014b74 <ip4_output_if>
 801468e:	4603      	mov	r3, r0
 8014690:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8014692:	e001      	b.n	8014698 <icmp_input+0x1b8>
      break;
 8014694:	bf00      	nop
 8014696:	e000      	b.n	801469a <icmp_input+0x1ba>
      break;
 8014698:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801469a:	6878      	ldr	r0, [r7, #4]
 801469c:	f7f8 f9a4 	bl	800c9e8 <pbuf_free>
  return;
 80146a0:	e013      	b.n	80146ca <icmp_input+0x1ea>
    goto lenerr;
 80146a2:	bf00      	nop
 80146a4:	e002      	b.n	80146ac <icmp_input+0x1cc>
    goto lenerr;
 80146a6:	bf00      	nop
 80146a8:	e000      	b.n	80146ac <icmp_input+0x1cc>
        goto lenerr;
 80146aa:	bf00      	nop
lenerr:
  pbuf_free(p);
 80146ac:	6878      	ldr	r0, [r7, #4]
 80146ae:	f7f8 f99b 	bl	800c9e8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80146b2:	e00a      	b.n	80146ca <icmp_input+0x1ea>
        goto icmperr;
 80146b4:	bf00      	nop
 80146b6:	e004      	b.n	80146c2 <icmp_input+0x1e2>
        goto icmperr;
 80146b8:	bf00      	nop
 80146ba:	e002      	b.n	80146c2 <icmp_input+0x1e2>
          goto icmperr;
 80146bc:	bf00      	nop
 80146be:	e000      	b.n	80146c2 <icmp_input+0x1e2>
          goto icmperr;
 80146c0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80146c2:	6878      	ldr	r0, [r7, #4]
 80146c4:	f7f8 f990 	bl	800c9e8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80146c8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80146ca:	3728      	adds	r7, #40	; 0x28
 80146cc:	46bd      	mov	sp, r7
 80146ce:	bd80      	pop	{r7, pc}
 80146d0:	20007dec 	.word	0x20007dec
 80146d4:	20007e00 	.word	0x20007e00
 80146d8:	08019634 	.word	0x08019634
 80146dc:	0801966c 	.word	0x0801966c
 80146e0:	080196a4 	.word	0x080196a4
 80146e4:	080196cc 	.word	0x080196cc

080146e8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80146e8:	b580      	push	{r7, lr}
 80146ea:	b082      	sub	sp, #8
 80146ec:	af00      	add	r7, sp, #0
 80146ee:	6078      	str	r0, [r7, #4]
 80146f0:	460b      	mov	r3, r1
 80146f2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80146f4:	78fb      	ldrb	r3, [r7, #3]
 80146f6:	461a      	mov	r2, r3
 80146f8:	2103      	movs	r1, #3
 80146fa:	6878      	ldr	r0, [r7, #4]
 80146fc:	f000 f814 	bl	8014728 <icmp_send_response>
}
 8014700:	bf00      	nop
 8014702:	3708      	adds	r7, #8
 8014704:	46bd      	mov	sp, r7
 8014706:	bd80      	pop	{r7, pc}

08014708 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8014708:	b580      	push	{r7, lr}
 801470a:	b082      	sub	sp, #8
 801470c:	af00      	add	r7, sp, #0
 801470e:	6078      	str	r0, [r7, #4]
 8014710:	460b      	mov	r3, r1
 8014712:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8014714:	78fb      	ldrb	r3, [r7, #3]
 8014716:	461a      	mov	r2, r3
 8014718:	210b      	movs	r1, #11
 801471a:	6878      	ldr	r0, [r7, #4]
 801471c:	f000 f804 	bl	8014728 <icmp_send_response>
}
 8014720:	bf00      	nop
 8014722:	3708      	adds	r7, #8
 8014724:	46bd      	mov	sp, r7
 8014726:	bd80      	pop	{r7, pc}

08014728 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8014728:	b580      	push	{r7, lr}
 801472a:	b08c      	sub	sp, #48	; 0x30
 801472c:	af04      	add	r7, sp, #16
 801472e:	6078      	str	r0, [r7, #4]
 8014730:	460b      	mov	r3, r1
 8014732:	70fb      	strb	r3, [r7, #3]
 8014734:	4613      	mov	r3, r2
 8014736:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8014738:	f44f 7220 	mov.w	r2, #640	; 0x280
 801473c:	2124      	movs	r1, #36	; 0x24
 801473e:	2022      	movs	r0, #34	; 0x22
 8014740:	f7f7 fe72 	bl	800c428 <pbuf_alloc>
 8014744:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8014746:	69fb      	ldr	r3, [r7, #28]
 8014748:	2b00      	cmp	r3, #0
 801474a:	d04c      	beq.n	80147e6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801474c:	69fb      	ldr	r3, [r7, #28]
 801474e:	895b      	ldrh	r3, [r3, #10]
 8014750:	2b23      	cmp	r3, #35	; 0x23
 8014752:	d806      	bhi.n	8014762 <icmp_send_response+0x3a>
 8014754:	4b26      	ldr	r3, [pc, #152]	; (80147f0 <icmp_send_response+0xc8>)
 8014756:	f240 1269 	movw	r2, #361	; 0x169
 801475a:	4926      	ldr	r1, [pc, #152]	; (80147f4 <icmp_send_response+0xcc>)
 801475c:	4826      	ldr	r0, [pc, #152]	; (80147f8 <icmp_send_response+0xd0>)
 801475e:	f001 fb89 	bl	8015e74 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	685b      	ldr	r3, [r3, #4]
 8014766:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8014768:	69fb      	ldr	r3, [r7, #28]
 801476a:	685b      	ldr	r3, [r3, #4]
 801476c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801476e:	697b      	ldr	r3, [r7, #20]
 8014770:	78fa      	ldrb	r2, [r7, #3]
 8014772:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8014774:	697b      	ldr	r3, [r7, #20]
 8014776:	78ba      	ldrb	r2, [r7, #2]
 8014778:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801477a:	697b      	ldr	r3, [r7, #20]
 801477c:	2200      	movs	r2, #0
 801477e:	711a      	strb	r2, [r3, #4]
 8014780:	2200      	movs	r2, #0
 8014782:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8014784:	697b      	ldr	r3, [r7, #20]
 8014786:	2200      	movs	r2, #0
 8014788:	719a      	strb	r2, [r3, #6]
 801478a:	2200      	movs	r2, #0
 801478c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801478e:	69fb      	ldr	r3, [r7, #28]
 8014790:	685b      	ldr	r3, [r3, #4]
 8014792:	f103 0008 	add.w	r0, r3, #8
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	685b      	ldr	r3, [r3, #4]
 801479a:	221c      	movs	r2, #28
 801479c:	4619      	mov	r1, r3
 801479e:	f001 fb56 	bl	8015e4e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80147a2:	69bb      	ldr	r3, [r7, #24]
 80147a4:	68db      	ldr	r3, [r3, #12]
 80147a6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80147a8:	f107 030c 	add.w	r3, r7, #12
 80147ac:	4618      	mov	r0, r3
 80147ae:	f000 f825 	bl	80147fc <ip4_route>
 80147b2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80147b4:	693b      	ldr	r3, [r7, #16]
 80147b6:	2b00      	cmp	r3, #0
 80147b8:	d011      	beq.n	80147de <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80147ba:	697b      	ldr	r3, [r7, #20]
 80147bc:	2200      	movs	r2, #0
 80147be:	709a      	strb	r2, [r3, #2]
 80147c0:	2200      	movs	r2, #0
 80147c2:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80147c4:	f107 020c 	add.w	r2, r7, #12
 80147c8:	693b      	ldr	r3, [r7, #16]
 80147ca:	9302      	str	r3, [sp, #8]
 80147cc:	2301      	movs	r3, #1
 80147ce:	9301      	str	r3, [sp, #4]
 80147d0:	2300      	movs	r3, #0
 80147d2:	9300      	str	r3, [sp, #0]
 80147d4:	23ff      	movs	r3, #255	; 0xff
 80147d6:	2100      	movs	r1, #0
 80147d8:	69f8      	ldr	r0, [r7, #28]
 80147da:	f000 f9cb 	bl	8014b74 <ip4_output_if>
  }
  pbuf_free(q);
 80147de:	69f8      	ldr	r0, [r7, #28]
 80147e0:	f7f8 f902 	bl	800c9e8 <pbuf_free>
 80147e4:	e000      	b.n	80147e8 <icmp_send_response+0xc0>
    return;
 80147e6:	bf00      	nop
}
 80147e8:	3720      	adds	r7, #32
 80147ea:	46bd      	mov	sp, r7
 80147ec:	bd80      	pop	{r7, pc}
 80147ee:	bf00      	nop
 80147f0:	08019634 	.word	0x08019634
 80147f4:	08019700 	.word	0x08019700
 80147f8:	080196a4 	.word	0x080196a4

080147fc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80147fc:	b480      	push	{r7}
 80147fe:	b085      	sub	sp, #20
 8014800:	af00      	add	r7, sp, #0
 8014802:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014804:	4b33      	ldr	r3, [pc, #204]	; (80148d4 <ip4_route+0xd8>)
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	60fb      	str	r3, [r7, #12]
 801480a:	e036      	b.n	801487a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014812:	f003 0301 	and.w	r3, r3, #1
 8014816:	b2db      	uxtb	r3, r3
 8014818:	2b00      	cmp	r3, #0
 801481a:	d02b      	beq.n	8014874 <ip4_route+0x78>
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014822:	089b      	lsrs	r3, r3, #2
 8014824:	f003 0301 	and.w	r3, r3, #1
 8014828:	b2db      	uxtb	r3, r3
 801482a:	2b00      	cmp	r3, #0
 801482c:	d022      	beq.n	8014874 <ip4_route+0x78>
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	3304      	adds	r3, #4
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	2b00      	cmp	r3, #0
 8014836:	d01d      	beq.n	8014874 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	681a      	ldr	r2, [r3, #0]
 801483c:	68fb      	ldr	r3, [r7, #12]
 801483e:	3304      	adds	r3, #4
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	405a      	eors	r2, r3
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	3308      	adds	r3, #8
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	4013      	ands	r3, r2
 801484c:	2b00      	cmp	r3, #0
 801484e:	d101      	bne.n	8014854 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8014850:	68fb      	ldr	r3, [r7, #12]
 8014852:	e038      	b.n	80148c6 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8014854:	68fb      	ldr	r3, [r7, #12]
 8014856:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801485a:	f003 0302 	and.w	r3, r3, #2
 801485e:	2b00      	cmp	r3, #0
 8014860:	d108      	bne.n	8014874 <ip4_route+0x78>
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	681a      	ldr	r2, [r3, #0]
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	330c      	adds	r3, #12
 801486a:	681b      	ldr	r3, [r3, #0]
 801486c:	429a      	cmp	r2, r3
 801486e:	d101      	bne.n	8014874 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	e028      	b.n	80148c6 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8014874:	68fb      	ldr	r3, [r7, #12]
 8014876:	681b      	ldr	r3, [r3, #0]
 8014878:	60fb      	str	r3, [r7, #12]
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d1c5      	bne.n	801480c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014880:	4b15      	ldr	r3, [pc, #84]	; (80148d8 <ip4_route+0xdc>)
 8014882:	681b      	ldr	r3, [r3, #0]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d01a      	beq.n	80148be <ip4_route+0xc2>
 8014888:	4b13      	ldr	r3, [pc, #76]	; (80148d8 <ip4_route+0xdc>)
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014890:	f003 0301 	and.w	r3, r3, #1
 8014894:	2b00      	cmp	r3, #0
 8014896:	d012      	beq.n	80148be <ip4_route+0xc2>
 8014898:	4b0f      	ldr	r3, [pc, #60]	; (80148d8 <ip4_route+0xdc>)
 801489a:	681b      	ldr	r3, [r3, #0]
 801489c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80148a0:	f003 0304 	and.w	r3, r3, #4
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d00a      	beq.n	80148be <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80148a8:	4b0b      	ldr	r3, [pc, #44]	; (80148d8 <ip4_route+0xdc>)
 80148aa:	681b      	ldr	r3, [r3, #0]
 80148ac:	3304      	adds	r3, #4
 80148ae:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d004      	beq.n	80148be <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	681b      	ldr	r3, [r3, #0]
 80148b8:	b2db      	uxtb	r3, r3
 80148ba:	2b7f      	cmp	r3, #127	; 0x7f
 80148bc:	d101      	bne.n	80148c2 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80148be:	2300      	movs	r3, #0
 80148c0:	e001      	b.n	80148c6 <ip4_route+0xca>
  }

  return netif_default;
 80148c2:	4b05      	ldr	r3, [pc, #20]	; (80148d8 <ip4_route+0xdc>)
 80148c4:	681b      	ldr	r3, [r3, #0]
}
 80148c6:	4618      	mov	r0, r3
 80148c8:	3714      	adds	r7, #20
 80148ca:	46bd      	mov	sp, r7
 80148cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148d0:	4770      	bx	lr
 80148d2:	bf00      	nop
 80148d4:	2000b4f0 	.word	0x2000b4f0
 80148d8:	2000b4f4 	.word	0x2000b4f4

080148dc <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80148dc:	b580      	push	{r7, lr}
 80148de:	b082      	sub	sp, #8
 80148e0:	af00      	add	r7, sp, #0
 80148e2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80148ea:	f003 0301 	and.w	r3, r3, #1
 80148ee:	b2db      	uxtb	r3, r3
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d016      	beq.n	8014922 <ip4_input_accept+0x46>
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	3304      	adds	r3, #4
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	d011      	beq.n	8014922 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80148fe:	4b0b      	ldr	r3, [pc, #44]	; (801492c <ip4_input_accept+0x50>)
 8014900:	695a      	ldr	r2, [r3, #20]
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	3304      	adds	r3, #4
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	429a      	cmp	r2, r3
 801490a:	d008      	beq.n	801491e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801490c:	4b07      	ldr	r3, [pc, #28]	; (801492c <ip4_input_accept+0x50>)
 801490e:	695b      	ldr	r3, [r3, #20]
 8014910:	6879      	ldr	r1, [r7, #4]
 8014912:	4618      	mov	r0, r3
 8014914:	f000 fa06 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 8014918:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801491a:	2b00      	cmp	r3, #0
 801491c:	d001      	beq.n	8014922 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801491e:	2301      	movs	r3, #1
 8014920:	e000      	b.n	8014924 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8014922:	2300      	movs	r3, #0
}
 8014924:	4618      	mov	r0, r3
 8014926:	3708      	adds	r7, #8
 8014928:	46bd      	mov	sp, r7
 801492a:	bd80      	pop	{r7, pc}
 801492c:	20007dec 	.word	0x20007dec

08014930 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8014930:	b580      	push	{r7, lr}
 8014932:	b086      	sub	sp, #24
 8014934:	af00      	add	r7, sp, #0
 8014936:	6078      	str	r0, [r7, #4]
 8014938:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	685b      	ldr	r3, [r3, #4]
 801493e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8014940:	697b      	ldr	r3, [r7, #20]
 8014942:	781b      	ldrb	r3, [r3, #0]
 8014944:	091b      	lsrs	r3, r3, #4
 8014946:	b2db      	uxtb	r3, r3
 8014948:	2b04      	cmp	r3, #4
 801494a:	d004      	beq.n	8014956 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801494c:	6878      	ldr	r0, [r7, #4]
 801494e:	f7f8 f84b 	bl	800c9e8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8014952:	2300      	movs	r3, #0
 8014954:	e105      	b.n	8014b62 <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8014956:	697b      	ldr	r3, [r7, #20]
 8014958:	781b      	ldrb	r3, [r3, #0]
 801495a:	f003 030f 	and.w	r3, r3, #15
 801495e:	b2db      	uxtb	r3, r3
 8014960:	009b      	lsls	r3, r3, #2
 8014962:	b2db      	uxtb	r3, r3
 8014964:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8014966:	697b      	ldr	r3, [r7, #20]
 8014968:	885b      	ldrh	r3, [r3, #2]
 801496a:	b29b      	uxth	r3, r3
 801496c:	4618      	mov	r0, r3
 801496e:	f7f6 fc5d 	bl	800b22c <lwip_htons>
 8014972:	4603      	mov	r3, r0
 8014974:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	891b      	ldrh	r3, [r3, #8]
 801497a:	89ba      	ldrh	r2, [r7, #12]
 801497c:	429a      	cmp	r2, r3
 801497e:	d204      	bcs.n	801498a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8014980:	89bb      	ldrh	r3, [r7, #12]
 8014982:	4619      	mov	r1, r3
 8014984:	6878      	ldr	r0, [r7, #4]
 8014986:	f7f7 fea9 	bl	800c6dc <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	895b      	ldrh	r3, [r3, #10]
 801498e:	89fa      	ldrh	r2, [r7, #14]
 8014990:	429a      	cmp	r2, r3
 8014992:	d807      	bhi.n	80149a4 <ip4_input+0x74>
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	891b      	ldrh	r3, [r3, #8]
 8014998:	89ba      	ldrh	r2, [r7, #12]
 801499a:	429a      	cmp	r2, r3
 801499c:	d802      	bhi.n	80149a4 <ip4_input+0x74>
 801499e:	89fb      	ldrh	r3, [r7, #14]
 80149a0:	2b13      	cmp	r3, #19
 80149a2:	d804      	bhi.n	80149ae <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80149a4:	6878      	ldr	r0, [r7, #4]
 80149a6:	f7f8 f81f 	bl	800c9e8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80149aa:	2300      	movs	r3, #0
 80149ac:	e0d9      	b.n	8014b62 <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80149ae:	697b      	ldr	r3, [r7, #20]
 80149b0:	691b      	ldr	r3, [r3, #16]
 80149b2:	4a6e      	ldr	r2, [pc, #440]	; (8014b6c <ip4_input+0x23c>)
 80149b4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80149b6:	697b      	ldr	r3, [r7, #20]
 80149b8:	68db      	ldr	r3, [r3, #12]
 80149ba:	4a6c      	ldr	r2, [pc, #432]	; (8014b6c <ip4_input+0x23c>)
 80149bc:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80149be:	4b6b      	ldr	r3, [pc, #428]	; (8014b6c <ip4_input+0x23c>)
 80149c0:	695b      	ldr	r3, [r3, #20]
 80149c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80149c6:	2be0      	cmp	r3, #224	; 0xe0
 80149c8:	d112      	bne.n	80149f0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80149ca:	683b      	ldr	r3, [r7, #0]
 80149cc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80149d0:	f003 0301 	and.w	r3, r3, #1
 80149d4:	b2db      	uxtb	r3, r3
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d007      	beq.n	80149ea <ip4_input+0xba>
 80149da:	683b      	ldr	r3, [r7, #0]
 80149dc:	3304      	adds	r3, #4
 80149de:	681b      	ldr	r3, [r3, #0]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d002      	beq.n	80149ea <ip4_input+0xba>
      netif = inp;
 80149e4:	683b      	ldr	r3, [r7, #0]
 80149e6:	613b      	str	r3, [r7, #16]
 80149e8:	e02a      	b.n	8014a40 <ip4_input+0x110>
    } else {
      netif = NULL;
 80149ea:	2300      	movs	r3, #0
 80149ec:	613b      	str	r3, [r7, #16]
 80149ee:	e027      	b.n	8014a40 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80149f0:	6838      	ldr	r0, [r7, #0]
 80149f2:	f7ff ff73 	bl	80148dc <ip4_input_accept>
 80149f6:	4603      	mov	r3, r0
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	d002      	beq.n	8014a02 <ip4_input+0xd2>
      netif = inp;
 80149fc:	683b      	ldr	r3, [r7, #0]
 80149fe:	613b      	str	r3, [r7, #16]
 8014a00:	e01e      	b.n	8014a40 <ip4_input+0x110>
    } else {
      netif = NULL;
 8014a02:	2300      	movs	r3, #0
 8014a04:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8014a06:	4b59      	ldr	r3, [pc, #356]	; (8014b6c <ip4_input+0x23c>)
 8014a08:	695b      	ldr	r3, [r3, #20]
 8014a0a:	b2db      	uxtb	r3, r3
 8014a0c:	2b7f      	cmp	r3, #127	; 0x7f
 8014a0e:	d017      	beq.n	8014a40 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8014a10:	4b57      	ldr	r3, [pc, #348]	; (8014b70 <ip4_input+0x240>)
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	613b      	str	r3, [r7, #16]
 8014a16:	e00e      	b.n	8014a36 <ip4_input+0x106>
          if (netif == inp) {
 8014a18:	693a      	ldr	r2, [r7, #16]
 8014a1a:	683b      	ldr	r3, [r7, #0]
 8014a1c:	429a      	cmp	r2, r3
 8014a1e:	d006      	beq.n	8014a2e <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8014a20:	6938      	ldr	r0, [r7, #16]
 8014a22:	f7ff ff5b 	bl	80148dc <ip4_input_accept>
 8014a26:	4603      	mov	r3, r0
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d108      	bne.n	8014a3e <ip4_input+0x10e>
 8014a2c:	e000      	b.n	8014a30 <ip4_input+0x100>
            continue;
 8014a2e:	bf00      	nop
        NETIF_FOREACH(netif) {
 8014a30:	693b      	ldr	r3, [r7, #16]
 8014a32:	681b      	ldr	r3, [r3, #0]
 8014a34:	613b      	str	r3, [r7, #16]
 8014a36:	693b      	ldr	r3, [r7, #16]
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d1ed      	bne.n	8014a18 <ip4_input+0xe8>
 8014a3c:	e000      	b.n	8014a40 <ip4_input+0x110>
            break;
 8014a3e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014a40:	4b4a      	ldr	r3, [pc, #296]	; (8014b6c <ip4_input+0x23c>)
 8014a42:	691b      	ldr	r3, [r3, #16]
 8014a44:	6839      	ldr	r1, [r7, #0]
 8014a46:	4618      	mov	r0, r3
 8014a48:	f000 f96c 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 8014a4c:	4603      	mov	r3, r0
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	d105      	bne.n	8014a5e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8014a52:	4b46      	ldr	r3, [pc, #280]	; (8014b6c <ip4_input+0x23c>)
 8014a54:	691b      	ldr	r3, [r3, #16]
 8014a56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014a5a:	2be0      	cmp	r3, #224	; 0xe0
 8014a5c:	d104      	bne.n	8014a68 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8014a5e:	6878      	ldr	r0, [r7, #4]
 8014a60:	f7f7 ffc2 	bl	800c9e8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8014a64:	2300      	movs	r3, #0
 8014a66:	e07c      	b.n	8014b62 <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8014a68:	693b      	ldr	r3, [r7, #16]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d104      	bne.n	8014a78 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8014a6e:	6878      	ldr	r0, [r7, #4]
 8014a70:	f7f7 ffba 	bl	800c9e8 <pbuf_free>
    return ERR_OK;
 8014a74:	2300      	movs	r3, #0
 8014a76:	e074      	b.n	8014b62 <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8014a78:	697b      	ldr	r3, [r7, #20]
 8014a7a:	88db      	ldrh	r3, [r3, #6]
 8014a7c:	b29b      	uxth	r3, r3
 8014a7e:	461a      	mov	r2, r3
 8014a80:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8014a84:	4013      	ands	r3, r2
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	d00b      	beq.n	8014aa2 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8014a8a:	6878      	ldr	r0, [r7, #4]
 8014a8c:	f000 fc90 	bl	80153b0 <ip4_reass>
 8014a90:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d101      	bne.n	8014a9c <ip4_input+0x16c>
      return ERR_OK;
 8014a98:	2300      	movs	r3, #0
 8014a9a:	e062      	b.n	8014b62 <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	685b      	ldr	r3, [r3, #4]
 8014aa0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8014aa2:	4a32      	ldr	r2, [pc, #200]	; (8014b6c <ip4_input+0x23c>)
 8014aa4:	693b      	ldr	r3, [r7, #16]
 8014aa6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8014aa8:	4a30      	ldr	r2, [pc, #192]	; (8014b6c <ip4_input+0x23c>)
 8014aaa:	683b      	ldr	r3, [r7, #0]
 8014aac:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8014aae:	4a2f      	ldr	r2, [pc, #188]	; (8014b6c <ip4_input+0x23c>)
 8014ab0:	697b      	ldr	r3, [r7, #20]
 8014ab2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8014ab4:	697b      	ldr	r3, [r7, #20]
 8014ab6:	781b      	ldrb	r3, [r3, #0]
 8014ab8:	f003 030f 	and.w	r3, r3, #15
 8014abc:	b2db      	uxtb	r3, r3
 8014abe:	009b      	lsls	r3, r3, #2
 8014ac0:	b2db      	uxtb	r3, r3
 8014ac2:	b29a      	uxth	r2, r3
 8014ac4:	4b29      	ldr	r3, [pc, #164]	; (8014b6c <ip4_input+0x23c>)
 8014ac6:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8014ac8:	89fb      	ldrh	r3, [r7, #14]
 8014aca:	4619      	mov	r1, r3
 8014acc:	6878      	ldr	r0, [r7, #4]
 8014ace:	f7f7 ff05 	bl	800c8dc <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8014ad2:	697b      	ldr	r3, [r7, #20]
 8014ad4:	7a5b      	ldrb	r3, [r3, #9]
 8014ad6:	2b06      	cmp	r3, #6
 8014ad8:	d009      	beq.n	8014aee <ip4_input+0x1be>
 8014ada:	2b11      	cmp	r3, #17
 8014adc:	d002      	beq.n	8014ae4 <ip4_input+0x1b4>
 8014ade:	2b01      	cmp	r3, #1
 8014ae0:	d00a      	beq.n	8014af8 <ip4_input+0x1c8>
 8014ae2:	e00e      	b.n	8014b02 <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8014ae4:	6839      	ldr	r1, [r7, #0]
 8014ae6:	6878      	ldr	r0, [r7, #4]
 8014ae8:	f7fe fc6a 	bl	80133c0 <udp_input>
        break;
 8014aec:	e026      	b.n	8014b3c <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8014aee:	6839      	ldr	r1, [r7, #0]
 8014af0:	6878      	ldr	r0, [r7, #4]
 8014af2:	f7fa f84f 	bl	800eb94 <tcp_input>
        break;
 8014af6:	e021      	b.n	8014b3c <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8014af8:	6839      	ldr	r1, [r7, #0]
 8014afa:	6878      	ldr	r0, [r7, #4]
 8014afc:	f7ff fcf0 	bl	80144e0 <icmp_input>
        break;
 8014b00:	e01c      	b.n	8014b3c <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014b02:	4b1a      	ldr	r3, [pc, #104]	; (8014b6c <ip4_input+0x23c>)
 8014b04:	695b      	ldr	r3, [r3, #20]
 8014b06:	6939      	ldr	r1, [r7, #16]
 8014b08:	4618      	mov	r0, r3
 8014b0a:	f000 f90b 	bl	8014d24 <ip4_addr_isbroadcast_u32>
 8014b0e:	4603      	mov	r3, r0
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	d10f      	bne.n	8014b34 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014b14:	4b15      	ldr	r3, [pc, #84]	; (8014b6c <ip4_input+0x23c>)
 8014b16:	695b      	ldr	r3, [r3, #20]
 8014b18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014b1c:	2be0      	cmp	r3, #224	; 0xe0
 8014b1e:	d009      	beq.n	8014b34 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8014b20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014b24:	4619      	mov	r1, r3
 8014b26:	6878      	ldr	r0, [r7, #4]
 8014b28:	f7f7 ff4b 	bl	800c9c2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8014b2c:	2102      	movs	r1, #2
 8014b2e:	6878      	ldr	r0, [r7, #4]
 8014b30:	f7ff fdda 	bl	80146e8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8014b34:	6878      	ldr	r0, [r7, #4]
 8014b36:	f7f7 ff57 	bl	800c9e8 <pbuf_free>
        break;
 8014b3a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8014b3c:	4b0b      	ldr	r3, [pc, #44]	; (8014b6c <ip4_input+0x23c>)
 8014b3e:	2200      	movs	r2, #0
 8014b40:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8014b42:	4b0a      	ldr	r3, [pc, #40]	; (8014b6c <ip4_input+0x23c>)
 8014b44:	2200      	movs	r2, #0
 8014b46:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8014b48:	4b08      	ldr	r3, [pc, #32]	; (8014b6c <ip4_input+0x23c>)
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8014b4e:	4b07      	ldr	r3, [pc, #28]	; (8014b6c <ip4_input+0x23c>)
 8014b50:	2200      	movs	r2, #0
 8014b52:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8014b54:	4b05      	ldr	r3, [pc, #20]	; (8014b6c <ip4_input+0x23c>)
 8014b56:	2200      	movs	r2, #0
 8014b58:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8014b5a:	4b04      	ldr	r3, [pc, #16]	; (8014b6c <ip4_input+0x23c>)
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8014b60:	2300      	movs	r3, #0
}
 8014b62:	4618      	mov	r0, r3
 8014b64:	3718      	adds	r7, #24
 8014b66:	46bd      	mov	sp, r7
 8014b68:	bd80      	pop	{r7, pc}
 8014b6a:	bf00      	nop
 8014b6c:	20007dec 	.word	0x20007dec
 8014b70:	2000b4f0 	.word	0x2000b4f0

08014b74 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8014b74:	b580      	push	{r7, lr}
 8014b76:	b08a      	sub	sp, #40	; 0x28
 8014b78:	af04      	add	r7, sp, #16
 8014b7a:	60f8      	str	r0, [r7, #12]
 8014b7c:	60b9      	str	r1, [r7, #8]
 8014b7e:	607a      	str	r2, [r7, #4]
 8014b80:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8014b82:	68bb      	ldr	r3, [r7, #8]
 8014b84:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d009      	beq.n	8014ba0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8014b8c:	68bb      	ldr	r3, [r7, #8]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d003      	beq.n	8014b9a <ip4_output_if+0x26>
 8014b92:	68bb      	ldr	r3, [r7, #8]
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d102      	bne.n	8014ba0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8014b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b9c:	3304      	adds	r3, #4
 8014b9e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8014ba0:	78fa      	ldrb	r2, [r7, #3]
 8014ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ba4:	9302      	str	r3, [sp, #8]
 8014ba6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014baa:	9301      	str	r3, [sp, #4]
 8014bac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014bb0:	9300      	str	r3, [sp, #0]
 8014bb2:	4613      	mov	r3, r2
 8014bb4:	687a      	ldr	r2, [r7, #4]
 8014bb6:	6979      	ldr	r1, [r7, #20]
 8014bb8:	68f8      	ldr	r0, [r7, #12]
 8014bba:	f000 f805 	bl	8014bc8 <ip4_output_if_src>
 8014bbe:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8014bc0:	4618      	mov	r0, r3
 8014bc2:	3718      	adds	r7, #24
 8014bc4:	46bd      	mov	sp, r7
 8014bc6:	bd80      	pop	{r7, pc}

08014bc8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8014bc8:	b580      	push	{r7, lr}
 8014bca:	b088      	sub	sp, #32
 8014bcc:	af00      	add	r7, sp, #0
 8014bce:	60f8      	str	r0, [r7, #12]
 8014bd0:	60b9      	str	r1, [r7, #8]
 8014bd2:	607a      	str	r2, [r7, #4]
 8014bd4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	7b9b      	ldrb	r3, [r3, #14]
 8014bda:	2b01      	cmp	r3, #1
 8014bdc:	d006      	beq.n	8014bec <ip4_output_if_src+0x24>
 8014bde:	4b4b      	ldr	r3, [pc, #300]	; (8014d0c <ip4_output_if_src+0x144>)
 8014be0:	f44f 7255 	mov.w	r2, #852	; 0x354
 8014be4:	494a      	ldr	r1, [pc, #296]	; (8014d10 <ip4_output_if_src+0x148>)
 8014be6:	484b      	ldr	r0, [pc, #300]	; (8014d14 <ip4_output_if_src+0x14c>)
 8014be8:	f001 f944 	bl	8015e74 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d060      	beq.n	8014cb4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8014bf2:	2314      	movs	r3, #20
 8014bf4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8014bf6:	2114      	movs	r1, #20
 8014bf8:	68f8      	ldr	r0, [r7, #12]
 8014bfa:	f7f7 fe5f 	bl	800c8bc <pbuf_add_header>
 8014bfe:	4603      	mov	r3, r0
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d002      	beq.n	8014c0a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014c04:	f06f 0301 	mvn.w	r3, #1
 8014c08:	e07c      	b.n	8014d04 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	685b      	ldr	r3, [r3, #4]
 8014c0e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	895b      	ldrh	r3, [r3, #10]
 8014c14:	2b13      	cmp	r3, #19
 8014c16:	d806      	bhi.n	8014c26 <ip4_output_if_src+0x5e>
 8014c18:	4b3c      	ldr	r3, [pc, #240]	; (8014d0c <ip4_output_if_src+0x144>)
 8014c1a:	f240 3289 	movw	r2, #905	; 0x389
 8014c1e:	493e      	ldr	r1, [pc, #248]	; (8014d18 <ip4_output_if_src+0x150>)
 8014c20:	483c      	ldr	r0, [pc, #240]	; (8014d14 <ip4_output_if_src+0x14c>)
 8014c22:	f001 f927 	bl	8015e74 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8014c26:	69fb      	ldr	r3, [r7, #28]
 8014c28:	78fa      	ldrb	r2, [r7, #3]
 8014c2a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8014c2c:	69fb      	ldr	r3, [r7, #28]
 8014c2e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8014c32:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	681a      	ldr	r2, [r3, #0]
 8014c38:	69fb      	ldr	r3, [r7, #28]
 8014c3a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8014c3c:	8b7b      	ldrh	r3, [r7, #26]
 8014c3e:	089b      	lsrs	r3, r3, #2
 8014c40:	b29b      	uxth	r3, r3
 8014c42:	b2db      	uxtb	r3, r3
 8014c44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014c48:	b2da      	uxtb	r2, r3
 8014c4a:	69fb      	ldr	r3, [r7, #28]
 8014c4c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8014c4e:	69fb      	ldr	r3, [r7, #28]
 8014c50:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014c54:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8014c56:	68fb      	ldr	r3, [r7, #12]
 8014c58:	891b      	ldrh	r3, [r3, #8]
 8014c5a:	4618      	mov	r0, r3
 8014c5c:	f7f6 fae6 	bl	800b22c <lwip_htons>
 8014c60:	4603      	mov	r3, r0
 8014c62:	461a      	mov	r2, r3
 8014c64:	69fb      	ldr	r3, [r7, #28]
 8014c66:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8014c68:	69fb      	ldr	r3, [r7, #28]
 8014c6a:	2200      	movs	r2, #0
 8014c6c:	719a      	strb	r2, [r3, #6]
 8014c6e:	2200      	movs	r2, #0
 8014c70:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8014c72:	4b2a      	ldr	r3, [pc, #168]	; (8014d1c <ip4_output_if_src+0x154>)
 8014c74:	881b      	ldrh	r3, [r3, #0]
 8014c76:	4618      	mov	r0, r3
 8014c78:	f7f6 fad8 	bl	800b22c <lwip_htons>
 8014c7c:	4603      	mov	r3, r0
 8014c7e:	461a      	mov	r2, r3
 8014c80:	69fb      	ldr	r3, [r7, #28]
 8014c82:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8014c84:	4b25      	ldr	r3, [pc, #148]	; (8014d1c <ip4_output_if_src+0x154>)
 8014c86:	881b      	ldrh	r3, [r3, #0]
 8014c88:	3301      	adds	r3, #1
 8014c8a:	b29a      	uxth	r2, r3
 8014c8c:	4b23      	ldr	r3, [pc, #140]	; (8014d1c <ip4_output_if_src+0x154>)
 8014c8e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014c90:	68bb      	ldr	r3, [r7, #8]
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d104      	bne.n	8014ca0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8014c96:	4b22      	ldr	r3, [pc, #136]	; (8014d20 <ip4_output_if_src+0x158>)
 8014c98:	681a      	ldr	r2, [r3, #0]
 8014c9a:	69fb      	ldr	r3, [r7, #28]
 8014c9c:	60da      	str	r2, [r3, #12]
 8014c9e:	e003      	b.n	8014ca8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014ca0:	68bb      	ldr	r3, [r7, #8]
 8014ca2:	681a      	ldr	r2, [r3, #0]
 8014ca4:	69fb      	ldr	r3, [r7, #28]
 8014ca6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8014ca8:	69fb      	ldr	r3, [r7, #28]
 8014caa:	2200      	movs	r2, #0
 8014cac:	729a      	strb	r2, [r3, #10]
 8014cae:	2200      	movs	r2, #0
 8014cb0:	72da      	strb	r2, [r3, #11]
 8014cb2:	e00f      	b.n	8014cd4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8014cb4:	68fb      	ldr	r3, [r7, #12]
 8014cb6:	895b      	ldrh	r3, [r3, #10]
 8014cb8:	2b13      	cmp	r3, #19
 8014cba:	d802      	bhi.n	8014cc2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014cbc:	f06f 0301 	mvn.w	r3, #1
 8014cc0:	e020      	b.n	8014d04 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8014cc2:	68fb      	ldr	r3, [r7, #12]
 8014cc4:	685b      	ldr	r3, [r3, #4]
 8014cc6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8014cc8:	69fb      	ldr	r3, [r7, #28]
 8014cca:	691b      	ldr	r3, [r3, #16]
 8014ccc:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8014cce:	f107 0314 	add.w	r3, r7, #20
 8014cd2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8014cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d00c      	beq.n	8014cf6 <ip4_output_if_src+0x12e>
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	891a      	ldrh	r2, [r3, #8]
 8014ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ce2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8014ce4:	429a      	cmp	r2, r3
 8014ce6:	d906      	bls.n	8014cf6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8014ce8:	687a      	ldr	r2, [r7, #4]
 8014cea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014cec:	68f8      	ldr	r0, [r7, #12]
 8014cee:	f000 fd4b 	bl	8015788 <ip4_frag>
 8014cf2:	4603      	mov	r3, r0
 8014cf4:	e006      	b.n	8014d04 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8014cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cf8:	695b      	ldr	r3, [r3, #20]
 8014cfa:	687a      	ldr	r2, [r7, #4]
 8014cfc:	68f9      	ldr	r1, [r7, #12]
 8014cfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d00:	4798      	blx	r3
 8014d02:	4603      	mov	r3, r0
}
 8014d04:	4618      	mov	r0, r3
 8014d06:	3720      	adds	r7, #32
 8014d08:	46bd      	mov	sp, r7
 8014d0a:	bd80      	pop	{r7, pc}
 8014d0c:	0801972c 	.word	0x0801972c
 8014d10:	08019760 	.word	0x08019760
 8014d14:	0801976c 	.word	0x0801976c
 8014d18:	08019794 	.word	0x08019794
 8014d1c:	20004616 	.word	0x20004616
 8014d20:	0802a6f0 	.word	0x0802a6f0

08014d24 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8014d24:	b480      	push	{r7}
 8014d26:	b085      	sub	sp, #20
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014d38:	d002      	beq.n	8014d40 <ip4_addr_isbroadcast_u32+0x1c>
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	d101      	bne.n	8014d44 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8014d40:	2301      	movs	r3, #1
 8014d42:	e02a      	b.n	8014d9a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8014d44:	683b      	ldr	r3, [r7, #0]
 8014d46:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014d4a:	f003 0302 	and.w	r3, r3, #2
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d101      	bne.n	8014d56 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8014d52:	2300      	movs	r3, #0
 8014d54:	e021      	b.n	8014d9a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8014d56:	683b      	ldr	r3, [r7, #0]
 8014d58:	3304      	adds	r3, #4
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	687a      	ldr	r2, [r7, #4]
 8014d5e:	429a      	cmp	r2, r3
 8014d60:	d101      	bne.n	8014d66 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8014d62:	2300      	movs	r3, #0
 8014d64:	e019      	b.n	8014d9a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8014d66:	68fa      	ldr	r2, [r7, #12]
 8014d68:	683b      	ldr	r3, [r7, #0]
 8014d6a:	3304      	adds	r3, #4
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	405a      	eors	r2, r3
 8014d70:	683b      	ldr	r3, [r7, #0]
 8014d72:	3308      	adds	r3, #8
 8014d74:	681b      	ldr	r3, [r3, #0]
 8014d76:	4013      	ands	r3, r2
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	d10d      	bne.n	8014d98 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014d7c:	683b      	ldr	r3, [r7, #0]
 8014d7e:	3308      	adds	r3, #8
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	43da      	mvns	r2, r3
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8014d88:	683b      	ldr	r3, [r7, #0]
 8014d8a:	3308      	adds	r3, #8
 8014d8c:	681b      	ldr	r3, [r3, #0]
 8014d8e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014d90:	429a      	cmp	r2, r3
 8014d92:	d101      	bne.n	8014d98 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8014d94:	2301      	movs	r3, #1
 8014d96:	e000      	b.n	8014d9a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8014d98:	2300      	movs	r3, #0
  }
}
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	3714      	adds	r7, #20
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014da4:	4770      	bx	lr
	...

08014da8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8014da8:	b580      	push	{r7, lr}
 8014daa:	b084      	sub	sp, #16
 8014dac:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8014dae:	2300      	movs	r3, #0
 8014db0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8014db2:	4b12      	ldr	r3, [pc, #72]	; (8014dfc <ip_reass_tmr+0x54>)
 8014db4:	681b      	ldr	r3, [r3, #0]
 8014db6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8014db8:	e018      	b.n	8014dec <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	7fdb      	ldrb	r3, [r3, #31]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d00b      	beq.n	8014dda <ip_reass_tmr+0x32>
      r->timer--;
 8014dc2:	68fb      	ldr	r3, [r7, #12]
 8014dc4:	7fdb      	ldrb	r3, [r3, #31]
 8014dc6:	3b01      	subs	r3, #1
 8014dc8:	b2da      	uxtb	r2, r3
 8014dca:	68fb      	ldr	r3, [r7, #12]
 8014dcc:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	60fb      	str	r3, [r7, #12]
 8014dd8:	e008      	b.n	8014dec <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	681b      	ldr	r3, [r3, #0]
 8014de2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8014de4:	68b9      	ldr	r1, [r7, #8]
 8014de6:	6878      	ldr	r0, [r7, #4]
 8014de8:	f000 f80a 	bl	8014e00 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8014dec:	68fb      	ldr	r3, [r7, #12]
 8014dee:	2b00      	cmp	r3, #0
 8014df0:	d1e3      	bne.n	8014dba <ip_reass_tmr+0x12>
    }
  }
}
 8014df2:	bf00      	nop
 8014df4:	3710      	adds	r7, #16
 8014df6:	46bd      	mov	sp, r7
 8014df8:	bd80      	pop	{r7, pc}
 8014dfa:	bf00      	nop
 8014dfc:	20004618 	.word	0x20004618

08014e00 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014e00:	b580      	push	{r7, lr}
 8014e02:	b088      	sub	sp, #32
 8014e04:	af00      	add	r7, sp, #0
 8014e06:	6078      	str	r0, [r7, #4]
 8014e08:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8014e0a:	2300      	movs	r3, #0
 8014e0c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8014e0e:	683a      	ldr	r2, [r7, #0]
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	429a      	cmp	r2, r3
 8014e14:	d105      	bne.n	8014e22 <ip_reass_free_complete_datagram+0x22>
 8014e16:	4b45      	ldr	r3, [pc, #276]	; (8014f2c <ip_reass_free_complete_datagram+0x12c>)
 8014e18:	22ab      	movs	r2, #171	; 0xab
 8014e1a:	4945      	ldr	r1, [pc, #276]	; (8014f30 <ip_reass_free_complete_datagram+0x130>)
 8014e1c:	4845      	ldr	r0, [pc, #276]	; (8014f34 <ip_reass_free_complete_datagram+0x134>)
 8014e1e:	f001 f829 	bl	8015e74 <iprintf>
  if (prev != NULL) {
 8014e22:	683b      	ldr	r3, [r7, #0]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d00a      	beq.n	8014e3e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8014e28:	683b      	ldr	r3, [r7, #0]
 8014e2a:	681b      	ldr	r3, [r3, #0]
 8014e2c:	687a      	ldr	r2, [r7, #4]
 8014e2e:	429a      	cmp	r2, r3
 8014e30:	d005      	beq.n	8014e3e <ip_reass_free_complete_datagram+0x3e>
 8014e32:	4b3e      	ldr	r3, [pc, #248]	; (8014f2c <ip_reass_free_complete_datagram+0x12c>)
 8014e34:	22ad      	movs	r2, #173	; 0xad
 8014e36:	4940      	ldr	r1, [pc, #256]	; (8014f38 <ip_reass_free_complete_datagram+0x138>)
 8014e38:	483e      	ldr	r0, [pc, #248]	; (8014f34 <ip_reass_free_complete_datagram+0x134>)
 8014e3a:	f001 f81b 	bl	8015e74 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	685b      	ldr	r3, [r3, #4]
 8014e42:	685b      	ldr	r3, [r3, #4]
 8014e44:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8014e46:	697b      	ldr	r3, [r7, #20]
 8014e48:	889b      	ldrh	r3, [r3, #4]
 8014e4a:	b29b      	uxth	r3, r3
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	d12a      	bne.n	8014ea6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	685b      	ldr	r3, [r3, #4]
 8014e54:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8014e56:	697b      	ldr	r3, [r7, #20]
 8014e58:	681a      	ldr	r2, [r3, #0]
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8014e5e:	69bb      	ldr	r3, [r7, #24]
 8014e60:	6858      	ldr	r0, [r3, #4]
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	3308      	adds	r3, #8
 8014e66:	2214      	movs	r2, #20
 8014e68:	4619      	mov	r1, r3
 8014e6a:	f000 fff0 	bl	8015e4e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8014e6e:	2101      	movs	r1, #1
 8014e70:	69b8      	ldr	r0, [r7, #24]
 8014e72:	f7ff fc49 	bl	8014708 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8014e76:	69b8      	ldr	r0, [r7, #24]
 8014e78:	f7f7 fe44 	bl	800cb04 <pbuf_clen>
 8014e7c:	4603      	mov	r3, r0
 8014e7e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014e80:	8bfa      	ldrh	r2, [r7, #30]
 8014e82:	8a7b      	ldrh	r3, [r7, #18]
 8014e84:	4413      	add	r3, r2
 8014e86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014e8a:	db05      	blt.n	8014e98 <ip_reass_free_complete_datagram+0x98>
 8014e8c:	4b27      	ldr	r3, [pc, #156]	; (8014f2c <ip_reass_free_complete_datagram+0x12c>)
 8014e8e:	22bc      	movs	r2, #188	; 0xbc
 8014e90:	492a      	ldr	r1, [pc, #168]	; (8014f3c <ip_reass_free_complete_datagram+0x13c>)
 8014e92:	4828      	ldr	r0, [pc, #160]	; (8014f34 <ip_reass_free_complete_datagram+0x134>)
 8014e94:	f000 ffee 	bl	8015e74 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014e98:	8bfa      	ldrh	r2, [r7, #30]
 8014e9a:	8a7b      	ldrh	r3, [r7, #18]
 8014e9c:	4413      	add	r3, r2
 8014e9e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8014ea0:	69b8      	ldr	r0, [r7, #24]
 8014ea2:	f7f7 fda1 	bl	800c9e8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	685b      	ldr	r3, [r3, #4]
 8014eaa:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8014eac:	e01f      	b.n	8014eee <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8014eae:	69bb      	ldr	r3, [r7, #24]
 8014eb0:	685b      	ldr	r3, [r3, #4]
 8014eb2:	617b      	str	r3, [r7, #20]
    pcur = p;
 8014eb4:	69bb      	ldr	r3, [r7, #24]
 8014eb6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8014eb8:	697b      	ldr	r3, [r7, #20]
 8014eba:	681b      	ldr	r3, [r3, #0]
 8014ebc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8014ebe:	68f8      	ldr	r0, [r7, #12]
 8014ec0:	f7f7 fe20 	bl	800cb04 <pbuf_clen>
 8014ec4:	4603      	mov	r3, r0
 8014ec6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014ec8:	8bfa      	ldrh	r2, [r7, #30]
 8014eca:	8a7b      	ldrh	r3, [r7, #18]
 8014ecc:	4413      	add	r3, r2
 8014ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014ed2:	db05      	blt.n	8014ee0 <ip_reass_free_complete_datagram+0xe0>
 8014ed4:	4b15      	ldr	r3, [pc, #84]	; (8014f2c <ip_reass_free_complete_datagram+0x12c>)
 8014ed6:	22cc      	movs	r2, #204	; 0xcc
 8014ed8:	4918      	ldr	r1, [pc, #96]	; (8014f3c <ip_reass_free_complete_datagram+0x13c>)
 8014eda:	4816      	ldr	r0, [pc, #88]	; (8014f34 <ip_reass_free_complete_datagram+0x134>)
 8014edc:	f000 ffca 	bl	8015e74 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014ee0:	8bfa      	ldrh	r2, [r7, #30]
 8014ee2:	8a7b      	ldrh	r3, [r7, #18]
 8014ee4:	4413      	add	r3, r2
 8014ee6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8014ee8:	68f8      	ldr	r0, [r7, #12]
 8014eea:	f7f7 fd7d 	bl	800c9e8 <pbuf_free>
  while (p != NULL) {
 8014eee:	69bb      	ldr	r3, [r7, #24]
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d1dc      	bne.n	8014eae <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8014ef4:	6839      	ldr	r1, [r7, #0]
 8014ef6:	6878      	ldr	r0, [r7, #4]
 8014ef8:	f000 f8c2 	bl	8015080 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8014efc:	4b10      	ldr	r3, [pc, #64]	; (8014f40 <ip_reass_free_complete_datagram+0x140>)
 8014efe:	881b      	ldrh	r3, [r3, #0]
 8014f00:	8bfa      	ldrh	r2, [r7, #30]
 8014f02:	429a      	cmp	r2, r3
 8014f04:	d905      	bls.n	8014f12 <ip_reass_free_complete_datagram+0x112>
 8014f06:	4b09      	ldr	r3, [pc, #36]	; (8014f2c <ip_reass_free_complete_datagram+0x12c>)
 8014f08:	22d2      	movs	r2, #210	; 0xd2
 8014f0a:	490e      	ldr	r1, [pc, #56]	; (8014f44 <ip_reass_free_complete_datagram+0x144>)
 8014f0c:	4809      	ldr	r0, [pc, #36]	; (8014f34 <ip_reass_free_complete_datagram+0x134>)
 8014f0e:	f000 ffb1 	bl	8015e74 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8014f12:	4b0b      	ldr	r3, [pc, #44]	; (8014f40 <ip_reass_free_complete_datagram+0x140>)
 8014f14:	881a      	ldrh	r2, [r3, #0]
 8014f16:	8bfb      	ldrh	r3, [r7, #30]
 8014f18:	1ad3      	subs	r3, r2, r3
 8014f1a:	b29a      	uxth	r2, r3
 8014f1c:	4b08      	ldr	r3, [pc, #32]	; (8014f40 <ip_reass_free_complete_datagram+0x140>)
 8014f1e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8014f20:	8bfb      	ldrh	r3, [r7, #30]
}
 8014f22:	4618      	mov	r0, r3
 8014f24:	3720      	adds	r7, #32
 8014f26:	46bd      	mov	sp, r7
 8014f28:	bd80      	pop	{r7, pc}
 8014f2a:	bf00      	nop
 8014f2c:	080197c4 	.word	0x080197c4
 8014f30:	08019800 	.word	0x08019800
 8014f34:	0801980c 	.word	0x0801980c
 8014f38:	08019834 	.word	0x08019834
 8014f3c:	08019848 	.word	0x08019848
 8014f40:	2000461c 	.word	0x2000461c
 8014f44:	08019868 	.word	0x08019868

08014f48 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8014f48:	b580      	push	{r7, lr}
 8014f4a:	b08a      	sub	sp, #40	; 0x28
 8014f4c:	af00      	add	r7, sp, #0
 8014f4e:	6078      	str	r0, [r7, #4]
 8014f50:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8014f52:	2300      	movs	r3, #0
 8014f54:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8014f56:	2300      	movs	r3, #0
 8014f58:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8014f5a:	2300      	movs	r3, #0
 8014f5c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8014f5e:	2300      	movs	r3, #0
 8014f60:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8014f62:	2300      	movs	r3, #0
 8014f64:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8014f66:	4b28      	ldr	r3, [pc, #160]	; (8015008 <ip_reass_remove_oldest_datagram+0xc0>)
 8014f68:	681b      	ldr	r3, [r3, #0]
 8014f6a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8014f6c:	e030      	b.n	8014fd0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8014f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f70:	695a      	ldr	r2, [r3, #20]
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	68db      	ldr	r3, [r3, #12]
 8014f76:	429a      	cmp	r2, r3
 8014f78:	d10c      	bne.n	8014f94 <ip_reass_remove_oldest_datagram+0x4c>
 8014f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f7c:	699a      	ldr	r2, [r3, #24]
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	691b      	ldr	r3, [r3, #16]
 8014f82:	429a      	cmp	r2, r3
 8014f84:	d106      	bne.n	8014f94 <ip_reass_remove_oldest_datagram+0x4c>
 8014f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f88:	899a      	ldrh	r2, [r3, #12]
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	889b      	ldrh	r3, [r3, #4]
 8014f8e:	b29b      	uxth	r3, r3
 8014f90:	429a      	cmp	r2, r3
 8014f92:	d014      	beq.n	8014fbe <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8014f94:	693b      	ldr	r3, [r7, #16]
 8014f96:	3301      	adds	r3, #1
 8014f98:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8014f9a:	6a3b      	ldr	r3, [r7, #32]
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	d104      	bne.n	8014faa <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8014fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fa2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014fa4:	69fb      	ldr	r3, [r7, #28]
 8014fa6:	61bb      	str	r3, [r7, #24]
 8014fa8:	e009      	b.n	8014fbe <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8014faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fac:	7fda      	ldrb	r2, [r3, #31]
 8014fae:	6a3b      	ldr	r3, [r7, #32]
 8014fb0:	7fdb      	ldrb	r3, [r3, #31]
 8014fb2:	429a      	cmp	r2, r3
 8014fb4:	d803      	bhi.n	8014fbe <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8014fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fb8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014fba:	69fb      	ldr	r3, [r7, #28]
 8014fbc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8014fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d001      	beq.n	8014fca <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8014fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fc8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8014fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fcc:	681b      	ldr	r3, [r3, #0]
 8014fce:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8014fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	d1cb      	bne.n	8014f6e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8014fd6:	6a3b      	ldr	r3, [r7, #32]
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d008      	beq.n	8014fee <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8014fdc:	69b9      	ldr	r1, [r7, #24]
 8014fde:	6a38      	ldr	r0, [r7, #32]
 8014fe0:	f7ff ff0e 	bl	8014e00 <ip_reass_free_complete_datagram>
 8014fe4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8014fe6:	697a      	ldr	r2, [r7, #20]
 8014fe8:	68fb      	ldr	r3, [r7, #12]
 8014fea:	4413      	add	r3, r2
 8014fec:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8014fee:	697a      	ldr	r2, [r7, #20]
 8014ff0:	683b      	ldr	r3, [r7, #0]
 8014ff2:	429a      	cmp	r2, r3
 8014ff4:	da02      	bge.n	8014ffc <ip_reass_remove_oldest_datagram+0xb4>
 8014ff6:	693b      	ldr	r3, [r7, #16]
 8014ff8:	2b01      	cmp	r3, #1
 8014ffa:	dcac      	bgt.n	8014f56 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8014ffc:	697b      	ldr	r3, [r7, #20]
}
 8014ffe:	4618      	mov	r0, r3
 8015000:	3728      	adds	r7, #40	; 0x28
 8015002:	46bd      	mov	sp, r7
 8015004:	bd80      	pop	{r7, pc}
 8015006:	bf00      	nop
 8015008:	20004618 	.word	0x20004618

0801500c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801500c:	b580      	push	{r7, lr}
 801500e:	b084      	sub	sp, #16
 8015010:	af00      	add	r7, sp, #0
 8015012:	6078      	str	r0, [r7, #4]
 8015014:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015016:	2004      	movs	r0, #4
 8015018:	f7f6 fdf4 	bl	800bc04 <memp_malloc>
 801501c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801501e:	68fb      	ldr	r3, [r7, #12]
 8015020:	2b00      	cmp	r3, #0
 8015022:	d110      	bne.n	8015046 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8015024:	6839      	ldr	r1, [r7, #0]
 8015026:	6878      	ldr	r0, [r7, #4]
 8015028:	f7ff ff8e 	bl	8014f48 <ip_reass_remove_oldest_datagram>
 801502c:	4602      	mov	r2, r0
 801502e:	683b      	ldr	r3, [r7, #0]
 8015030:	4293      	cmp	r3, r2
 8015032:	dc03      	bgt.n	801503c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015034:	2004      	movs	r0, #4
 8015036:	f7f6 fde5 	bl	800bc04 <memp_malloc>
 801503a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	2b00      	cmp	r3, #0
 8015040:	d101      	bne.n	8015046 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8015042:	2300      	movs	r3, #0
 8015044:	e016      	b.n	8015074 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8015046:	2220      	movs	r2, #32
 8015048:	2100      	movs	r1, #0
 801504a:	68f8      	ldr	r0, [r7, #12]
 801504c:	f000 ff0a 	bl	8015e64 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015050:	68fb      	ldr	r3, [r7, #12]
 8015052:	220f      	movs	r2, #15
 8015054:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8015056:	4b09      	ldr	r3, [pc, #36]	; (801507c <ip_reass_enqueue_new_datagram+0x70>)
 8015058:	681a      	ldr	r2, [r3, #0]
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801505e:	4a07      	ldr	r2, [pc, #28]	; (801507c <ip_reass_enqueue_new_datagram+0x70>)
 8015060:	68fb      	ldr	r3, [r7, #12]
 8015062:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	3308      	adds	r3, #8
 8015068:	2214      	movs	r2, #20
 801506a:	6879      	ldr	r1, [r7, #4]
 801506c:	4618      	mov	r0, r3
 801506e:	f000 feee 	bl	8015e4e <memcpy>
  return ipr;
 8015072:	68fb      	ldr	r3, [r7, #12]
}
 8015074:	4618      	mov	r0, r3
 8015076:	3710      	adds	r7, #16
 8015078:	46bd      	mov	sp, r7
 801507a:	bd80      	pop	{r7, pc}
 801507c:	20004618 	.word	0x20004618

08015080 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015080:	b580      	push	{r7, lr}
 8015082:	b082      	sub	sp, #8
 8015084:	af00      	add	r7, sp, #0
 8015086:	6078      	str	r0, [r7, #4]
 8015088:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801508a:	4b10      	ldr	r3, [pc, #64]	; (80150cc <ip_reass_dequeue_datagram+0x4c>)
 801508c:	681b      	ldr	r3, [r3, #0]
 801508e:	687a      	ldr	r2, [r7, #4]
 8015090:	429a      	cmp	r2, r3
 8015092:	d104      	bne.n	801509e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	681b      	ldr	r3, [r3, #0]
 8015098:	4a0c      	ldr	r2, [pc, #48]	; (80150cc <ip_reass_dequeue_datagram+0x4c>)
 801509a:	6013      	str	r3, [r2, #0]
 801509c:	e00d      	b.n	80150ba <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801509e:	683b      	ldr	r3, [r7, #0]
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d106      	bne.n	80150b2 <ip_reass_dequeue_datagram+0x32>
 80150a4:	4b0a      	ldr	r3, [pc, #40]	; (80150d0 <ip_reass_dequeue_datagram+0x50>)
 80150a6:	f240 1245 	movw	r2, #325	; 0x145
 80150aa:	490a      	ldr	r1, [pc, #40]	; (80150d4 <ip_reass_dequeue_datagram+0x54>)
 80150ac:	480a      	ldr	r0, [pc, #40]	; (80150d8 <ip_reass_dequeue_datagram+0x58>)
 80150ae:	f000 fee1 	bl	8015e74 <iprintf>
    prev->next = ipr->next;
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	681a      	ldr	r2, [r3, #0]
 80150b6:	683b      	ldr	r3, [r7, #0]
 80150b8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80150ba:	6879      	ldr	r1, [r7, #4]
 80150bc:	2004      	movs	r0, #4
 80150be:	f7f6 fdf3 	bl	800bca8 <memp_free>
}
 80150c2:	bf00      	nop
 80150c4:	3708      	adds	r7, #8
 80150c6:	46bd      	mov	sp, r7
 80150c8:	bd80      	pop	{r7, pc}
 80150ca:	bf00      	nop
 80150cc:	20004618 	.word	0x20004618
 80150d0:	080197c4 	.word	0x080197c4
 80150d4:	0801988c 	.word	0x0801988c
 80150d8:	0801980c 	.word	0x0801980c

080150dc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80150dc:	b580      	push	{r7, lr}
 80150de:	b08c      	sub	sp, #48	; 0x30
 80150e0:	af00      	add	r7, sp, #0
 80150e2:	60f8      	str	r0, [r7, #12]
 80150e4:	60b9      	str	r1, [r7, #8]
 80150e6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80150e8:	2300      	movs	r3, #0
 80150ea:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80150ec:	2301      	movs	r3, #1
 80150ee:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80150f0:	68bb      	ldr	r3, [r7, #8]
 80150f2:	685b      	ldr	r3, [r3, #4]
 80150f4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80150f6:	69fb      	ldr	r3, [r7, #28]
 80150f8:	885b      	ldrh	r3, [r3, #2]
 80150fa:	b29b      	uxth	r3, r3
 80150fc:	4618      	mov	r0, r3
 80150fe:	f7f6 f895 	bl	800b22c <lwip_htons>
 8015102:	4603      	mov	r3, r0
 8015104:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8015106:	69fb      	ldr	r3, [r7, #28]
 8015108:	781b      	ldrb	r3, [r3, #0]
 801510a:	f003 030f 	and.w	r3, r3, #15
 801510e:	b2db      	uxtb	r3, r3
 8015110:	009b      	lsls	r3, r3, #2
 8015112:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8015114:	7e7b      	ldrb	r3, [r7, #25]
 8015116:	b29b      	uxth	r3, r3
 8015118:	8b7a      	ldrh	r2, [r7, #26]
 801511a:	429a      	cmp	r2, r3
 801511c:	d202      	bcs.n	8015124 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801511e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015122:	e135      	b.n	8015390 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8015124:	7e7b      	ldrb	r3, [r7, #25]
 8015126:	b29b      	uxth	r3, r3
 8015128:	8b7a      	ldrh	r2, [r7, #26]
 801512a:	1ad3      	subs	r3, r2, r3
 801512c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801512e:	69fb      	ldr	r3, [r7, #28]
 8015130:	88db      	ldrh	r3, [r3, #6]
 8015132:	b29b      	uxth	r3, r3
 8015134:	4618      	mov	r0, r3
 8015136:	f7f6 f879 	bl	800b22c <lwip_htons>
 801513a:	4603      	mov	r3, r0
 801513c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015140:	b29b      	uxth	r3, r3
 8015142:	00db      	lsls	r3, r3, #3
 8015144:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8015146:	68bb      	ldr	r3, [r7, #8]
 8015148:	685b      	ldr	r3, [r3, #4]
 801514a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801514c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801514e:	2200      	movs	r2, #0
 8015150:	701a      	strb	r2, [r3, #0]
 8015152:	2200      	movs	r2, #0
 8015154:	705a      	strb	r2, [r3, #1]
 8015156:	2200      	movs	r2, #0
 8015158:	709a      	strb	r2, [r3, #2]
 801515a:	2200      	movs	r2, #0
 801515c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801515e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015160:	8afa      	ldrh	r2, [r7, #22]
 8015162:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8015164:	8afa      	ldrh	r2, [r7, #22]
 8015166:	8b7b      	ldrh	r3, [r7, #26]
 8015168:	4413      	add	r3, r2
 801516a:	b29a      	uxth	r2, r3
 801516c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801516e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015172:	88db      	ldrh	r3, [r3, #6]
 8015174:	b29b      	uxth	r3, r3
 8015176:	8afa      	ldrh	r2, [r7, #22]
 8015178:	429a      	cmp	r2, r3
 801517a:	d902      	bls.n	8015182 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801517c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015180:	e106      	b.n	8015390 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	685b      	ldr	r3, [r3, #4]
 8015186:	627b      	str	r3, [r7, #36]	; 0x24
 8015188:	e068      	b.n	801525c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801518c:	685b      	ldr	r3, [r3, #4]
 801518e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015192:	889b      	ldrh	r3, [r3, #4]
 8015194:	b29a      	uxth	r2, r3
 8015196:	693b      	ldr	r3, [r7, #16]
 8015198:	889b      	ldrh	r3, [r3, #4]
 801519a:	b29b      	uxth	r3, r3
 801519c:	429a      	cmp	r2, r3
 801519e:	d235      	bcs.n	801520c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80151a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80151a4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80151a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d020      	beq.n	80151ee <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80151ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151ae:	889b      	ldrh	r3, [r3, #4]
 80151b0:	b29a      	uxth	r2, r3
 80151b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151b4:	88db      	ldrh	r3, [r3, #6]
 80151b6:	b29b      	uxth	r3, r3
 80151b8:	429a      	cmp	r2, r3
 80151ba:	d307      	bcc.n	80151cc <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80151bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151be:	88db      	ldrh	r3, [r3, #6]
 80151c0:	b29a      	uxth	r2, r3
 80151c2:	693b      	ldr	r3, [r7, #16]
 80151c4:	889b      	ldrh	r3, [r3, #4]
 80151c6:	b29b      	uxth	r3, r3
 80151c8:	429a      	cmp	r2, r3
 80151ca:	d902      	bls.n	80151d2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80151cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80151d0:	e0de      	b.n	8015390 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80151d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151d4:	68ba      	ldr	r2, [r7, #8]
 80151d6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80151d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151da:	88db      	ldrh	r3, [r3, #6]
 80151dc:	b29a      	uxth	r2, r3
 80151de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151e0:	889b      	ldrh	r3, [r3, #4]
 80151e2:	b29b      	uxth	r3, r3
 80151e4:	429a      	cmp	r2, r3
 80151e6:	d03d      	beq.n	8015264 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80151e8:	2300      	movs	r3, #0
 80151ea:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80151ec:	e03a      	b.n	8015264 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80151ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151f0:	88db      	ldrh	r3, [r3, #6]
 80151f2:	b29a      	uxth	r2, r3
 80151f4:	693b      	ldr	r3, [r7, #16]
 80151f6:	889b      	ldrh	r3, [r3, #4]
 80151f8:	b29b      	uxth	r3, r3
 80151fa:	429a      	cmp	r2, r3
 80151fc:	d902      	bls.n	8015204 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80151fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015202:	e0c5      	b.n	8015390 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015204:	68fb      	ldr	r3, [r7, #12]
 8015206:	68ba      	ldr	r2, [r7, #8]
 8015208:	605a      	str	r2, [r3, #4]
      break;
 801520a:	e02b      	b.n	8015264 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801520c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801520e:	889b      	ldrh	r3, [r3, #4]
 8015210:	b29a      	uxth	r2, r3
 8015212:	693b      	ldr	r3, [r7, #16]
 8015214:	889b      	ldrh	r3, [r3, #4]
 8015216:	b29b      	uxth	r3, r3
 8015218:	429a      	cmp	r2, r3
 801521a:	d102      	bne.n	8015222 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801521c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015220:	e0b6      	b.n	8015390 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8015222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015224:	889b      	ldrh	r3, [r3, #4]
 8015226:	b29a      	uxth	r2, r3
 8015228:	693b      	ldr	r3, [r7, #16]
 801522a:	88db      	ldrh	r3, [r3, #6]
 801522c:	b29b      	uxth	r3, r3
 801522e:	429a      	cmp	r2, r3
 8015230:	d202      	bcs.n	8015238 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015232:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015236:	e0ab      	b.n	8015390 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8015238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801523a:	2b00      	cmp	r3, #0
 801523c:	d009      	beq.n	8015252 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801523e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015240:	88db      	ldrh	r3, [r3, #6]
 8015242:	b29a      	uxth	r2, r3
 8015244:	693b      	ldr	r3, [r7, #16]
 8015246:	889b      	ldrh	r3, [r3, #4]
 8015248:	b29b      	uxth	r3, r3
 801524a:	429a      	cmp	r2, r3
 801524c:	d001      	beq.n	8015252 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801524e:	2300      	movs	r3, #0
 8015250:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8015252:	693b      	ldr	r3, [r7, #16]
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8015258:	693b      	ldr	r3, [r7, #16]
 801525a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801525e:	2b00      	cmp	r3, #0
 8015260:	d193      	bne.n	801518a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8015262:	e000      	b.n	8015266 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8015264:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8015266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015268:	2b00      	cmp	r3, #0
 801526a:	d12d      	bne.n	80152c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801526c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801526e:	2b00      	cmp	r3, #0
 8015270:	d01c      	beq.n	80152ac <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8015272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015274:	88db      	ldrh	r3, [r3, #6]
 8015276:	b29a      	uxth	r2, r3
 8015278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801527a:	889b      	ldrh	r3, [r3, #4]
 801527c:	b29b      	uxth	r3, r3
 801527e:	429a      	cmp	r2, r3
 8015280:	d906      	bls.n	8015290 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8015282:	4b45      	ldr	r3, [pc, #276]	; (8015398 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015284:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8015288:	4944      	ldr	r1, [pc, #272]	; (801539c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801528a:	4845      	ldr	r0, [pc, #276]	; (80153a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801528c:	f000 fdf2 	bl	8015e74 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015292:	68ba      	ldr	r2, [r7, #8]
 8015294:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8015296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015298:	88db      	ldrh	r3, [r3, #6]
 801529a:	b29a      	uxth	r2, r3
 801529c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801529e:	889b      	ldrh	r3, [r3, #4]
 80152a0:	b29b      	uxth	r3, r3
 80152a2:	429a      	cmp	r2, r3
 80152a4:	d010      	beq.n	80152c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80152a6:	2300      	movs	r3, #0
 80152a8:	623b      	str	r3, [r7, #32]
 80152aa:	e00d      	b.n	80152c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80152ac:	68fb      	ldr	r3, [r7, #12]
 80152ae:	685b      	ldr	r3, [r3, #4]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d006      	beq.n	80152c2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80152b4:	4b38      	ldr	r3, [pc, #224]	; (8015398 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80152b6:	f240 12bf 	movw	r2, #447	; 0x1bf
 80152ba:	493a      	ldr	r1, [pc, #232]	; (80153a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80152bc:	4838      	ldr	r0, [pc, #224]	; (80153a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80152be:	f000 fdd9 	bl	8015e74 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80152c2:	68fb      	ldr	r3, [r7, #12]
 80152c4:	68ba      	ldr	r2, [r7, #8]
 80152c6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	d105      	bne.n	80152da <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	7f9b      	ldrb	r3, [r3, #30]
 80152d2:	f003 0301 	and.w	r3, r3, #1
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d059      	beq.n	801538e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80152da:	6a3b      	ldr	r3, [r7, #32]
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d04f      	beq.n	8015380 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80152e0:	68fb      	ldr	r3, [r7, #12]
 80152e2:	685b      	ldr	r3, [r3, #4]
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	d006      	beq.n	80152f6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80152e8:	68fb      	ldr	r3, [r7, #12]
 80152ea:	685b      	ldr	r3, [r3, #4]
 80152ec:	685b      	ldr	r3, [r3, #4]
 80152ee:	889b      	ldrh	r3, [r3, #4]
 80152f0:	b29b      	uxth	r3, r3
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d002      	beq.n	80152fc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80152f6:	2300      	movs	r3, #0
 80152f8:	623b      	str	r3, [r7, #32]
 80152fa:	e041      	b.n	8015380 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80152fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152fe:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8015300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015302:	681b      	ldr	r3, [r3, #0]
 8015304:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8015306:	e012      	b.n	801532e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8015308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801530a:	685b      	ldr	r3, [r3, #4]
 801530c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801530e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015310:	88db      	ldrh	r3, [r3, #6]
 8015312:	b29a      	uxth	r2, r3
 8015314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015316:	889b      	ldrh	r3, [r3, #4]
 8015318:	b29b      	uxth	r3, r3
 801531a:	429a      	cmp	r2, r3
 801531c:	d002      	beq.n	8015324 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801531e:	2300      	movs	r3, #0
 8015320:	623b      	str	r3, [r7, #32]
            break;
 8015322:	e007      	b.n	8015334 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8015324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015326:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8015328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801532e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015330:	2b00      	cmp	r3, #0
 8015332:	d1e9      	bne.n	8015308 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8015334:	6a3b      	ldr	r3, [r7, #32]
 8015336:	2b00      	cmp	r3, #0
 8015338:	d022      	beq.n	8015380 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801533a:	68fb      	ldr	r3, [r7, #12]
 801533c:	685b      	ldr	r3, [r3, #4]
 801533e:	2b00      	cmp	r3, #0
 8015340:	d106      	bne.n	8015350 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8015342:	4b15      	ldr	r3, [pc, #84]	; (8015398 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015344:	f240 12df 	movw	r2, #479	; 0x1df
 8015348:	4917      	ldr	r1, [pc, #92]	; (80153a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801534a:	4815      	ldr	r0, [pc, #84]	; (80153a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801534c:	f000 fd92 	bl	8015e74 <iprintf>
          LWIP_ASSERT("sanity check",
 8015350:	68fb      	ldr	r3, [r7, #12]
 8015352:	685b      	ldr	r3, [r3, #4]
 8015354:	685b      	ldr	r3, [r3, #4]
 8015356:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015358:	429a      	cmp	r2, r3
 801535a:	d106      	bne.n	801536a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801535c:	4b0e      	ldr	r3, [pc, #56]	; (8015398 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801535e:	f240 12e1 	movw	r2, #481	; 0x1e1
 8015362:	4911      	ldr	r1, [pc, #68]	; (80153a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8015364:	480e      	ldr	r0, [pc, #56]	; (80153a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015366:	f000 fd85 	bl	8015e74 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801536a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	2b00      	cmp	r3, #0
 8015370:	d006      	beq.n	8015380 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8015372:	4b09      	ldr	r3, [pc, #36]	; (8015398 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015374:	f240 12e3 	movw	r2, #483	; 0x1e3
 8015378:	490c      	ldr	r1, [pc, #48]	; (80153ac <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801537a:	4809      	ldr	r0, [pc, #36]	; (80153a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801537c:	f000 fd7a 	bl	8015e74 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8015380:	6a3b      	ldr	r3, [r7, #32]
 8015382:	2b00      	cmp	r3, #0
 8015384:	bf14      	ite	ne
 8015386:	2301      	movne	r3, #1
 8015388:	2300      	moveq	r3, #0
 801538a:	b2db      	uxtb	r3, r3
 801538c:	e000      	b.n	8015390 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801538e:	2300      	movs	r3, #0
}
 8015390:	4618      	mov	r0, r3
 8015392:	3730      	adds	r7, #48	; 0x30
 8015394:	46bd      	mov	sp, r7
 8015396:	bd80      	pop	{r7, pc}
 8015398:	080197c4 	.word	0x080197c4
 801539c:	080198a8 	.word	0x080198a8
 80153a0:	0801980c 	.word	0x0801980c
 80153a4:	080198c8 	.word	0x080198c8
 80153a8:	08019900 	.word	0x08019900
 80153ac:	08019910 	.word	0x08019910

080153b0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80153b0:	b580      	push	{r7, lr}
 80153b2:	b08e      	sub	sp, #56	; 0x38
 80153b4:	af00      	add	r7, sp, #0
 80153b6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	685b      	ldr	r3, [r3, #4]
 80153bc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80153be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153c0:	781b      	ldrb	r3, [r3, #0]
 80153c2:	f003 030f 	and.w	r3, r3, #15
 80153c6:	b2db      	uxtb	r3, r3
 80153c8:	009b      	lsls	r3, r3, #2
 80153ca:	b2db      	uxtb	r3, r3
 80153cc:	2b14      	cmp	r3, #20
 80153ce:	f040 8167 	bne.w	80156a0 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80153d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153d4:	88db      	ldrh	r3, [r3, #6]
 80153d6:	b29b      	uxth	r3, r3
 80153d8:	4618      	mov	r0, r3
 80153da:	f7f5 ff27 	bl	800b22c <lwip_htons>
 80153de:	4603      	mov	r3, r0
 80153e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80153e4:	b29b      	uxth	r3, r3
 80153e6:	00db      	lsls	r3, r3, #3
 80153e8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80153ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153ec:	885b      	ldrh	r3, [r3, #2]
 80153ee:	b29b      	uxth	r3, r3
 80153f0:	4618      	mov	r0, r3
 80153f2:	f7f5 ff1b 	bl	800b22c <lwip_htons>
 80153f6:	4603      	mov	r3, r0
 80153f8:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80153fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153fc:	781b      	ldrb	r3, [r3, #0]
 80153fe:	f003 030f 	and.w	r3, r3, #15
 8015402:	b2db      	uxtb	r3, r3
 8015404:	009b      	lsls	r3, r3, #2
 8015406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801540a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801540e:	b29b      	uxth	r3, r3
 8015410:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015412:	429a      	cmp	r2, r3
 8015414:	f0c0 8146 	bcc.w	80156a4 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8015418:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801541c:	b29b      	uxth	r3, r3
 801541e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015420:	1ad3      	subs	r3, r2, r3
 8015422:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8015424:	6878      	ldr	r0, [r7, #4]
 8015426:	f7f7 fb6d 	bl	800cb04 <pbuf_clen>
 801542a:	4603      	mov	r3, r0
 801542c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801542e:	4ba3      	ldr	r3, [pc, #652]	; (80156bc <ip4_reass+0x30c>)
 8015430:	881b      	ldrh	r3, [r3, #0]
 8015432:	461a      	mov	r2, r3
 8015434:	8c3b      	ldrh	r3, [r7, #32]
 8015436:	4413      	add	r3, r2
 8015438:	2b0a      	cmp	r3, #10
 801543a:	dd10      	ble.n	801545e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801543c:	8c3b      	ldrh	r3, [r7, #32]
 801543e:	4619      	mov	r1, r3
 8015440:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015442:	f7ff fd81 	bl	8014f48 <ip_reass_remove_oldest_datagram>
 8015446:	4603      	mov	r3, r0
 8015448:	2b00      	cmp	r3, #0
 801544a:	f000 812d 	beq.w	80156a8 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801544e:	4b9b      	ldr	r3, [pc, #620]	; (80156bc <ip4_reass+0x30c>)
 8015450:	881b      	ldrh	r3, [r3, #0]
 8015452:	461a      	mov	r2, r3
 8015454:	8c3b      	ldrh	r3, [r7, #32]
 8015456:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015458:	2b0a      	cmp	r3, #10
 801545a:	f300 8125 	bgt.w	80156a8 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801545e:	4b98      	ldr	r3, [pc, #608]	; (80156c0 <ip4_reass+0x310>)
 8015460:	681b      	ldr	r3, [r3, #0]
 8015462:	633b      	str	r3, [r7, #48]	; 0x30
 8015464:	e015      	b.n	8015492 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8015466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015468:	695a      	ldr	r2, [r3, #20]
 801546a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801546c:	68db      	ldr	r3, [r3, #12]
 801546e:	429a      	cmp	r2, r3
 8015470:	d10c      	bne.n	801548c <ip4_reass+0xdc>
 8015472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015474:	699a      	ldr	r2, [r3, #24]
 8015476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015478:	691b      	ldr	r3, [r3, #16]
 801547a:	429a      	cmp	r2, r3
 801547c:	d106      	bne.n	801548c <ip4_reass+0xdc>
 801547e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015480:	899a      	ldrh	r2, [r3, #12]
 8015482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015484:	889b      	ldrh	r3, [r3, #4]
 8015486:	b29b      	uxth	r3, r3
 8015488:	429a      	cmp	r2, r3
 801548a:	d006      	beq.n	801549a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801548c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801548e:	681b      	ldr	r3, [r3, #0]
 8015490:	633b      	str	r3, [r7, #48]	; 0x30
 8015492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015494:	2b00      	cmp	r3, #0
 8015496:	d1e6      	bne.n	8015466 <ip4_reass+0xb6>
 8015498:	e000      	b.n	801549c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801549a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801549c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d109      	bne.n	80154b6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80154a2:	8c3b      	ldrh	r3, [r7, #32]
 80154a4:	4619      	mov	r1, r3
 80154a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80154a8:	f7ff fdb0 	bl	801500c <ip_reass_enqueue_new_datagram>
 80154ac:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80154ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d11c      	bne.n	80154ee <ip4_reass+0x13e>
      goto nullreturn;
 80154b4:	e0f9      	b.n	80156aa <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80154b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154b8:	88db      	ldrh	r3, [r3, #6]
 80154ba:	b29b      	uxth	r3, r3
 80154bc:	4618      	mov	r0, r3
 80154be:	f7f5 feb5 	bl	800b22c <lwip_htons>
 80154c2:	4603      	mov	r3, r0
 80154c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d110      	bne.n	80154ee <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80154cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154ce:	89db      	ldrh	r3, [r3, #14]
 80154d0:	4618      	mov	r0, r3
 80154d2:	f7f5 feab 	bl	800b22c <lwip_htons>
 80154d6:	4603      	mov	r3, r0
 80154d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d006      	beq.n	80154ee <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80154e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154e2:	3308      	adds	r3, #8
 80154e4:	2214      	movs	r2, #20
 80154e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80154e8:	4618      	mov	r0, r3
 80154ea:	f000 fcb0 	bl	8015e4e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80154ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154f0:	88db      	ldrh	r3, [r3, #6]
 80154f2:	b29b      	uxth	r3, r3
 80154f4:	f003 0320 	and.w	r3, r3, #32
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	bf0c      	ite	eq
 80154fc:	2301      	moveq	r3, #1
 80154fe:	2300      	movne	r3, #0
 8015500:	b2db      	uxtb	r3, r3
 8015502:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8015504:	69fb      	ldr	r3, [r7, #28]
 8015506:	2b00      	cmp	r3, #0
 8015508:	d00e      	beq.n	8015528 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801550a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801550c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801550e:	4413      	add	r3, r2
 8015510:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8015512:	8b7a      	ldrh	r2, [r7, #26]
 8015514:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8015516:	429a      	cmp	r2, r3
 8015518:	f0c0 80a0 	bcc.w	801565c <ip4_reass+0x2ac>
 801551c:	8b7b      	ldrh	r3, [r7, #26]
 801551e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8015522:	4293      	cmp	r3, r2
 8015524:	f200 809a 	bhi.w	801565c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8015528:	69fa      	ldr	r2, [r7, #28]
 801552a:	6879      	ldr	r1, [r7, #4]
 801552c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801552e:	f7ff fdd5 	bl	80150dc <ip_reass_chain_frag_into_datagram_and_validate>
 8015532:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8015534:	697b      	ldr	r3, [r7, #20]
 8015536:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801553a:	f000 8091 	beq.w	8015660 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801553e:	4b5f      	ldr	r3, [pc, #380]	; (80156bc <ip4_reass+0x30c>)
 8015540:	881a      	ldrh	r2, [r3, #0]
 8015542:	8c3b      	ldrh	r3, [r7, #32]
 8015544:	4413      	add	r3, r2
 8015546:	b29a      	uxth	r2, r3
 8015548:	4b5c      	ldr	r3, [pc, #368]	; (80156bc <ip4_reass+0x30c>)
 801554a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801554c:	69fb      	ldr	r3, [r7, #28]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d00d      	beq.n	801556e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8015552:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8015554:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015556:	4413      	add	r3, r2
 8015558:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801555a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801555c:	8a7a      	ldrh	r2, [r7, #18]
 801555e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8015560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015562:	7f9b      	ldrb	r3, [r3, #30]
 8015564:	f043 0301 	orr.w	r3, r3, #1
 8015568:	b2da      	uxtb	r2, r3
 801556a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801556c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801556e:	697b      	ldr	r3, [r7, #20]
 8015570:	2b01      	cmp	r3, #1
 8015572:	d171      	bne.n	8015658 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8015574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015576:	8b9b      	ldrh	r3, [r3, #28]
 8015578:	3314      	adds	r3, #20
 801557a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801557c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801557e:	685b      	ldr	r3, [r3, #4]
 8015580:	685b      	ldr	r3, [r3, #4]
 8015582:	681b      	ldr	r3, [r3, #0]
 8015584:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8015586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015588:	685b      	ldr	r3, [r3, #4]
 801558a:	685b      	ldr	r3, [r3, #4]
 801558c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801558e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015590:	3308      	adds	r3, #8
 8015592:	2214      	movs	r2, #20
 8015594:	4619      	mov	r1, r3
 8015596:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015598:	f000 fc59 	bl	8015e4e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801559c:	8a3b      	ldrh	r3, [r7, #16]
 801559e:	4618      	mov	r0, r3
 80155a0:	f7f5 fe44 	bl	800b22c <lwip_htons>
 80155a4:	4603      	mov	r3, r0
 80155a6:	461a      	mov	r2, r3
 80155a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155aa:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80155ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155ae:	2200      	movs	r2, #0
 80155b0:	719a      	strb	r2, [r3, #6]
 80155b2:	2200      	movs	r2, #0
 80155b4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80155b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155b8:	2200      	movs	r2, #0
 80155ba:	729a      	strb	r2, [r3, #10]
 80155bc:	2200      	movs	r2, #0
 80155be:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80155c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155c2:	685b      	ldr	r3, [r3, #4]
 80155c4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80155c6:	e00d      	b.n	80155e4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80155c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80155ca:	685b      	ldr	r3, [r3, #4]
 80155cc:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80155ce:	2114      	movs	r1, #20
 80155d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80155d2:	f7f7 f983 	bl	800c8dc <pbuf_remove_header>
      pbuf_cat(p, r);
 80155d6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80155d8:	6878      	ldr	r0, [r7, #4]
 80155da:	f7f7 fad3 	bl	800cb84 <pbuf_cat>
      r = iprh->next_pbuf;
 80155de:	68fb      	ldr	r3, [r7, #12]
 80155e0:	681b      	ldr	r3, [r3, #0]
 80155e2:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80155e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d1ee      	bne.n	80155c8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80155ea:	4b35      	ldr	r3, [pc, #212]	; (80156c0 <ip4_reass+0x310>)
 80155ec:	681b      	ldr	r3, [r3, #0]
 80155ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80155f0:	429a      	cmp	r2, r3
 80155f2:	d102      	bne.n	80155fa <ip4_reass+0x24a>
      ipr_prev = NULL;
 80155f4:	2300      	movs	r3, #0
 80155f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80155f8:	e010      	b.n	801561c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80155fa:	4b31      	ldr	r3, [pc, #196]	; (80156c0 <ip4_reass+0x310>)
 80155fc:	681b      	ldr	r3, [r3, #0]
 80155fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015600:	e007      	b.n	8015612 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8015602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015604:	681b      	ldr	r3, [r3, #0]
 8015606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015608:	429a      	cmp	r2, r3
 801560a:	d006      	beq.n	801561a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801560c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015614:	2b00      	cmp	r3, #0
 8015616:	d1f4      	bne.n	8015602 <ip4_reass+0x252>
 8015618:	e000      	b.n	801561c <ip4_reass+0x26c>
          break;
 801561a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801561c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801561e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015620:	f7ff fd2e 	bl	8015080 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8015624:	6878      	ldr	r0, [r7, #4]
 8015626:	f7f7 fa6d 	bl	800cb04 <pbuf_clen>
 801562a:	4603      	mov	r3, r0
 801562c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801562e:	4b23      	ldr	r3, [pc, #140]	; (80156bc <ip4_reass+0x30c>)
 8015630:	881b      	ldrh	r3, [r3, #0]
 8015632:	8c3a      	ldrh	r2, [r7, #32]
 8015634:	429a      	cmp	r2, r3
 8015636:	d906      	bls.n	8015646 <ip4_reass+0x296>
 8015638:	4b22      	ldr	r3, [pc, #136]	; (80156c4 <ip4_reass+0x314>)
 801563a:	f240 229b 	movw	r2, #667	; 0x29b
 801563e:	4922      	ldr	r1, [pc, #136]	; (80156c8 <ip4_reass+0x318>)
 8015640:	4822      	ldr	r0, [pc, #136]	; (80156cc <ip4_reass+0x31c>)
 8015642:	f000 fc17 	bl	8015e74 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8015646:	4b1d      	ldr	r3, [pc, #116]	; (80156bc <ip4_reass+0x30c>)
 8015648:	881a      	ldrh	r2, [r3, #0]
 801564a:	8c3b      	ldrh	r3, [r7, #32]
 801564c:	1ad3      	subs	r3, r2, r3
 801564e:	b29a      	uxth	r2, r3
 8015650:	4b1a      	ldr	r3, [pc, #104]	; (80156bc <ip4_reass+0x30c>)
 8015652:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	e02c      	b.n	80156b2 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8015658:	2300      	movs	r3, #0
 801565a:	e02a      	b.n	80156b2 <ip4_reass+0x302>

nullreturn_ipr:
 801565c:	bf00      	nop
 801565e:	e000      	b.n	8015662 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8015660:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8015662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015664:	2b00      	cmp	r3, #0
 8015666:	d106      	bne.n	8015676 <ip4_reass+0x2c6>
 8015668:	4b16      	ldr	r3, [pc, #88]	; (80156c4 <ip4_reass+0x314>)
 801566a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801566e:	4918      	ldr	r1, [pc, #96]	; (80156d0 <ip4_reass+0x320>)
 8015670:	4816      	ldr	r0, [pc, #88]	; (80156cc <ip4_reass+0x31c>)
 8015672:	f000 fbff 	bl	8015e74 <iprintf>
  if (ipr->p == NULL) {
 8015676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015678:	685b      	ldr	r3, [r3, #4]
 801567a:	2b00      	cmp	r3, #0
 801567c:	d114      	bne.n	80156a8 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801567e:	4b10      	ldr	r3, [pc, #64]	; (80156c0 <ip4_reass+0x310>)
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015684:	429a      	cmp	r2, r3
 8015686:	d006      	beq.n	8015696 <ip4_reass+0x2e6>
 8015688:	4b0e      	ldr	r3, [pc, #56]	; (80156c4 <ip4_reass+0x314>)
 801568a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801568e:	4911      	ldr	r1, [pc, #68]	; (80156d4 <ip4_reass+0x324>)
 8015690:	480e      	ldr	r0, [pc, #56]	; (80156cc <ip4_reass+0x31c>)
 8015692:	f000 fbef 	bl	8015e74 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8015696:	2100      	movs	r1, #0
 8015698:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801569a:	f7ff fcf1 	bl	8015080 <ip_reass_dequeue_datagram>
 801569e:	e004      	b.n	80156aa <ip4_reass+0x2fa>
    goto nullreturn;
 80156a0:	bf00      	nop
 80156a2:	e002      	b.n	80156aa <ip4_reass+0x2fa>
    goto nullreturn;
 80156a4:	bf00      	nop
 80156a6:	e000      	b.n	80156aa <ip4_reass+0x2fa>
  }

nullreturn:
 80156a8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80156aa:	6878      	ldr	r0, [r7, #4]
 80156ac:	f7f7 f99c 	bl	800c9e8 <pbuf_free>
  return NULL;
 80156b0:	2300      	movs	r3, #0
}
 80156b2:	4618      	mov	r0, r3
 80156b4:	3738      	adds	r7, #56	; 0x38
 80156b6:	46bd      	mov	sp, r7
 80156b8:	bd80      	pop	{r7, pc}
 80156ba:	bf00      	nop
 80156bc:	2000461c 	.word	0x2000461c
 80156c0:	20004618 	.word	0x20004618
 80156c4:	080197c4 	.word	0x080197c4
 80156c8:	08019934 	.word	0x08019934
 80156cc:	0801980c 	.word	0x0801980c
 80156d0:	08019950 	.word	0x08019950
 80156d4:	0801995c 	.word	0x0801995c

080156d8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80156d8:	b580      	push	{r7, lr}
 80156da:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80156dc:	2005      	movs	r0, #5
 80156de:	f7f6 fa91 	bl	800bc04 <memp_malloc>
 80156e2:	4603      	mov	r3, r0
}
 80156e4:	4618      	mov	r0, r3
 80156e6:	bd80      	pop	{r7, pc}

080156e8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80156e8:	b580      	push	{r7, lr}
 80156ea:	b082      	sub	sp, #8
 80156ec:	af00      	add	r7, sp, #0
 80156ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d106      	bne.n	8015704 <ip_frag_free_pbuf_custom_ref+0x1c>
 80156f6:	4b07      	ldr	r3, [pc, #28]	; (8015714 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80156f8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80156fc:	4906      	ldr	r1, [pc, #24]	; (8015718 <ip_frag_free_pbuf_custom_ref+0x30>)
 80156fe:	4807      	ldr	r0, [pc, #28]	; (801571c <ip_frag_free_pbuf_custom_ref+0x34>)
 8015700:	f000 fbb8 	bl	8015e74 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8015704:	6879      	ldr	r1, [r7, #4]
 8015706:	2005      	movs	r0, #5
 8015708:	f7f6 face 	bl	800bca8 <memp_free>
}
 801570c:	bf00      	nop
 801570e:	3708      	adds	r7, #8
 8015710:	46bd      	mov	sp, r7
 8015712:	bd80      	pop	{r7, pc}
 8015714:	080197c4 	.word	0x080197c4
 8015718:	0801997c 	.word	0x0801997c
 801571c:	0801980c 	.word	0x0801980c

08015720 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8015720:	b580      	push	{r7, lr}
 8015722:	b084      	sub	sp, #16
 8015724:	af00      	add	r7, sp, #0
 8015726:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801572c:	68fb      	ldr	r3, [r7, #12]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d106      	bne.n	8015740 <ipfrag_free_pbuf_custom+0x20>
 8015732:	4b11      	ldr	r3, [pc, #68]	; (8015778 <ipfrag_free_pbuf_custom+0x58>)
 8015734:	f240 22ce 	movw	r2, #718	; 0x2ce
 8015738:	4910      	ldr	r1, [pc, #64]	; (801577c <ipfrag_free_pbuf_custom+0x5c>)
 801573a:	4811      	ldr	r0, [pc, #68]	; (8015780 <ipfrag_free_pbuf_custom+0x60>)
 801573c:	f000 fb9a 	bl	8015e74 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8015740:	68fa      	ldr	r2, [r7, #12]
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	429a      	cmp	r2, r3
 8015746:	d006      	beq.n	8015756 <ipfrag_free_pbuf_custom+0x36>
 8015748:	4b0b      	ldr	r3, [pc, #44]	; (8015778 <ipfrag_free_pbuf_custom+0x58>)
 801574a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801574e:	490d      	ldr	r1, [pc, #52]	; (8015784 <ipfrag_free_pbuf_custom+0x64>)
 8015750:	480b      	ldr	r0, [pc, #44]	; (8015780 <ipfrag_free_pbuf_custom+0x60>)
 8015752:	f000 fb8f 	bl	8015e74 <iprintf>
  if (pcr->original != NULL) {
 8015756:	68fb      	ldr	r3, [r7, #12]
 8015758:	695b      	ldr	r3, [r3, #20]
 801575a:	2b00      	cmp	r3, #0
 801575c:	d004      	beq.n	8015768 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	695b      	ldr	r3, [r3, #20]
 8015762:	4618      	mov	r0, r3
 8015764:	f7f7 f940 	bl	800c9e8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8015768:	68f8      	ldr	r0, [r7, #12]
 801576a:	f7ff ffbd 	bl	80156e8 <ip_frag_free_pbuf_custom_ref>
}
 801576e:	bf00      	nop
 8015770:	3710      	adds	r7, #16
 8015772:	46bd      	mov	sp, r7
 8015774:	bd80      	pop	{r7, pc}
 8015776:	bf00      	nop
 8015778:	080197c4 	.word	0x080197c4
 801577c:	08019988 	.word	0x08019988
 8015780:	0801980c 	.word	0x0801980c
 8015784:	08019994 	.word	0x08019994

08015788 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8015788:	b580      	push	{r7, lr}
 801578a:	b094      	sub	sp, #80	; 0x50
 801578c:	af02      	add	r7, sp, #8
 801578e:	60f8      	str	r0, [r7, #12]
 8015790:	60b9      	str	r1, [r7, #8]
 8015792:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8015794:	2300      	movs	r3, #0
 8015796:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801579a:	68bb      	ldr	r3, [r7, #8]
 801579c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801579e:	3b14      	subs	r3, #20
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	da00      	bge.n	80157a6 <ip4_frag+0x1e>
 80157a4:	3307      	adds	r3, #7
 80157a6:	10db      	asrs	r3, r3, #3
 80157a8:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80157aa:	2314      	movs	r3, #20
 80157ac:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	685b      	ldr	r3, [r3, #4]
 80157b2:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80157b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80157b6:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80157b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80157ba:	781b      	ldrb	r3, [r3, #0]
 80157bc:	f003 030f 	and.w	r3, r3, #15
 80157c0:	b2db      	uxtb	r3, r3
 80157c2:	009b      	lsls	r3, r3, #2
 80157c4:	b2db      	uxtb	r3, r3
 80157c6:	2b14      	cmp	r3, #20
 80157c8:	d002      	beq.n	80157d0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80157ca:	f06f 0305 	mvn.w	r3, #5
 80157ce:	e10f      	b.n	80159f0 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80157d0:	68fb      	ldr	r3, [r7, #12]
 80157d2:	895b      	ldrh	r3, [r3, #10]
 80157d4:	2b13      	cmp	r3, #19
 80157d6:	d809      	bhi.n	80157ec <ip4_frag+0x64>
 80157d8:	4b87      	ldr	r3, [pc, #540]	; (80159f8 <ip4_frag+0x270>)
 80157da:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80157de:	4987      	ldr	r1, [pc, #540]	; (80159fc <ip4_frag+0x274>)
 80157e0:	4887      	ldr	r0, [pc, #540]	; (8015a00 <ip4_frag+0x278>)
 80157e2:	f000 fb47 	bl	8015e74 <iprintf>
 80157e6:	f06f 0305 	mvn.w	r3, #5
 80157ea:	e101      	b.n	80159f0 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80157ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80157ee:	88db      	ldrh	r3, [r3, #6]
 80157f0:	b29b      	uxth	r3, r3
 80157f2:	4618      	mov	r0, r3
 80157f4:	f7f5 fd1a 	bl	800b22c <lwip_htons>
 80157f8:	4603      	mov	r3, r0
 80157fa:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80157fc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80157fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015802:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8015806:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015808:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801580c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801580e:	68fb      	ldr	r3, [r7, #12]
 8015810:	891b      	ldrh	r3, [r3, #8]
 8015812:	3b14      	subs	r3, #20
 8015814:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8015818:	e0e0      	b.n	80159dc <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801581a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801581c:	00db      	lsls	r3, r3, #3
 801581e:	b29b      	uxth	r3, r3
 8015820:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015824:	4293      	cmp	r3, r2
 8015826:	bf28      	it	cs
 8015828:	4613      	movcs	r3, r2
 801582a:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801582c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015830:	2114      	movs	r1, #20
 8015832:	200e      	movs	r0, #14
 8015834:	f7f6 fdf8 	bl	800c428 <pbuf_alloc>
 8015838:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801583c:	2b00      	cmp	r3, #0
 801583e:	f000 80d4 	beq.w	80159ea <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8015842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015844:	895b      	ldrh	r3, [r3, #10]
 8015846:	2b13      	cmp	r3, #19
 8015848:	d806      	bhi.n	8015858 <ip4_frag+0xd0>
 801584a:	4b6b      	ldr	r3, [pc, #428]	; (80159f8 <ip4_frag+0x270>)
 801584c:	f240 3225 	movw	r2, #805	; 0x325
 8015850:	496c      	ldr	r1, [pc, #432]	; (8015a04 <ip4_frag+0x27c>)
 8015852:	486b      	ldr	r0, [pc, #428]	; (8015a00 <ip4_frag+0x278>)
 8015854:	f000 fb0e 	bl	8015e74 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8015858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801585a:	685b      	ldr	r3, [r3, #4]
 801585c:	2214      	movs	r2, #20
 801585e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8015860:	4618      	mov	r0, r3
 8015862:	f000 faf4 	bl	8015e4e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8015866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015868:	685b      	ldr	r3, [r3, #4]
 801586a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801586c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801586e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8015872:	e064      	b.n	801593e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8015874:	68fb      	ldr	r3, [r7, #12]
 8015876:	895a      	ldrh	r2, [r3, #10]
 8015878:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801587a:	1ad3      	subs	r3, r2, r3
 801587c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	895b      	ldrh	r3, [r3, #10]
 8015882:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8015884:	429a      	cmp	r2, r3
 8015886:	d906      	bls.n	8015896 <ip4_frag+0x10e>
 8015888:	4b5b      	ldr	r3, [pc, #364]	; (80159f8 <ip4_frag+0x270>)
 801588a:	f240 322d 	movw	r2, #813	; 0x32d
 801588e:	495e      	ldr	r1, [pc, #376]	; (8015a08 <ip4_frag+0x280>)
 8015890:	485b      	ldr	r0, [pc, #364]	; (8015a00 <ip4_frag+0x278>)
 8015892:	f000 faef 	bl	8015e74 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8015896:	8bfa      	ldrh	r2, [r7, #30]
 8015898:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801589c:	4293      	cmp	r3, r2
 801589e:	bf28      	it	cs
 80158a0:	4613      	movcs	r3, r2
 80158a2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80158a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	d105      	bne.n	80158ba <ip4_frag+0x132>
        poff = 0;
 80158ae:	2300      	movs	r3, #0
 80158b0:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80158b2:	68fb      	ldr	r3, [r7, #12]
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	60fb      	str	r3, [r7, #12]
        continue;
 80158b8:	e041      	b.n	801593e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80158ba:	f7ff ff0d 	bl	80156d8 <ip_frag_alloc_pbuf_custom_ref>
 80158be:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80158c0:	69bb      	ldr	r3, [r7, #24]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d103      	bne.n	80158ce <ip4_frag+0x146>
        pbuf_free(rambuf);
 80158c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80158c8:	f7f7 f88e 	bl	800c9e8 <pbuf_free>
        goto memerr;
 80158cc:	e08e      	b.n	80159ec <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80158ce:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80158d0:	68fb      	ldr	r3, [r7, #12]
 80158d2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80158d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80158d6:	4413      	add	r3, r2
 80158d8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80158dc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80158e0:	9201      	str	r2, [sp, #4]
 80158e2:	9300      	str	r3, [sp, #0]
 80158e4:	4603      	mov	r3, r0
 80158e6:	2241      	movs	r2, #65	; 0x41
 80158e8:	2000      	movs	r0, #0
 80158ea:	f7f6 fec3 	bl	800c674 <pbuf_alloced_custom>
 80158ee:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80158f0:	697b      	ldr	r3, [r7, #20]
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	d106      	bne.n	8015904 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80158f6:	69b8      	ldr	r0, [r7, #24]
 80158f8:	f7ff fef6 	bl	80156e8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80158fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80158fe:	f7f7 f873 	bl	800c9e8 <pbuf_free>
        goto memerr;
 8015902:	e073      	b.n	80159ec <ip4_frag+0x264>
      }
      pbuf_ref(p);
 8015904:	68f8      	ldr	r0, [r7, #12]
 8015906:	f7f7 f915 	bl	800cb34 <pbuf_ref>
      pcr->original = p;
 801590a:	69bb      	ldr	r3, [r7, #24]
 801590c:	68fa      	ldr	r2, [r7, #12]
 801590e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8015910:	69bb      	ldr	r3, [r7, #24]
 8015912:	4a3e      	ldr	r2, [pc, #248]	; (8015a0c <ip4_frag+0x284>)
 8015914:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8015916:	6979      	ldr	r1, [r7, #20]
 8015918:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801591a:	f7f7 f933 	bl	800cb84 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801591e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8015922:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8015926:	1ad3      	subs	r3, r2, r3
 8015928:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801592c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8015930:	2b00      	cmp	r3, #0
 8015932:	d004      	beq.n	801593e <ip4_frag+0x1b6>
        poff = 0;
 8015934:	2300      	movs	r3, #0
 8015936:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8015938:	68fb      	ldr	r3, [r7, #12]
 801593a:	681b      	ldr	r3, [r3, #0]
 801593c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801593e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8015942:	2b00      	cmp	r3, #0
 8015944:	d196      	bne.n	8015874 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8015946:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8015948:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801594c:	4413      	add	r3, r2
 801594e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8015950:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015954:	68bb      	ldr	r3, [r7, #8]
 8015956:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8015958:	3b14      	subs	r3, #20
 801595a:	429a      	cmp	r2, r3
 801595c:	bfd4      	ite	le
 801595e:	2301      	movle	r3, #1
 8015960:	2300      	movgt	r3, #0
 8015962:	b2db      	uxtb	r3, r3
 8015964:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015966:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801596a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801596e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8015970:	6a3b      	ldr	r3, [r7, #32]
 8015972:	2b00      	cmp	r3, #0
 8015974:	d002      	beq.n	801597c <ip4_frag+0x1f4>
 8015976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015978:	2b00      	cmp	r3, #0
 801597a:	d003      	beq.n	8015984 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801597c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801597e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8015982:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8015984:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015986:	4618      	mov	r0, r3
 8015988:	f7f5 fc50 	bl	800b22c <lwip_htons>
 801598c:	4603      	mov	r3, r0
 801598e:	461a      	mov	r2, r3
 8015990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015992:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8015994:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8015996:	3314      	adds	r3, #20
 8015998:	b29b      	uxth	r3, r3
 801599a:	4618      	mov	r0, r3
 801599c:	f7f5 fc46 	bl	800b22c <lwip_htons>
 80159a0:	4603      	mov	r3, r0
 80159a2:	461a      	mov	r2, r3
 80159a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159a6:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80159a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159aa:	2200      	movs	r2, #0
 80159ac:	729a      	strb	r2, [r3, #10]
 80159ae:	2200      	movs	r2, #0
 80159b0:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80159b2:	68bb      	ldr	r3, [r7, #8]
 80159b4:	695b      	ldr	r3, [r3, #20]
 80159b6:	687a      	ldr	r2, [r7, #4]
 80159b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80159ba:	68b8      	ldr	r0, [r7, #8]
 80159bc:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80159be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80159c0:	f7f7 f812 	bl	800c9e8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80159c4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80159c8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80159ca:	1ad3      	subs	r3, r2, r3
 80159cc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80159d0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80159d4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80159d6:	4413      	add	r3, r2
 80159d8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 80159dc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	f47f af1a 	bne.w	801581a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80159e6:	2300      	movs	r3, #0
 80159e8:	e002      	b.n	80159f0 <ip4_frag+0x268>
      goto memerr;
 80159ea:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80159ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80159f0:	4618      	mov	r0, r3
 80159f2:	3748      	adds	r7, #72	; 0x48
 80159f4:	46bd      	mov	sp, r7
 80159f6:	bd80      	pop	{r7, pc}
 80159f8:	080197c4 	.word	0x080197c4
 80159fc:	080199a0 	.word	0x080199a0
 8015a00:	0801980c 	.word	0x0801980c
 8015a04:	080199bc 	.word	0x080199bc
 8015a08:	080199dc 	.word	0x080199dc
 8015a0c:	08015721 	.word	0x08015721

08015a10 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8015a10:	b580      	push	{r7, lr}
 8015a12:	b086      	sub	sp, #24
 8015a14:	af00      	add	r7, sp, #0
 8015a16:	6078      	str	r0, [r7, #4]
 8015a18:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8015a1a:	230e      	movs	r3, #14
 8015a1c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	895b      	ldrh	r3, [r3, #10]
 8015a22:	2b0e      	cmp	r3, #14
 8015a24:	d96e      	bls.n	8015b04 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	7bdb      	ldrb	r3, [r3, #15]
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d106      	bne.n	8015a3c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8015a2e:	683b      	ldr	r3, [r7, #0]
 8015a30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015a34:	3301      	adds	r3, #1
 8015a36:	b2da      	uxtb	r2, r3
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	685b      	ldr	r3, [r3, #4]
 8015a40:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8015a42:	693b      	ldr	r3, [r7, #16]
 8015a44:	7b1a      	ldrb	r2, [r3, #12]
 8015a46:	7b5b      	ldrb	r3, [r3, #13]
 8015a48:	021b      	lsls	r3, r3, #8
 8015a4a:	4313      	orrs	r3, r2
 8015a4c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8015a4e:	693b      	ldr	r3, [r7, #16]
 8015a50:	781b      	ldrb	r3, [r3, #0]
 8015a52:	f003 0301 	and.w	r3, r3, #1
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	d023      	beq.n	8015aa2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8015a5a:	693b      	ldr	r3, [r7, #16]
 8015a5c:	781b      	ldrb	r3, [r3, #0]
 8015a5e:	2b01      	cmp	r3, #1
 8015a60:	d10f      	bne.n	8015a82 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015a62:	693b      	ldr	r3, [r7, #16]
 8015a64:	785b      	ldrb	r3, [r3, #1]
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d11b      	bne.n	8015aa2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8015a6a:	693b      	ldr	r3, [r7, #16]
 8015a6c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015a6e:	2b5e      	cmp	r3, #94	; 0x5e
 8015a70:	d117      	bne.n	8015aa2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	7b5b      	ldrb	r3, [r3, #13]
 8015a76:	f043 0310 	orr.w	r3, r3, #16
 8015a7a:	b2da      	uxtb	r2, r3
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	735a      	strb	r2, [r3, #13]
 8015a80:	e00f      	b.n	8015aa2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8015a82:	693b      	ldr	r3, [r7, #16]
 8015a84:	2206      	movs	r2, #6
 8015a86:	4928      	ldr	r1, [pc, #160]	; (8015b28 <ethernet_input+0x118>)
 8015a88:	4618      	mov	r0, r3
 8015a8a:	f000 f9d1 	bl	8015e30 <memcmp>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d106      	bne.n	8015aa2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	7b5b      	ldrb	r3, [r3, #13]
 8015a98:	f043 0308 	orr.w	r3, r3, #8
 8015a9c:	b2da      	uxtb	r2, r3
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8015aa2:	89fb      	ldrh	r3, [r7, #14]
 8015aa4:	2b08      	cmp	r3, #8
 8015aa6:	d003      	beq.n	8015ab0 <ethernet_input+0xa0>
 8015aa8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8015aac:	d014      	beq.n	8015ad8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8015aae:	e032      	b.n	8015b16 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015ab0:	683b      	ldr	r3, [r7, #0]
 8015ab2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8015ab6:	f003 0308 	and.w	r3, r3, #8
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d024      	beq.n	8015b08 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015abe:	8afb      	ldrh	r3, [r7, #22]
 8015ac0:	4619      	mov	r1, r3
 8015ac2:	6878      	ldr	r0, [r7, #4]
 8015ac4:	f7f6 ff0a 	bl	800c8dc <pbuf_remove_header>
 8015ac8:	4603      	mov	r3, r0
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d11e      	bne.n	8015b0c <ethernet_input+0xfc>
        ip4_input(p, netif);
 8015ace:	6839      	ldr	r1, [r7, #0]
 8015ad0:	6878      	ldr	r0, [r7, #4]
 8015ad2:	f7fe ff2d 	bl	8014930 <ip4_input>
      break;
 8015ad6:	e013      	b.n	8015b00 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015ad8:	683b      	ldr	r3, [r7, #0]
 8015ada:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8015ade:	f003 0308 	and.w	r3, r3, #8
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d014      	beq.n	8015b10 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015ae6:	8afb      	ldrh	r3, [r7, #22]
 8015ae8:	4619      	mov	r1, r3
 8015aea:	6878      	ldr	r0, [r7, #4]
 8015aec:	f7f6 fef6 	bl	800c8dc <pbuf_remove_header>
 8015af0:	4603      	mov	r3, r0
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	d10e      	bne.n	8015b14 <ethernet_input+0x104>
        etharp_input(p, netif);
 8015af6:	6839      	ldr	r1, [r7, #0]
 8015af8:	6878      	ldr	r0, [r7, #4]
 8015afa:	f7fe f8cd 	bl	8013c98 <etharp_input>
      break;
 8015afe:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8015b00:	2300      	movs	r3, #0
 8015b02:	e00c      	b.n	8015b1e <ethernet_input+0x10e>
    goto free_and_return;
 8015b04:	bf00      	nop
 8015b06:	e006      	b.n	8015b16 <ethernet_input+0x106>
        goto free_and_return;
 8015b08:	bf00      	nop
 8015b0a:	e004      	b.n	8015b16 <ethernet_input+0x106>
        goto free_and_return;
 8015b0c:	bf00      	nop
 8015b0e:	e002      	b.n	8015b16 <ethernet_input+0x106>
        goto free_and_return;
 8015b10:	bf00      	nop
 8015b12:	e000      	b.n	8015b16 <ethernet_input+0x106>
        goto free_and_return;
 8015b14:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8015b16:	6878      	ldr	r0, [r7, #4]
 8015b18:	f7f6 ff66 	bl	800c9e8 <pbuf_free>
  return ERR_OK;
 8015b1c:	2300      	movs	r3, #0
}
 8015b1e:	4618      	mov	r0, r3
 8015b20:	3718      	adds	r7, #24
 8015b22:	46bd      	mov	sp, r7
 8015b24:	bd80      	pop	{r7, pc}
 8015b26:	bf00      	nop
 8015b28:	0802a6f4 	.word	0x0802a6f4

08015b2c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8015b2c:	b580      	push	{r7, lr}
 8015b2e:	b086      	sub	sp, #24
 8015b30:	af00      	add	r7, sp, #0
 8015b32:	60f8      	str	r0, [r7, #12]
 8015b34:	60b9      	str	r1, [r7, #8]
 8015b36:	607a      	str	r2, [r7, #4]
 8015b38:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8015b3a:	8c3b      	ldrh	r3, [r7, #32]
 8015b3c:	4618      	mov	r0, r3
 8015b3e:	f7f5 fb75 	bl	800b22c <lwip_htons>
 8015b42:	4603      	mov	r3, r0
 8015b44:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8015b46:	210e      	movs	r1, #14
 8015b48:	68b8      	ldr	r0, [r7, #8]
 8015b4a:	f7f6 feb7 	bl	800c8bc <pbuf_add_header>
 8015b4e:	4603      	mov	r3, r0
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d125      	bne.n	8015ba0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8015b54:	68bb      	ldr	r3, [r7, #8]
 8015b56:	685b      	ldr	r3, [r3, #4]
 8015b58:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8015b5a:	693b      	ldr	r3, [r7, #16]
 8015b5c:	8afa      	ldrh	r2, [r7, #22]
 8015b5e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8015b60:	693b      	ldr	r3, [r7, #16]
 8015b62:	2206      	movs	r2, #6
 8015b64:	6839      	ldr	r1, [r7, #0]
 8015b66:	4618      	mov	r0, r3
 8015b68:	f000 f971 	bl	8015e4e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8015b6c:	693b      	ldr	r3, [r7, #16]
 8015b6e:	3306      	adds	r3, #6
 8015b70:	2206      	movs	r2, #6
 8015b72:	6879      	ldr	r1, [r7, #4]
 8015b74:	4618      	mov	r0, r3
 8015b76:	f000 f96a 	bl	8015e4e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8015b80:	2b06      	cmp	r3, #6
 8015b82:	d006      	beq.n	8015b92 <ethernet_output+0x66>
 8015b84:	4b0a      	ldr	r3, [pc, #40]	; (8015bb0 <ethernet_output+0x84>)
 8015b86:	f240 1233 	movw	r2, #307	; 0x133
 8015b8a:	490a      	ldr	r1, [pc, #40]	; (8015bb4 <ethernet_output+0x88>)
 8015b8c:	480a      	ldr	r0, [pc, #40]	; (8015bb8 <ethernet_output+0x8c>)
 8015b8e:	f000 f971 	bl	8015e74 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8015b92:	68fb      	ldr	r3, [r7, #12]
 8015b94:	699b      	ldr	r3, [r3, #24]
 8015b96:	68b9      	ldr	r1, [r7, #8]
 8015b98:	68f8      	ldr	r0, [r7, #12]
 8015b9a:	4798      	blx	r3
 8015b9c:	4603      	mov	r3, r0
 8015b9e:	e002      	b.n	8015ba6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8015ba0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8015ba2:	f06f 0301 	mvn.w	r3, #1
}
 8015ba6:	4618      	mov	r0, r3
 8015ba8:	3718      	adds	r7, #24
 8015baa:	46bd      	mov	sp, r7
 8015bac:	bd80      	pop	{r7, pc}
 8015bae:	bf00      	nop
 8015bb0:	080199ec 	.word	0x080199ec
 8015bb4:	08019a24 	.word	0x08019a24
 8015bb8:	08019a58 	.word	0x08019a58

08015bbc <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b086      	sub	sp, #24
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	6078      	str	r0, [r7, #4]
 8015bc4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8015bc6:	683b      	ldr	r3, [r7, #0]
 8015bc8:	60bb      	str	r3, [r7, #8]
 8015bca:	2304      	movs	r3, #4
 8015bcc:	60fb      	str	r3, [r7, #12]
 8015bce:	2300      	movs	r3, #0
 8015bd0:	613b      	str	r3, [r7, #16]
 8015bd2:	2300      	movs	r3, #0
 8015bd4:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8015bd6:	f107 0308 	add.w	r3, r7, #8
 8015bda:	2100      	movs	r1, #0
 8015bdc:	4618      	mov	r0, r3
 8015bde:	f7f1 fe39 	bl	8007854 <osMessageCreate>
 8015be2:	4602      	mov	r2, r0
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	681b      	ldr	r3, [r3, #0]
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d102      	bne.n	8015bf6 <sys_mbox_new+0x3a>
    return ERR_MEM;
 8015bf0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015bf4:	e000      	b.n	8015bf8 <sys_mbox_new+0x3c>

  return ERR_OK;
 8015bf6:	2300      	movs	r3, #0
}
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	3718      	adds	r7, #24
 8015bfc:	46bd      	mov	sp, r7
 8015bfe:	bd80      	pop	{r7, pc}

08015c00 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8015c00:	b580      	push	{r7, lr}
 8015c02:	b084      	sub	sp, #16
 8015c04:	af00      	add	r7, sp, #0
 8015c06:	6078      	str	r0, [r7, #4]
 8015c08:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	681b      	ldr	r3, [r3, #0]
 8015c0e:	6839      	ldr	r1, [r7, #0]
 8015c10:	2200      	movs	r2, #0
 8015c12:	4618      	mov	r0, r3
 8015c14:	f7f1 fe48 	bl	80078a8 <osMessagePut>
 8015c18:	4603      	mov	r3, r0
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d102      	bne.n	8015c24 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8015c1e:	2300      	movs	r3, #0
 8015c20:	73fb      	strb	r3, [r7, #15]
 8015c22:	e001      	b.n	8015c28 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8015c24:	23ff      	movs	r3, #255	; 0xff
 8015c26:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8015c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015c2c:	4618      	mov	r0, r3
 8015c2e:	3710      	adds	r7, #16
 8015c30:	46bd      	mov	sp, r7
 8015c32:	bd80      	pop	{r7, pc}

08015c34 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8015c34:	b580      	push	{r7, lr}
 8015c36:	b08c      	sub	sp, #48	; 0x30
 8015c38:	af00      	add	r7, sp, #0
 8015c3a:	61f8      	str	r0, [r7, #28]
 8015c3c:	61b9      	str	r1, [r7, #24]
 8015c3e:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8015c40:	f7f1 fc43 	bl	80074ca <osKernelSysTick>
 8015c44:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8015c46:	697b      	ldr	r3, [r7, #20]
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d017      	beq.n	8015c7c <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8015c4c:	69fb      	ldr	r3, [r7, #28]
 8015c4e:	6819      	ldr	r1, [r3, #0]
 8015c50:	f107 0320 	add.w	r3, r7, #32
 8015c54:	697a      	ldr	r2, [r7, #20]
 8015c56:	4618      	mov	r0, r3
 8015c58:	f7f1 fe66 	bl	8007928 <osMessageGet>

    if(event.status == osEventMessage)
 8015c5c:	6a3b      	ldr	r3, [r7, #32]
 8015c5e:	2b10      	cmp	r3, #16
 8015c60:	d109      	bne.n	8015c76 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8015c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c64:	461a      	mov	r2, r3
 8015c66:	69bb      	ldr	r3, [r7, #24]
 8015c68:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8015c6a:	f7f1 fc2e 	bl	80074ca <osKernelSysTick>
 8015c6e:	4602      	mov	r2, r0
 8015c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c72:	1ad3      	subs	r3, r2, r3
 8015c74:	e019      	b.n	8015caa <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8015c76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015c7a:	e016      	b.n	8015caa <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8015c7c:	69fb      	ldr	r3, [r7, #28]
 8015c7e:	6819      	ldr	r1, [r3, #0]
 8015c80:	463b      	mov	r3, r7
 8015c82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015c86:	4618      	mov	r0, r3
 8015c88:	f7f1 fe4e 	bl	8007928 <osMessageGet>
 8015c8c:	f107 0320 	add.w	r3, r7, #32
 8015c90:	463a      	mov	r2, r7
 8015c92:	ca07      	ldmia	r2, {r0, r1, r2}
 8015c94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8015c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c9a:	461a      	mov	r2, r3
 8015c9c:	69bb      	ldr	r3, [r7, #24]
 8015c9e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8015ca0:	f7f1 fc13 	bl	80074ca <osKernelSysTick>
 8015ca4:	4602      	mov	r2, r0
 8015ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ca8:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8015caa:	4618      	mov	r0, r3
 8015cac:	3730      	adds	r7, #48	; 0x30
 8015cae:	46bd      	mov	sp, r7
 8015cb0:	bd80      	pop	{r7, pc}

08015cb2 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8015cb2:	b480      	push	{r7}
 8015cb4:	b083      	sub	sp, #12
 8015cb6:	af00      	add	r7, sp, #0
 8015cb8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	681b      	ldr	r3, [r3, #0]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d101      	bne.n	8015cc6 <sys_mbox_valid+0x14>
    return 0;
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	e000      	b.n	8015cc8 <sys_mbox_valid+0x16>
  else
    return 1;
 8015cc6:	2301      	movs	r3, #1
}
 8015cc8:	4618      	mov	r0, r3
 8015cca:	370c      	adds	r7, #12
 8015ccc:	46bd      	mov	sp, r7
 8015cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cd2:	4770      	bx	lr

08015cd4 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8015cd8:	4803      	ldr	r0, [pc, #12]	; (8015ce8 <sys_init+0x14>)
 8015cda:	f7f1 fc66 	bl	80075aa <osMutexCreate>
 8015cde:	4602      	mov	r2, r0
 8015ce0:	4b02      	ldr	r3, [pc, #8]	; (8015cec <sys_init+0x18>)
 8015ce2:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8015ce4:	bf00      	nop
 8015ce6:	bd80      	pop	{r7, pc}
 8015ce8:	0802a704 	.word	0x0802a704
 8015cec:	2000b520 	.word	0x2000b520

08015cf0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8015cf0:	b580      	push	{r7, lr}
 8015cf2:	b084      	sub	sp, #16
 8015cf4:	af00      	add	r7, sp, #0
 8015cf6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8015cf8:	2300      	movs	r3, #0
 8015cfa:	60bb      	str	r3, [r7, #8]
 8015cfc:	2300      	movs	r3, #0
 8015cfe:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8015d00:	f107 0308 	add.w	r3, r7, #8
 8015d04:	4618      	mov	r0, r3
 8015d06:	f7f1 fc50 	bl	80075aa <osMutexCreate>
 8015d0a:	4602      	mov	r2, r0
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	681b      	ldr	r3, [r3, #0]
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d102      	bne.n	8015d1e <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8015d18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015d1c:	e000      	b.n	8015d20 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8015d1e:	2300      	movs	r3, #0
}
 8015d20:	4618      	mov	r0, r3
 8015d22:	3710      	adds	r7, #16
 8015d24:	46bd      	mov	sp, r7
 8015d26:	bd80      	pop	{r7, pc}

08015d28 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8015d28:	b580      	push	{r7, lr}
 8015d2a:	b082      	sub	sp, #8
 8015d2c:	af00      	add	r7, sp, #0
 8015d2e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015d38:	4618      	mov	r0, r3
 8015d3a:	f7f1 fc4f 	bl	80075dc <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8015d3e:	bf00      	nop
 8015d40:	3708      	adds	r7, #8
 8015d42:	46bd      	mov	sp, r7
 8015d44:	bd80      	pop	{r7, pc}

08015d46 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8015d46:	b580      	push	{r7, lr}
 8015d48:	b082      	sub	sp, #8
 8015d4a:	af00      	add	r7, sp, #0
 8015d4c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	681b      	ldr	r3, [r3, #0]
 8015d52:	4618      	mov	r0, r3
 8015d54:	f7f1 fc90 	bl	8007678 <osMutexRelease>
}
 8015d58:	bf00      	nop
 8015d5a:	3708      	adds	r7, #8
 8015d5c:	46bd      	mov	sp, r7
 8015d5e:	bd80      	pop	{r7, pc}

08015d60 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8015d60:	b580      	push	{r7, lr}
 8015d62:	b08c      	sub	sp, #48	; 0x30
 8015d64:	af00      	add	r7, sp, #0
 8015d66:	60f8      	str	r0, [r7, #12]
 8015d68:	60b9      	str	r1, [r7, #8]
 8015d6a:	607a      	str	r2, [r7, #4]
 8015d6c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8015d6e:	f107 0314 	add.w	r3, r7, #20
 8015d72:	2200      	movs	r2, #0
 8015d74:	601a      	str	r2, [r3, #0]
 8015d76:	605a      	str	r2, [r3, #4]
 8015d78:	609a      	str	r2, [r3, #8]
 8015d7a:	60da      	str	r2, [r3, #12]
 8015d7c:	611a      	str	r2, [r3, #16]
 8015d7e:	615a      	str	r2, [r3, #20]
 8015d80:	619a      	str	r2, [r3, #24]
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	617b      	str	r3, [r7, #20]
 8015d86:	68bb      	ldr	r3, [r7, #8]
 8015d88:	61bb      	str	r3, [r7, #24]
 8015d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015d8c:	b21b      	sxth	r3, r3
 8015d8e:	83bb      	strh	r3, [r7, #28]
 8015d90:	683b      	ldr	r3, [r7, #0]
 8015d92:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8015d94:	f107 0314 	add.w	r3, r7, #20
 8015d98:	6879      	ldr	r1, [r7, #4]
 8015d9a:	4618      	mov	r0, r3
 8015d9c:	f7f1 fba5 	bl	80074ea <osThreadCreate>
 8015da0:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8015da2:	4618      	mov	r0, r3
 8015da4:	3730      	adds	r7, #48	; 0x30
 8015da6:	46bd      	mov	sp, r7
 8015da8:	bd80      	pop	{r7, pc}
	...

08015dac <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8015dac:	b580      	push	{r7, lr}
 8015dae:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8015db0:	4b04      	ldr	r3, [pc, #16]	; (8015dc4 <sys_arch_protect+0x18>)
 8015db2:	681b      	ldr	r3, [r3, #0]
 8015db4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015db8:	4618      	mov	r0, r3
 8015dba:	f7f1 fc0f 	bl	80075dc <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8015dbe:	2301      	movs	r3, #1
}
 8015dc0:	4618      	mov	r0, r3
 8015dc2:	bd80      	pop	{r7, pc}
 8015dc4:	2000b520 	.word	0x2000b520

08015dc8 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8015dc8:	b580      	push	{r7, lr}
 8015dca:	b082      	sub	sp, #8
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8015dd0:	4b04      	ldr	r3, [pc, #16]	; (8015de4 <sys_arch_unprotect+0x1c>)
 8015dd2:	681b      	ldr	r3, [r3, #0]
 8015dd4:	4618      	mov	r0, r3
 8015dd6:	f7f1 fc4f 	bl	8007678 <osMutexRelease>
}
 8015dda:	bf00      	nop
 8015ddc:	3708      	adds	r7, #8
 8015dde:	46bd      	mov	sp, r7
 8015de0:	bd80      	pop	{r7, pc}
 8015de2:	bf00      	nop
 8015de4:	2000b520 	.word	0x2000b520

08015de8 <__libc_init_array>:
 8015de8:	b570      	push	{r4, r5, r6, lr}
 8015dea:	4e0d      	ldr	r6, [pc, #52]	; (8015e20 <__libc_init_array+0x38>)
 8015dec:	4c0d      	ldr	r4, [pc, #52]	; (8015e24 <__libc_init_array+0x3c>)
 8015dee:	1ba4      	subs	r4, r4, r6
 8015df0:	10a4      	asrs	r4, r4, #2
 8015df2:	2500      	movs	r5, #0
 8015df4:	42a5      	cmp	r5, r4
 8015df6:	d109      	bne.n	8015e0c <__libc_init_array+0x24>
 8015df8:	4e0b      	ldr	r6, [pc, #44]	; (8015e28 <__libc_init_array+0x40>)
 8015dfa:	4c0c      	ldr	r4, [pc, #48]	; (8015e2c <__libc_init_array+0x44>)
 8015dfc:	f000 ff7a 	bl	8016cf4 <_init>
 8015e00:	1ba4      	subs	r4, r4, r6
 8015e02:	10a4      	asrs	r4, r4, #2
 8015e04:	2500      	movs	r5, #0
 8015e06:	42a5      	cmp	r5, r4
 8015e08:	d105      	bne.n	8015e16 <__libc_init_array+0x2e>
 8015e0a:	bd70      	pop	{r4, r5, r6, pc}
 8015e0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015e10:	4798      	blx	r3
 8015e12:	3501      	adds	r5, #1
 8015e14:	e7ee      	b.n	8015df4 <__libc_init_array+0xc>
 8015e16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015e1a:	4798      	blx	r3
 8015e1c:	3501      	adds	r5, #1
 8015e1e:	e7f2      	b.n	8015e06 <__libc_init_array+0x1e>
 8015e20:	0802a7ac 	.word	0x0802a7ac
 8015e24:	0802a7ac 	.word	0x0802a7ac
 8015e28:	0802a7ac 	.word	0x0802a7ac
 8015e2c:	0802a7b0 	.word	0x0802a7b0

08015e30 <memcmp>:
 8015e30:	b530      	push	{r4, r5, lr}
 8015e32:	2400      	movs	r4, #0
 8015e34:	42a2      	cmp	r2, r4
 8015e36:	d101      	bne.n	8015e3c <memcmp+0xc>
 8015e38:	2000      	movs	r0, #0
 8015e3a:	e007      	b.n	8015e4c <memcmp+0x1c>
 8015e3c:	5d03      	ldrb	r3, [r0, r4]
 8015e3e:	3401      	adds	r4, #1
 8015e40:	190d      	adds	r5, r1, r4
 8015e42:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8015e46:	42ab      	cmp	r3, r5
 8015e48:	d0f4      	beq.n	8015e34 <memcmp+0x4>
 8015e4a:	1b58      	subs	r0, r3, r5
 8015e4c:	bd30      	pop	{r4, r5, pc}

08015e4e <memcpy>:
 8015e4e:	b510      	push	{r4, lr}
 8015e50:	1e43      	subs	r3, r0, #1
 8015e52:	440a      	add	r2, r1
 8015e54:	4291      	cmp	r1, r2
 8015e56:	d100      	bne.n	8015e5a <memcpy+0xc>
 8015e58:	bd10      	pop	{r4, pc}
 8015e5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015e5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015e62:	e7f7      	b.n	8015e54 <memcpy+0x6>

08015e64 <memset>:
 8015e64:	4402      	add	r2, r0
 8015e66:	4603      	mov	r3, r0
 8015e68:	4293      	cmp	r3, r2
 8015e6a:	d100      	bne.n	8015e6e <memset+0xa>
 8015e6c:	4770      	bx	lr
 8015e6e:	f803 1b01 	strb.w	r1, [r3], #1
 8015e72:	e7f9      	b.n	8015e68 <memset+0x4>

08015e74 <iprintf>:
 8015e74:	b40f      	push	{r0, r1, r2, r3}
 8015e76:	4b0a      	ldr	r3, [pc, #40]	; (8015ea0 <iprintf+0x2c>)
 8015e78:	b513      	push	{r0, r1, r4, lr}
 8015e7a:	681c      	ldr	r4, [r3, #0]
 8015e7c:	b124      	cbz	r4, 8015e88 <iprintf+0x14>
 8015e7e:	69a3      	ldr	r3, [r4, #24]
 8015e80:	b913      	cbnz	r3, 8015e88 <iprintf+0x14>
 8015e82:	4620      	mov	r0, r4
 8015e84:	f000 f8a2 	bl	8015fcc <__sinit>
 8015e88:	ab05      	add	r3, sp, #20
 8015e8a:	9a04      	ldr	r2, [sp, #16]
 8015e8c:	68a1      	ldr	r1, [r4, #8]
 8015e8e:	9301      	str	r3, [sp, #4]
 8015e90:	4620      	mov	r0, r4
 8015e92:	f000 f9ff 	bl	8016294 <_vfiprintf_r>
 8015e96:	b002      	add	sp, #8
 8015e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015e9c:	b004      	add	sp, #16
 8015e9e:	4770      	bx	lr
 8015ea0:	2000001c 	.word	0x2000001c

08015ea4 <rand>:
 8015ea4:	b538      	push	{r3, r4, r5, lr}
 8015ea6:	4b13      	ldr	r3, [pc, #76]	; (8015ef4 <rand+0x50>)
 8015ea8:	681c      	ldr	r4, [r3, #0]
 8015eaa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015eac:	b97b      	cbnz	r3, 8015ece <rand+0x2a>
 8015eae:	2018      	movs	r0, #24
 8015eb0:	f000 f916 	bl	80160e0 <malloc>
 8015eb4:	4a10      	ldr	r2, [pc, #64]	; (8015ef8 <rand+0x54>)
 8015eb6:	4b11      	ldr	r3, [pc, #68]	; (8015efc <rand+0x58>)
 8015eb8:	63a0      	str	r0, [r4, #56]	; 0x38
 8015eba:	e9c0 2300 	strd	r2, r3, [r0]
 8015ebe:	4b10      	ldr	r3, [pc, #64]	; (8015f00 <rand+0x5c>)
 8015ec0:	6083      	str	r3, [r0, #8]
 8015ec2:	230b      	movs	r3, #11
 8015ec4:	8183      	strh	r3, [r0, #12]
 8015ec6:	2201      	movs	r2, #1
 8015ec8:	2300      	movs	r3, #0
 8015eca:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8015ece:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8015ed0:	480c      	ldr	r0, [pc, #48]	; (8015f04 <rand+0x60>)
 8015ed2:	690a      	ldr	r2, [r1, #16]
 8015ed4:	694b      	ldr	r3, [r1, #20]
 8015ed6:	4c0c      	ldr	r4, [pc, #48]	; (8015f08 <rand+0x64>)
 8015ed8:	4350      	muls	r0, r2
 8015eda:	fb04 0003 	mla	r0, r4, r3, r0
 8015ede:	fba2 2304 	umull	r2, r3, r2, r4
 8015ee2:	4403      	add	r3, r0
 8015ee4:	1c54      	adds	r4, r2, #1
 8015ee6:	f143 0500 	adc.w	r5, r3, #0
 8015eea:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8015eee:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8015ef2:	bd38      	pop	{r3, r4, r5, pc}
 8015ef4:	2000001c 	.word	0x2000001c
 8015ef8:	abcd330e 	.word	0xabcd330e
 8015efc:	e66d1234 	.word	0xe66d1234
 8015f00:	0005deec 	.word	0x0005deec
 8015f04:	5851f42d 	.word	0x5851f42d
 8015f08:	4c957f2d 	.word	0x4c957f2d

08015f0c <strchr>:
 8015f0c:	b2c9      	uxtb	r1, r1
 8015f0e:	4603      	mov	r3, r0
 8015f10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f14:	b11a      	cbz	r2, 8015f1e <strchr+0x12>
 8015f16:	428a      	cmp	r2, r1
 8015f18:	d1f9      	bne.n	8015f0e <strchr+0x2>
 8015f1a:	4618      	mov	r0, r3
 8015f1c:	4770      	bx	lr
 8015f1e:	2900      	cmp	r1, #0
 8015f20:	bf18      	it	ne
 8015f22:	2300      	movne	r3, #0
 8015f24:	e7f9      	b.n	8015f1a <strchr+0xe>

08015f26 <strncmp>:
 8015f26:	b510      	push	{r4, lr}
 8015f28:	b16a      	cbz	r2, 8015f46 <strncmp+0x20>
 8015f2a:	3901      	subs	r1, #1
 8015f2c:	1884      	adds	r4, r0, r2
 8015f2e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015f32:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015f36:	4293      	cmp	r3, r2
 8015f38:	d103      	bne.n	8015f42 <strncmp+0x1c>
 8015f3a:	42a0      	cmp	r0, r4
 8015f3c:	d001      	beq.n	8015f42 <strncmp+0x1c>
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d1f5      	bne.n	8015f2e <strncmp+0x8>
 8015f42:	1a98      	subs	r0, r3, r2
 8015f44:	bd10      	pop	{r4, pc}
 8015f46:	4610      	mov	r0, r2
 8015f48:	e7fc      	b.n	8015f44 <strncmp+0x1e>
	...

08015f4c <std>:
 8015f4c:	2300      	movs	r3, #0
 8015f4e:	b510      	push	{r4, lr}
 8015f50:	4604      	mov	r4, r0
 8015f52:	e9c0 3300 	strd	r3, r3, [r0]
 8015f56:	6083      	str	r3, [r0, #8]
 8015f58:	8181      	strh	r1, [r0, #12]
 8015f5a:	6643      	str	r3, [r0, #100]	; 0x64
 8015f5c:	81c2      	strh	r2, [r0, #14]
 8015f5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015f62:	6183      	str	r3, [r0, #24]
 8015f64:	4619      	mov	r1, r3
 8015f66:	2208      	movs	r2, #8
 8015f68:	305c      	adds	r0, #92	; 0x5c
 8015f6a:	f7ff ff7b 	bl	8015e64 <memset>
 8015f6e:	4b05      	ldr	r3, [pc, #20]	; (8015f84 <std+0x38>)
 8015f70:	6263      	str	r3, [r4, #36]	; 0x24
 8015f72:	4b05      	ldr	r3, [pc, #20]	; (8015f88 <std+0x3c>)
 8015f74:	62a3      	str	r3, [r4, #40]	; 0x28
 8015f76:	4b05      	ldr	r3, [pc, #20]	; (8015f8c <std+0x40>)
 8015f78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015f7a:	4b05      	ldr	r3, [pc, #20]	; (8015f90 <std+0x44>)
 8015f7c:	6224      	str	r4, [r4, #32]
 8015f7e:	6323      	str	r3, [r4, #48]	; 0x30
 8015f80:	bd10      	pop	{r4, pc}
 8015f82:	bf00      	nop
 8015f84:	080167f1 	.word	0x080167f1
 8015f88:	08016813 	.word	0x08016813
 8015f8c:	0801684b 	.word	0x0801684b
 8015f90:	0801686f 	.word	0x0801686f

08015f94 <_cleanup_r>:
 8015f94:	4901      	ldr	r1, [pc, #4]	; (8015f9c <_cleanup_r+0x8>)
 8015f96:	f000 b885 	b.w	80160a4 <_fwalk_reent>
 8015f9a:	bf00      	nop
 8015f9c:	08016b49 	.word	0x08016b49

08015fa0 <__sfmoreglue>:
 8015fa0:	b570      	push	{r4, r5, r6, lr}
 8015fa2:	1e4a      	subs	r2, r1, #1
 8015fa4:	2568      	movs	r5, #104	; 0x68
 8015fa6:	4355      	muls	r5, r2
 8015fa8:	460e      	mov	r6, r1
 8015faa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015fae:	f000 f8ed 	bl	801618c <_malloc_r>
 8015fb2:	4604      	mov	r4, r0
 8015fb4:	b140      	cbz	r0, 8015fc8 <__sfmoreglue+0x28>
 8015fb6:	2100      	movs	r1, #0
 8015fb8:	e9c0 1600 	strd	r1, r6, [r0]
 8015fbc:	300c      	adds	r0, #12
 8015fbe:	60a0      	str	r0, [r4, #8]
 8015fc0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015fc4:	f7ff ff4e 	bl	8015e64 <memset>
 8015fc8:	4620      	mov	r0, r4
 8015fca:	bd70      	pop	{r4, r5, r6, pc}

08015fcc <__sinit>:
 8015fcc:	6983      	ldr	r3, [r0, #24]
 8015fce:	b510      	push	{r4, lr}
 8015fd0:	4604      	mov	r4, r0
 8015fd2:	bb33      	cbnz	r3, 8016022 <__sinit+0x56>
 8015fd4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8015fd8:	6503      	str	r3, [r0, #80]	; 0x50
 8015fda:	4b12      	ldr	r3, [pc, #72]	; (8016024 <__sinit+0x58>)
 8015fdc:	4a12      	ldr	r2, [pc, #72]	; (8016028 <__sinit+0x5c>)
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	6282      	str	r2, [r0, #40]	; 0x28
 8015fe2:	4298      	cmp	r0, r3
 8015fe4:	bf04      	itt	eq
 8015fe6:	2301      	moveq	r3, #1
 8015fe8:	6183      	streq	r3, [r0, #24]
 8015fea:	f000 f81f 	bl	801602c <__sfp>
 8015fee:	6060      	str	r0, [r4, #4]
 8015ff0:	4620      	mov	r0, r4
 8015ff2:	f000 f81b 	bl	801602c <__sfp>
 8015ff6:	60a0      	str	r0, [r4, #8]
 8015ff8:	4620      	mov	r0, r4
 8015ffa:	f000 f817 	bl	801602c <__sfp>
 8015ffe:	2200      	movs	r2, #0
 8016000:	60e0      	str	r0, [r4, #12]
 8016002:	2104      	movs	r1, #4
 8016004:	6860      	ldr	r0, [r4, #4]
 8016006:	f7ff ffa1 	bl	8015f4c <std>
 801600a:	2201      	movs	r2, #1
 801600c:	2109      	movs	r1, #9
 801600e:	68a0      	ldr	r0, [r4, #8]
 8016010:	f7ff ff9c 	bl	8015f4c <std>
 8016014:	2202      	movs	r2, #2
 8016016:	2112      	movs	r1, #18
 8016018:	68e0      	ldr	r0, [r4, #12]
 801601a:	f7ff ff97 	bl	8015f4c <std>
 801601e:	2301      	movs	r3, #1
 8016020:	61a3      	str	r3, [r4, #24]
 8016022:	bd10      	pop	{r4, pc}
 8016024:	0802a70c 	.word	0x0802a70c
 8016028:	08015f95 	.word	0x08015f95

0801602c <__sfp>:
 801602c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801602e:	4b1b      	ldr	r3, [pc, #108]	; (801609c <__sfp+0x70>)
 8016030:	681e      	ldr	r6, [r3, #0]
 8016032:	69b3      	ldr	r3, [r6, #24]
 8016034:	4607      	mov	r7, r0
 8016036:	b913      	cbnz	r3, 801603e <__sfp+0x12>
 8016038:	4630      	mov	r0, r6
 801603a:	f7ff ffc7 	bl	8015fcc <__sinit>
 801603e:	3648      	adds	r6, #72	; 0x48
 8016040:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016044:	3b01      	subs	r3, #1
 8016046:	d503      	bpl.n	8016050 <__sfp+0x24>
 8016048:	6833      	ldr	r3, [r6, #0]
 801604a:	b133      	cbz	r3, 801605a <__sfp+0x2e>
 801604c:	6836      	ldr	r6, [r6, #0]
 801604e:	e7f7      	b.n	8016040 <__sfp+0x14>
 8016050:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016054:	b16d      	cbz	r5, 8016072 <__sfp+0x46>
 8016056:	3468      	adds	r4, #104	; 0x68
 8016058:	e7f4      	b.n	8016044 <__sfp+0x18>
 801605a:	2104      	movs	r1, #4
 801605c:	4638      	mov	r0, r7
 801605e:	f7ff ff9f 	bl	8015fa0 <__sfmoreglue>
 8016062:	6030      	str	r0, [r6, #0]
 8016064:	2800      	cmp	r0, #0
 8016066:	d1f1      	bne.n	801604c <__sfp+0x20>
 8016068:	230c      	movs	r3, #12
 801606a:	603b      	str	r3, [r7, #0]
 801606c:	4604      	mov	r4, r0
 801606e:	4620      	mov	r0, r4
 8016070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016072:	4b0b      	ldr	r3, [pc, #44]	; (80160a0 <__sfp+0x74>)
 8016074:	6665      	str	r5, [r4, #100]	; 0x64
 8016076:	e9c4 5500 	strd	r5, r5, [r4]
 801607a:	60a5      	str	r5, [r4, #8]
 801607c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8016080:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8016084:	2208      	movs	r2, #8
 8016086:	4629      	mov	r1, r5
 8016088:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801608c:	f7ff feea 	bl	8015e64 <memset>
 8016090:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016094:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016098:	e7e9      	b.n	801606e <__sfp+0x42>
 801609a:	bf00      	nop
 801609c:	0802a70c 	.word	0x0802a70c
 80160a0:	ffff0001 	.word	0xffff0001

080160a4 <_fwalk_reent>:
 80160a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80160a8:	4680      	mov	r8, r0
 80160aa:	4689      	mov	r9, r1
 80160ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80160b0:	2600      	movs	r6, #0
 80160b2:	b914      	cbnz	r4, 80160ba <_fwalk_reent+0x16>
 80160b4:	4630      	mov	r0, r6
 80160b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160ba:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80160be:	3f01      	subs	r7, #1
 80160c0:	d501      	bpl.n	80160c6 <_fwalk_reent+0x22>
 80160c2:	6824      	ldr	r4, [r4, #0]
 80160c4:	e7f5      	b.n	80160b2 <_fwalk_reent+0xe>
 80160c6:	89ab      	ldrh	r3, [r5, #12]
 80160c8:	2b01      	cmp	r3, #1
 80160ca:	d907      	bls.n	80160dc <_fwalk_reent+0x38>
 80160cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80160d0:	3301      	adds	r3, #1
 80160d2:	d003      	beq.n	80160dc <_fwalk_reent+0x38>
 80160d4:	4629      	mov	r1, r5
 80160d6:	4640      	mov	r0, r8
 80160d8:	47c8      	blx	r9
 80160da:	4306      	orrs	r6, r0
 80160dc:	3568      	adds	r5, #104	; 0x68
 80160de:	e7ee      	b.n	80160be <_fwalk_reent+0x1a>

080160e0 <malloc>:
 80160e0:	4b02      	ldr	r3, [pc, #8]	; (80160ec <malloc+0xc>)
 80160e2:	4601      	mov	r1, r0
 80160e4:	6818      	ldr	r0, [r3, #0]
 80160e6:	f000 b851 	b.w	801618c <_malloc_r>
 80160ea:	bf00      	nop
 80160ec:	2000001c 	.word	0x2000001c

080160f0 <_free_r>:
 80160f0:	b538      	push	{r3, r4, r5, lr}
 80160f2:	4605      	mov	r5, r0
 80160f4:	2900      	cmp	r1, #0
 80160f6:	d045      	beq.n	8016184 <_free_r+0x94>
 80160f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80160fc:	1f0c      	subs	r4, r1, #4
 80160fe:	2b00      	cmp	r3, #0
 8016100:	bfb8      	it	lt
 8016102:	18e4      	addlt	r4, r4, r3
 8016104:	f000 fdc0 	bl	8016c88 <__malloc_lock>
 8016108:	4a1f      	ldr	r2, [pc, #124]	; (8016188 <_free_r+0x98>)
 801610a:	6813      	ldr	r3, [r2, #0]
 801610c:	4610      	mov	r0, r2
 801610e:	b933      	cbnz	r3, 801611e <_free_r+0x2e>
 8016110:	6063      	str	r3, [r4, #4]
 8016112:	6014      	str	r4, [r2, #0]
 8016114:	4628      	mov	r0, r5
 8016116:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801611a:	f000 bdb6 	b.w	8016c8a <__malloc_unlock>
 801611e:	42a3      	cmp	r3, r4
 8016120:	d90c      	bls.n	801613c <_free_r+0x4c>
 8016122:	6821      	ldr	r1, [r4, #0]
 8016124:	1862      	adds	r2, r4, r1
 8016126:	4293      	cmp	r3, r2
 8016128:	bf04      	itt	eq
 801612a:	681a      	ldreq	r2, [r3, #0]
 801612c:	685b      	ldreq	r3, [r3, #4]
 801612e:	6063      	str	r3, [r4, #4]
 8016130:	bf04      	itt	eq
 8016132:	1852      	addeq	r2, r2, r1
 8016134:	6022      	streq	r2, [r4, #0]
 8016136:	6004      	str	r4, [r0, #0]
 8016138:	e7ec      	b.n	8016114 <_free_r+0x24>
 801613a:	4613      	mov	r3, r2
 801613c:	685a      	ldr	r2, [r3, #4]
 801613e:	b10a      	cbz	r2, 8016144 <_free_r+0x54>
 8016140:	42a2      	cmp	r2, r4
 8016142:	d9fa      	bls.n	801613a <_free_r+0x4a>
 8016144:	6819      	ldr	r1, [r3, #0]
 8016146:	1858      	adds	r0, r3, r1
 8016148:	42a0      	cmp	r0, r4
 801614a:	d10b      	bne.n	8016164 <_free_r+0x74>
 801614c:	6820      	ldr	r0, [r4, #0]
 801614e:	4401      	add	r1, r0
 8016150:	1858      	adds	r0, r3, r1
 8016152:	4282      	cmp	r2, r0
 8016154:	6019      	str	r1, [r3, #0]
 8016156:	d1dd      	bne.n	8016114 <_free_r+0x24>
 8016158:	6810      	ldr	r0, [r2, #0]
 801615a:	6852      	ldr	r2, [r2, #4]
 801615c:	605a      	str	r2, [r3, #4]
 801615e:	4401      	add	r1, r0
 8016160:	6019      	str	r1, [r3, #0]
 8016162:	e7d7      	b.n	8016114 <_free_r+0x24>
 8016164:	d902      	bls.n	801616c <_free_r+0x7c>
 8016166:	230c      	movs	r3, #12
 8016168:	602b      	str	r3, [r5, #0]
 801616a:	e7d3      	b.n	8016114 <_free_r+0x24>
 801616c:	6820      	ldr	r0, [r4, #0]
 801616e:	1821      	adds	r1, r4, r0
 8016170:	428a      	cmp	r2, r1
 8016172:	bf04      	itt	eq
 8016174:	6811      	ldreq	r1, [r2, #0]
 8016176:	6852      	ldreq	r2, [r2, #4]
 8016178:	6062      	str	r2, [r4, #4]
 801617a:	bf04      	itt	eq
 801617c:	1809      	addeq	r1, r1, r0
 801617e:	6021      	streq	r1, [r4, #0]
 8016180:	605c      	str	r4, [r3, #4]
 8016182:	e7c7      	b.n	8016114 <_free_r+0x24>
 8016184:	bd38      	pop	{r3, r4, r5, pc}
 8016186:	bf00      	nop
 8016188:	20004620 	.word	0x20004620

0801618c <_malloc_r>:
 801618c:	b570      	push	{r4, r5, r6, lr}
 801618e:	1ccd      	adds	r5, r1, #3
 8016190:	f025 0503 	bic.w	r5, r5, #3
 8016194:	3508      	adds	r5, #8
 8016196:	2d0c      	cmp	r5, #12
 8016198:	bf38      	it	cc
 801619a:	250c      	movcc	r5, #12
 801619c:	2d00      	cmp	r5, #0
 801619e:	4606      	mov	r6, r0
 80161a0:	db01      	blt.n	80161a6 <_malloc_r+0x1a>
 80161a2:	42a9      	cmp	r1, r5
 80161a4:	d903      	bls.n	80161ae <_malloc_r+0x22>
 80161a6:	230c      	movs	r3, #12
 80161a8:	6033      	str	r3, [r6, #0]
 80161aa:	2000      	movs	r0, #0
 80161ac:	bd70      	pop	{r4, r5, r6, pc}
 80161ae:	f000 fd6b 	bl	8016c88 <__malloc_lock>
 80161b2:	4a21      	ldr	r2, [pc, #132]	; (8016238 <_malloc_r+0xac>)
 80161b4:	6814      	ldr	r4, [r2, #0]
 80161b6:	4621      	mov	r1, r4
 80161b8:	b991      	cbnz	r1, 80161e0 <_malloc_r+0x54>
 80161ba:	4c20      	ldr	r4, [pc, #128]	; (801623c <_malloc_r+0xb0>)
 80161bc:	6823      	ldr	r3, [r4, #0]
 80161be:	b91b      	cbnz	r3, 80161c8 <_malloc_r+0x3c>
 80161c0:	4630      	mov	r0, r6
 80161c2:	f000 fb05 	bl	80167d0 <_sbrk_r>
 80161c6:	6020      	str	r0, [r4, #0]
 80161c8:	4629      	mov	r1, r5
 80161ca:	4630      	mov	r0, r6
 80161cc:	f000 fb00 	bl	80167d0 <_sbrk_r>
 80161d0:	1c43      	adds	r3, r0, #1
 80161d2:	d124      	bne.n	801621e <_malloc_r+0x92>
 80161d4:	230c      	movs	r3, #12
 80161d6:	6033      	str	r3, [r6, #0]
 80161d8:	4630      	mov	r0, r6
 80161da:	f000 fd56 	bl	8016c8a <__malloc_unlock>
 80161de:	e7e4      	b.n	80161aa <_malloc_r+0x1e>
 80161e0:	680b      	ldr	r3, [r1, #0]
 80161e2:	1b5b      	subs	r3, r3, r5
 80161e4:	d418      	bmi.n	8016218 <_malloc_r+0x8c>
 80161e6:	2b0b      	cmp	r3, #11
 80161e8:	d90f      	bls.n	801620a <_malloc_r+0x7e>
 80161ea:	600b      	str	r3, [r1, #0]
 80161ec:	50cd      	str	r5, [r1, r3]
 80161ee:	18cc      	adds	r4, r1, r3
 80161f0:	4630      	mov	r0, r6
 80161f2:	f000 fd4a 	bl	8016c8a <__malloc_unlock>
 80161f6:	f104 000b 	add.w	r0, r4, #11
 80161fa:	1d23      	adds	r3, r4, #4
 80161fc:	f020 0007 	bic.w	r0, r0, #7
 8016200:	1ac3      	subs	r3, r0, r3
 8016202:	d0d3      	beq.n	80161ac <_malloc_r+0x20>
 8016204:	425a      	negs	r2, r3
 8016206:	50e2      	str	r2, [r4, r3]
 8016208:	e7d0      	b.n	80161ac <_malloc_r+0x20>
 801620a:	428c      	cmp	r4, r1
 801620c:	684b      	ldr	r3, [r1, #4]
 801620e:	bf16      	itet	ne
 8016210:	6063      	strne	r3, [r4, #4]
 8016212:	6013      	streq	r3, [r2, #0]
 8016214:	460c      	movne	r4, r1
 8016216:	e7eb      	b.n	80161f0 <_malloc_r+0x64>
 8016218:	460c      	mov	r4, r1
 801621a:	6849      	ldr	r1, [r1, #4]
 801621c:	e7cc      	b.n	80161b8 <_malloc_r+0x2c>
 801621e:	1cc4      	adds	r4, r0, #3
 8016220:	f024 0403 	bic.w	r4, r4, #3
 8016224:	42a0      	cmp	r0, r4
 8016226:	d005      	beq.n	8016234 <_malloc_r+0xa8>
 8016228:	1a21      	subs	r1, r4, r0
 801622a:	4630      	mov	r0, r6
 801622c:	f000 fad0 	bl	80167d0 <_sbrk_r>
 8016230:	3001      	adds	r0, #1
 8016232:	d0cf      	beq.n	80161d4 <_malloc_r+0x48>
 8016234:	6025      	str	r5, [r4, #0]
 8016236:	e7db      	b.n	80161f0 <_malloc_r+0x64>
 8016238:	20004620 	.word	0x20004620
 801623c:	20004624 	.word	0x20004624

08016240 <__sfputc_r>:
 8016240:	6893      	ldr	r3, [r2, #8]
 8016242:	3b01      	subs	r3, #1
 8016244:	2b00      	cmp	r3, #0
 8016246:	b410      	push	{r4}
 8016248:	6093      	str	r3, [r2, #8]
 801624a:	da08      	bge.n	801625e <__sfputc_r+0x1e>
 801624c:	6994      	ldr	r4, [r2, #24]
 801624e:	42a3      	cmp	r3, r4
 8016250:	db01      	blt.n	8016256 <__sfputc_r+0x16>
 8016252:	290a      	cmp	r1, #10
 8016254:	d103      	bne.n	801625e <__sfputc_r+0x1e>
 8016256:	f85d 4b04 	ldr.w	r4, [sp], #4
 801625a:	f000 bb0d 	b.w	8016878 <__swbuf_r>
 801625e:	6813      	ldr	r3, [r2, #0]
 8016260:	1c58      	adds	r0, r3, #1
 8016262:	6010      	str	r0, [r2, #0]
 8016264:	7019      	strb	r1, [r3, #0]
 8016266:	4608      	mov	r0, r1
 8016268:	f85d 4b04 	ldr.w	r4, [sp], #4
 801626c:	4770      	bx	lr

0801626e <__sfputs_r>:
 801626e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016270:	4606      	mov	r6, r0
 8016272:	460f      	mov	r7, r1
 8016274:	4614      	mov	r4, r2
 8016276:	18d5      	adds	r5, r2, r3
 8016278:	42ac      	cmp	r4, r5
 801627a:	d101      	bne.n	8016280 <__sfputs_r+0x12>
 801627c:	2000      	movs	r0, #0
 801627e:	e007      	b.n	8016290 <__sfputs_r+0x22>
 8016280:	463a      	mov	r2, r7
 8016282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016286:	4630      	mov	r0, r6
 8016288:	f7ff ffda 	bl	8016240 <__sfputc_r>
 801628c:	1c43      	adds	r3, r0, #1
 801628e:	d1f3      	bne.n	8016278 <__sfputs_r+0xa>
 8016290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016294 <_vfiprintf_r>:
 8016294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016298:	460c      	mov	r4, r1
 801629a:	b09d      	sub	sp, #116	; 0x74
 801629c:	4617      	mov	r7, r2
 801629e:	461d      	mov	r5, r3
 80162a0:	4606      	mov	r6, r0
 80162a2:	b118      	cbz	r0, 80162ac <_vfiprintf_r+0x18>
 80162a4:	6983      	ldr	r3, [r0, #24]
 80162a6:	b90b      	cbnz	r3, 80162ac <_vfiprintf_r+0x18>
 80162a8:	f7ff fe90 	bl	8015fcc <__sinit>
 80162ac:	4b7c      	ldr	r3, [pc, #496]	; (80164a0 <_vfiprintf_r+0x20c>)
 80162ae:	429c      	cmp	r4, r3
 80162b0:	d158      	bne.n	8016364 <_vfiprintf_r+0xd0>
 80162b2:	6874      	ldr	r4, [r6, #4]
 80162b4:	89a3      	ldrh	r3, [r4, #12]
 80162b6:	0718      	lsls	r0, r3, #28
 80162b8:	d55e      	bpl.n	8016378 <_vfiprintf_r+0xe4>
 80162ba:	6923      	ldr	r3, [r4, #16]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d05b      	beq.n	8016378 <_vfiprintf_r+0xe4>
 80162c0:	2300      	movs	r3, #0
 80162c2:	9309      	str	r3, [sp, #36]	; 0x24
 80162c4:	2320      	movs	r3, #32
 80162c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80162ca:	2330      	movs	r3, #48	; 0x30
 80162cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80162d0:	9503      	str	r5, [sp, #12]
 80162d2:	f04f 0b01 	mov.w	fp, #1
 80162d6:	46b8      	mov	r8, r7
 80162d8:	4645      	mov	r5, r8
 80162da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80162de:	b10b      	cbz	r3, 80162e4 <_vfiprintf_r+0x50>
 80162e0:	2b25      	cmp	r3, #37	; 0x25
 80162e2:	d154      	bne.n	801638e <_vfiprintf_r+0xfa>
 80162e4:	ebb8 0a07 	subs.w	sl, r8, r7
 80162e8:	d00b      	beq.n	8016302 <_vfiprintf_r+0x6e>
 80162ea:	4653      	mov	r3, sl
 80162ec:	463a      	mov	r2, r7
 80162ee:	4621      	mov	r1, r4
 80162f0:	4630      	mov	r0, r6
 80162f2:	f7ff ffbc 	bl	801626e <__sfputs_r>
 80162f6:	3001      	adds	r0, #1
 80162f8:	f000 80c2 	beq.w	8016480 <_vfiprintf_r+0x1ec>
 80162fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80162fe:	4453      	add	r3, sl
 8016300:	9309      	str	r3, [sp, #36]	; 0x24
 8016302:	f898 3000 	ldrb.w	r3, [r8]
 8016306:	2b00      	cmp	r3, #0
 8016308:	f000 80ba 	beq.w	8016480 <_vfiprintf_r+0x1ec>
 801630c:	2300      	movs	r3, #0
 801630e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016316:	9304      	str	r3, [sp, #16]
 8016318:	9307      	str	r3, [sp, #28]
 801631a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801631e:	931a      	str	r3, [sp, #104]	; 0x68
 8016320:	46a8      	mov	r8, r5
 8016322:	2205      	movs	r2, #5
 8016324:	f818 1b01 	ldrb.w	r1, [r8], #1
 8016328:	485e      	ldr	r0, [pc, #376]	; (80164a4 <_vfiprintf_r+0x210>)
 801632a:	f7e9 ffa1 	bl	8000270 <memchr>
 801632e:	9b04      	ldr	r3, [sp, #16]
 8016330:	bb78      	cbnz	r0, 8016392 <_vfiprintf_r+0xfe>
 8016332:	06d9      	lsls	r1, r3, #27
 8016334:	bf44      	itt	mi
 8016336:	2220      	movmi	r2, #32
 8016338:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801633c:	071a      	lsls	r2, r3, #28
 801633e:	bf44      	itt	mi
 8016340:	222b      	movmi	r2, #43	; 0x2b
 8016342:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016346:	782a      	ldrb	r2, [r5, #0]
 8016348:	2a2a      	cmp	r2, #42	; 0x2a
 801634a:	d02a      	beq.n	80163a2 <_vfiprintf_r+0x10e>
 801634c:	9a07      	ldr	r2, [sp, #28]
 801634e:	46a8      	mov	r8, r5
 8016350:	2000      	movs	r0, #0
 8016352:	250a      	movs	r5, #10
 8016354:	4641      	mov	r1, r8
 8016356:	f811 3b01 	ldrb.w	r3, [r1], #1
 801635a:	3b30      	subs	r3, #48	; 0x30
 801635c:	2b09      	cmp	r3, #9
 801635e:	d969      	bls.n	8016434 <_vfiprintf_r+0x1a0>
 8016360:	b360      	cbz	r0, 80163bc <_vfiprintf_r+0x128>
 8016362:	e024      	b.n	80163ae <_vfiprintf_r+0x11a>
 8016364:	4b50      	ldr	r3, [pc, #320]	; (80164a8 <_vfiprintf_r+0x214>)
 8016366:	429c      	cmp	r4, r3
 8016368:	d101      	bne.n	801636e <_vfiprintf_r+0xda>
 801636a:	68b4      	ldr	r4, [r6, #8]
 801636c:	e7a2      	b.n	80162b4 <_vfiprintf_r+0x20>
 801636e:	4b4f      	ldr	r3, [pc, #316]	; (80164ac <_vfiprintf_r+0x218>)
 8016370:	429c      	cmp	r4, r3
 8016372:	bf08      	it	eq
 8016374:	68f4      	ldreq	r4, [r6, #12]
 8016376:	e79d      	b.n	80162b4 <_vfiprintf_r+0x20>
 8016378:	4621      	mov	r1, r4
 801637a:	4630      	mov	r0, r6
 801637c:	f000 fae0 	bl	8016940 <__swsetup_r>
 8016380:	2800      	cmp	r0, #0
 8016382:	d09d      	beq.n	80162c0 <_vfiprintf_r+0x2c>
 8016384:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016388:	b01d      	add	sp, #116	; 0x74
 801638a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801638e:	46a8      	mov	r8, r5
 8016390:	e7a2      	b.n	80162d8 <_vfiprintf_r+0x44>
 8016392:	4a44      	ldr	r2, [pc, #272]	; (80164a4 <_vfiprintf_r+0x210>)
 8016394:	1a80      	subs	r0, r0, r2
 8016396:	fa0b f000 	lsl.w	r0, fp, r0
 801639a:	4318      	orrs	r0, r3
 801639c:	9004      	str	r0, [sp, #16]
 801639e:	4645      	mov	r5, r8
 80163a0:	e7be      	b.n	8016320 <_vfiprintf_r+0x8c>
 80163a2:	9a03      	ldr	r2, [sp, #12]
 80163a4:	1d11      	adds	r1, r2, #4
 80163a6:	6812      	ldr	r2, [r2, #0]
 80163a8:	9103      	str	r1, [sp, #12]
 80163aa:	2a00      	cmp	r2, #0
 80163ac:	db01      	blt.n	80163b2 <_vfiprintf_r+0x11e>
 80163ae:	9207      	str	r2, [sp, #28]
 80163b0:	e004      	b.n	80163bc <_vfiprintf_r+0x128>
 80163b2:	4252      	negs	r2, r2
 80163b4:	f043 0302 	orr.w	r3, r3, #2
 80163b8:	9207      	str	r2, [sp, #28]
 80163ba:	9304      	str	r3, [sp, #16]
 80163bc:	f898 3000 	ldrb.w	r3, [r8]
 80163c0:	2b2e      	cmp	r3, #46	; 0x2e
 80163c2:	d10e      	bne.n	80163e2 <_vfiprintf_r+0x14e>
 80163c4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80163c8:	2b2a      	cmp	r3, #42	; 0x2a
 80163ca:	d138      	bne.n	801643e <_vfiprintf_r+0x1aa>
 80163cc:	9b03      	ldr	r3, [sp, #12]
 80163ce:	1d1a      	adds	r2, r3, #4
 80163d0:	681b      	ldr	r3, [r3, #0]
 80163d2:	9203      	str	r2, [sp, #12]
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	bfb8      	it	lt
 80163d8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80163dc:	f108 0802 	add.w	r8, r8, #2
 80163e0:	9305      	str	r3, [sp, #20]
 80163e2:	4d33      	ldr	r5, [pc, #204]	; (80164b0 <_vfiprintf_r+0x21c>)
 80163e4:	f898 1000 	ldrb.w	r1, [r8]
 80163e8:	2203      	movs	r2, #3
 80163ea:	4628      	mov	r0, r5
 80163ec:	f7e9 ff40 	bl	8000270 <memchr>
 80163f0:	b140      	cbz	r0, 8016404 <_vfiprintf_r+0x170>
 80163f2:	2340      	movs	r3, #64	; 0x40
 80163f4:	1b40      	subs	r0, r0, r5
 80163f6:	fa03 f000 	lsl.w	r0, r3, r0
 80163fa:	9b04      	ldr	r3, [sp, #16]
 80163fc:	4303      	orrs	r3, r0
 80163fe:	f108 0801 	add.w	r8, r8, #1
 8016402:	9304      	str	r3, [sp, #16]
 8016404:	f898 1000 	ldrb.w	r1, [r8]
 8016408:	482a      	ldr	r0, [pc, #168]	; (80164b4 <_vfiprintf_r+0x220>)
 801640a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801640e:	2206      	movs	r2, #6
 8016410:	f108 0701 	add.w	r7, r8, #1
 8016414:	f7e9 ff2c 	bl	8000270 <memchr>
 8016418:	2800      	cmp	r0, #0
 801641a:	d037      	beq.n	801648c <_vfiprintf_r+0x1f8>
 801641c:	4b26      	ldr	r3, [pc, #152]	; (80164b8 <_vfiprintf_r+0x224>)
 801641e:	bb1b      	cbnz	r3, 8016468 <_vfiprintf_r+0x1d4>
 8016420:	9b03      	ldr	r3, [sp, #12]
 8016422:	3307      	adds	r3, #7
 8016424:	f023 0307 	bic.w	r3, r3, #7
 8016428:	3308      	adds	r3, #8
 801642a:	9303      	str	r3, [sp, #12]
 801642c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801642e:	444b      	add	r3, r9
 8016430:	9309      	str	r3, [sp, #36]	; 0x24
 8016432:	e750      	b.n	80162d6 <_vfiprintf_r+0x42>
 8016434:	fb05 3202 	mla	r2, r5, r2, r3
 8016438:	2001      	movs	r0, #1
 801643a:	4688      	mov	r8, r1
 801643c:	e78a      	b.n	8016354 <_vfiprintf_r+0xc0>
 801643e:	2300      	movs	r3, #0
 8016440:	f108 0801 	add.w	r8, r8, #1
 8016444:	9305      	str	r3, [sp, #20]
 8016446:	4619      	mov	r1, r3
 8016448:	250a      	movs	r5, #10
 801644a:	4640      	mov	r0, r8
 801644c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016450:	3a30      	subs	r2, #48	; 0x30
 8016452:	2a09      	cmp	r2, #9
 8016454:	d903      	bls.n	801645e <_vfiprintf_r+0x1ca>
 8016456:	2b00      	cmp	r3, #0
 8016458:	d0c3      	beq.n	80163e2 <_vfiprintf_r+0x14e>
 801645a:	9105      	str	r1, [sp, #20]
 801645c:	e7c1      	b.n	80163e2 <_vfiprintf_r+0x14e>
 801645e:	fb05 2101 	mla	r1, r5, r1, r2
 8016462:	2301      	movs	r3, #1
 8016464:	4680      	mov	r8, r0
 8016466:	e7f0      	b.n	801644a <_vfiprintf_r+0x1b6>
 8016468:	ab03      	add	r3, sp, #12
 801646a:	9300      	str	r3, [sp, #0]
 801646c:	4622      	mov	r2, r4
 801646e:	4b13      	ldr	r3, [pc, #76]	; (80164bc <_vfiprintf_r+0x228>)
 8016470:	a904      	add	r1, sp, #16
 8016472:	4630      	mov	r0, r6
 8016474:	f3af 8000 	nop.w
 8016478:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801647c:	4681      	mov	r9, r0
 801647e:	d1d5      	bne.n	801642c <_vfiprintf_r+0x198>
 8016480:	89a3      	ldrh	r3, [r4, #12]
 8016482:	065b      	lsls	r3, r3, #25
 8016484:	f53f af7e 	bmi.w	8016384 <_vfiprintf_r+0xf0>
 8016488:	9809      	ldr	r0, [sp, #36]	; 0x24
 801648a:	e77d      	b.n	8016388 <_vfiprintf_r+0xf4>
 801648c:	ab03      	add	r3, sp, #12
 801648e:	9300      	str	r3, [sp, #0]
 8016490:	4622      	mov	r2, r4
 8016492:	4b0a      	ldr	r3, [pc, #40]	; (80164bc <_vfiprintf_r+0x228>)
 8016494:	a904      	add	r1, sp, #16
 8016496:	4630      	mov	r0, r6
 8016498:	f000 f888 	bl	80165ac <_printf_i>
 801649c:	e7ec      	b.n	8016478 <_vfiprintf_r+0x1e4>
 801649e:	bf00      	nop
 80164a0:	0802a730 	.word	0x0802a730
 80164a4:	0802a770 	.word	0x0802a770
 80164a8:	0802a750 	.word	0x0802a750
 80164ac:	0802a710 	.word	0x0802a710
 80164b0:	0802a776 	.word	0x0802a776
 80164b4:	0802a77a 	.word	0x0802a77a
 80164b8:	00000000 	.word	0x00000000
 80164bc:	0801626f 	.word	0x0801626f

080164c0 <_printf_common>:
 80164c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80164c4:	4691      	mov	r9, r2
 80164c6:	461f      	mov	r7, r3
 80164c8:	688a      	ldr	r2, [r1, #8]
 80164ca:	690b      	ldr	r3, [r1, #16]
 80164cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80164d0:	4293      	cmp	r3, r2
 80164d2:	bfb8      	it	lt
 80164d4:	4613      	movlt	r3, r2
 80164d6:	f8c9 3000 	str.w	r3, [r9]
 80164da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80164de:	4606      	mov	r6, r0
 80164e0:	460c      	mov	r4, r1
 80164e2:	b112      	cbz	r2, 80164ea <_printf_common+0x2a>
 80164e4:	3301      	adds	r3, #1
 80164e6:	f8c9 3000 	str.w	r3, [r9]
 80164ea:	6823      	ldr	r3, [r4, #0]
 80164ec:	0699      	lsls	r1, r3, #26
 80164ee:	bf42      	ittt	mi
 80164f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80164f4:	3302      	addmi	r3, #2
 80164f6:	f8c9 3000 	strmi.w	r3, [r9]
 80164fa:	6825      	ldr	r5, [r4, #0]
 80164fc:	f015 0506 	ands.w	r5, r5, #6
 8016500:	d107      	bne.n	8016512 <_printf_common+0x52>
 8016502:	f104 0a19 	add.w	sl, r4, #25
 8016506:	68e3      	ldr	r3, [r4, #12]
 8016508:	f8d9 2000 	ldr.w	r2, [r9]
 801650c:	1a9b      	subs	r3, r3, r2
 801650e:	42ab      	cmp	r3, r5
 8016510:	dc28      	bgt.n	8016564 <_printf_common+0xa4>
 8016512:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8016516:	6822      	ldr	r2, [r4, #0]
 8016518:	3300      	adds	r3, #0
 801651a:	bf18      	it	ne
 801651c:	2301      	movne	r3, #1
 801651e:	0692      	lsls	r2, r2, #26
 8016520:	d42d      	bmi.n	801657e <_printf_common+0xbe>
 8016522:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016526:	4639      	mov	r1, r7
 8016528:	4630      	mov	r0, r6
 801652a:	47c0      	blx	r8
 801652c:	3001      	adds	r0, #1
 801652e:	d020      	beq.n	8016572 <_printf_common+0xb2>
 8016530:	6823      	ldr	r3, [r4, #0]
 8016532:	68e5      	ldr	r5, [r4, #12]
 8016534:	f8d9 2000 	ldr.w	r2, [r9]
 8016538:	f003 0306 	and.w	r3, r3, #6
 801653c:	2b04      	cmp	r3, #4
 801653e:	bf08      	it	eq
 8016540:	1aad      	subeq	r5, r5, r2
 8016542:	68a3      	ldr	r3, [r4, #8]
 8016544:	6922      	ldr	r2, [r4, #16]
 8016546:	bf0c      	ite	eq
 8016548:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801654c:	2500      	movne	r5, #0
 801654e:	4293      	cmp	r3, r2
 8016550:	bfc4      	itt	gt
 8016552:	1a9b      	subgt	r3, r3, r2
 8016554:	18ed      	addgt	r5, r5, r3
 8016556:	f04f 0900 	mov.w	r9, #0
 801655a:	341a      	adds	r4, #26
 801655c:	454d      	cmp	r5, r9
 801655e:	d11a      	bne.n	8016596 <_printf_common+0xd6>
 8016560:	2000      	movs	r0, #0
 8016562:	e008      	b.n	8016576 <_printf_common+0xb6>
 8016564:	2301      	movs	r3, #1
 8016566:	4652      	mov	r2, sl
 8016568:	4639      	mov	r1, r7
 801656a:	4630      	mov	r0, r6
 801656c:	47c0      	blx	r8
 801656e:	3001      	adds	r0, #1
 8016570:	d103      	bne.n	801657a <_printf_common+0xba>
 8016572:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801657a:	3501      	adds	r5, #1
 801657c:	e7c3      	b.n	8016506 <_printf_common+0x46>
 801657e:	18e1      	adds	r1, r4, r3
 8016580:	1c5a      	adds	r2, r3, #1
 8016582:	2030      	movs	r0, #48	; 0x30
 8016584:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8016588:	4422      	add	r2, r4
 801658a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801658e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8016592:	3302      	adds	r3, #2
 8016594:	e7c5      	b.n	8016522 <_printf_common+0x62>
 8016596:	2301      	movs	r3, #1
 8016598:	4622      	mov	r2, r4
 801659a:	4639      	mov	r1, r7
 801659c:	4630      	mov	r0, r6
 801659e:	47c0      	blx	r8
 80165a0:	3001      	adds	r0, #1
 80165a2:	d0e6      	beq.n	8016572 <_printf_common+0xb2>
 80165a4:	f109 0901 	add.w	r9, r9, #1
 80165a8:	e7d8      	b.n	801655c <_printf_common+0x9c>
	...

080165ac <_printf_i>:
 80165ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80165b0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80165b4:	460c      	mov	r4, r1
 80165b6:	7e09      	ldrb	r1, [r1, #24]
 80165b8:	b085      	sub	sp, #20
 80165ba:	296e      	cmp	r1, #110	; 0x6e
 80165bc:	4617      	mov	r7, r2
 80165be:	4606      	mov	r6, r0
 80165c0:	4698      	mov	r8, r3
 80165c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80165c4:	f000 80b3 	beq.w	801672e <_printf_i+0x182>
 80165c8:	d822      	bhi.n	8016610 <_printf_i+0x64>
 80165ca:	2963      	cmp	r1, #99	; 0x63
 80165cc:	d036      	beq.n	801663c <_printf_i+0x90>
 80165ce:	d80a      	bhi.n	80165e6 <_printf_i+0x3a>
 80165d0:	2900      	cmp	r1, #0
 80165d2:	f000 80b9 	beq.w	8016748 <_printf_i+0x19c>
 80165d6:	2958      	cmp	r1, #88	; 0x58
 80165d8:	f000 8083 	beq.w	80166e2 <_printf_i+0x136>
 80165dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80165e0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80165e4:	e032      	b.n	801664c <_printf_i+0xa0>
 80165e6:	2964      	cmp	r1, #100	; 0x64
 80165e8:	d001      	beq.n	80165ee <_printf_i+0x42>
 80165ea:	2969      	cmp	r1, #105	; 0x69
 80165ec:	d1f6      	bne.n	80165dc <_printf_i+0x30>
 80165ee:	6820      	ldr	r0, [r4, #0]
 80165f0:	6813      	ldr	r3, [r2, #0]
 80165f2:	0605      	lsls	r5, r0, #24
 80165f4:	f103 0104 	add.w	r1, r3, #4
 80165f8:	d52a      	bpl.n	8016650 <_printf_i+0xa4>
 80165fa:	681b      	ldr	r3, [r3, #0]
 80165fc:	6011      	str	r1, [r2, #0]
 80165fe:	2b00      	cmp	r3, #0
 8016600:	da03      	bge.n	801660a <_printf_i+0x5e>
 8016602:	222d      	movs	r2, #45	; 0x2d
 8016604:	425b      	negs	r3, r3
 8016606:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801660a:	486f      	ldr	r0, [pc, #444]	; (80167c8 <_printf_i+0x21c>)
 801660c:	220a      	movs	r2, #10
 801660e:	e039      	b.n	8016684 <_printf_i+0xd8>
 8016610:	2973      	cmp	r1, #115	; 0x73
 8016612:	f000 809d 	beq.w	8016750 <_printf_i+0x1a4>
 8016616:	d808      	bhi.n	801662a <_printf_i+0x7e>
 8016618:	296f      	cmp	r1, #111	; 0x6f
 801661a:	d020      	beq.n	801665e <_printf_i+0xb2>
 801661c:	2970      	cmp	r1, #112	; 0x70
 801661e:	d1dd      	bne.n	80165dc <_printf_i+0x30>
 8016620:	6823      	ldr	r3, [r4, #0]
 8016622:	f043 0320 	orr.w	r3, r3, #32
 8016626:	6023      	str	r3, [r4, #0]
 8016628:	e003      	b.n	8016632 <_printf_i+0x86>
 801662a:	2975      	cmp	r1, #117	; 0x75
 801662c:	d017      	beq.n	801665e <_printf_i+0xb2>
 801662e:	2978      	cmp	r1, #120	; 0x78
 8016630:	d1d4      	bne.n	80165dc <_printf_i+0x30>
 8016632:	2378      	movs	r3, #120	; 0x78
 8016634:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016638:	4864      	ldr	r0, [pc, #400]	; (80167cc <_printf_i+0x220>)
 801663a:	e055      	b.n	80166e8 <_printf_i+0x13c>
 801663c:	6813      	ldr	r3, [r2, #0]
 801663e:	1d19      	adds	r1, r3, #4
 8016640:	681b      	ldr	r3, [r3, #0]
 8016642:	6011      	str	r1, [r2, #0]
 8016644:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016648:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801664c:	2301      	movs	r3, #1
 801664e:	e08c      	b.n	801676a <_printf_i+0x1be>
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	6011      	str	r1, [r2, #0]
 8016654:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016658:	bf18      	it	ne
 801665a:	b21b      	sxthne	r3, r3
 801665c:	e7cf      	b.n	80165fe <_printf_i+0x52>
 801665e:	6813      	ldr	r3, [r2, #0]
 8016660:	6825      	ldr	r5, [r4, #0]
 8016662:	1d18      	adds	r0, r3, #4
 8016664:	6010      	str	r0, [r2, #0]
 8016666:	0628      	lsls	r0, r5, #24
 8016668:	d501      	bpl.n	801666e <_printf_i+0xc2>
 801666a:	681b      	ldr	r3, [r3, #0]
 801666c:	e002      	b.n	8016674 <_printf_i+0xc8>
 801666e:	0668      	lsls	r0, r5, #25
 8016670:	d5fb      	bpl.n	801666a <_printf_i+0xbe>
 8016672:	881b      	ldrh	r3, [r3, #0]
 8016674:	4854      	ldr	r0, [pc, #336]	; (80167c8 <_printf_i+0x21c>)
 8016676:	296f      	cmp	r1, #111	; 0x6f
 8016678:	bf14      	ite	ne
 801667a:	220a      	movne	r2, #10
 801667c:	2208      	moveq	r2, #8
 801667e:	2100      	movs	r1, #0
 8016680:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8016684:	6865      	ldr	r5, [r4, #4]
 8016686:	60a5      	str	r5, [r4, #8]
 8016688:	2d00      	cmp	r5, #0
 801668a:	f2c0 8095 	blt.w	80167b8 <_printf_i+0x20c>
 801668e:	6821      	ldr	r1, [r4, #0]
 8016690:	f021 0104 	bic.w	r1, r1, #4
 8016694:	6021      	str	r1, [r4, #0]
 8016696:	2b00      	cmp	r3, #0
 8016698:	d13d      	bne.n	8016716 <_printf_i+0x16a>
 801669a:	2d00      	cmp	r5, #0
 801669c:	f040 808e 	bne.w	80167bc <_printf_i+0x210>
 80166a0:	4665      	mov	r5, ip
 80166a2:	2a08      	cmp	r2, #8
 80166a4:	d10b      	bne.n	80166be <_printf_i+0x112>
 80166a6:	6823      	ldr	r3, [r4, #0]
 80166a8:	07db      	lsls	r3, r3, #31
 80166aa:	d508      	bpl.n	80166be <_printf_i+0x112>
 80166ac:	6923      	ldr	r3, [r4, #16]
 80166ae:	6862      	ldr	r2, [r4, #4]
 80166b0:	429a      	cmp	r2, r3
 80166b2:	bfde      	ittt	le
 80166b4:	2330      	movle	r3, #48	; 0x30
 80166b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80166ba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80166be:	ebac 0305 	sub.w	r3, ip, r5
 80166c2:	6123      	str	r3, [r4, #16]
 80166c4:	f8cd 8000 	str.w	r8, [sp]
 80166c8:	463b      	mov	r3, r7
 80166ca:	aa03      	add	r2, sp, #12
 80166cc:	4621      	mov	r1, r4
 80166ce:	4630      	mov	r0, r6
 80166d0:	f7ff fef6 	bl	80164c0 <_printf_common>
 80166d4:	3001      	adds	r0, #1
 80166d6:	d14d      	bne.n	8016774 <_printf_i+0x1c8>
 80166d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80166dc:	b005      	add	sp, #20
 80166de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80166e2:	4839      	ldr	r0, [pc, #228]	; (80167c8 <_printf_i+0x21c>)
 80166e4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80166e8:	6813      	ldr	r3, [r2, #0]
 80166ea:	6821      	ldr	r1, [r4, #0]
 80166ec:	1d1d      	adds	r5, r3, #4
 80166ee:	681b      	ldr	r3, [r3, #0]
 80166f0:	6015      	str	r5, [r2, #0]
 80166f2:	060a      	lsls	r2, r1, #24
 80166f4:	d50b      	bpl.n	801670e <_printf_i+0x162>
 80166f6:	07ca      	lsls	r2, r1, #31
 80166f8:	bf44      	itt	mi
 80166fa:	f041 0120 	orrmi.w	r1, r1, #32
 80166fe:	6021      	strmi	r1, [r4, #0]
 8016700:	b91b      	cbnz	r3, 801670a <_printf_i+0x15e>
 8016702:	6822      	ldr	r2, [r4, #0]
 8016704:	f022 0220 	bic.w	r2, r2, #32
 8016708:	6022      	str	r2, [r4, #0]
 801670a:	2210      	movs	r2, #16
 801670c:	e7b7      	b.n	801667e <_printf_i+0xd2>
 801670e:	064d      	lsls	r5, r1, #25
 8016710:	bf48      	it	mi
 8016712:	b29b      	uxthmi	r3, r3
 8016714:	e7ef      	b.n	80166f6 <_printf_i+0x14a>
 8016716:	4665      	mov	r5, ip
 8016718:	fbb3 f1f2 	udiv	r1, r3, r2
 801671c:	fb02 3311 	mls	r3, r2, r1, r3
 8016720:	5cc3      	ldrb	r3, [r0, r3]
 8016722:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8016726:	460b      	mov	r3, r1
 8016728:	2900      	cmp	r1, #0
 801672a:	d1f5      	bne.n	8016718 <_printf_i+0x16c>
 801672c:	e7b9      	b.n	80166a2 <_printf_i+0xf6>
 801672e:	6813      	ldr	r3, [r2, #0]
 8016730:	6825      	ldr	r5, [r4, #0]
 8016732:	6961      	ldr	r1, [r4, #20]
 8016734:	1d18      	adds	r0, r3, #4
 8016736:	6010      	str	r0, [r2, #0]
 8016738:	0628      	lsls	r0, r5, #24
 801673a:	681b      	ldr	r3, [r3, #0]
 801673c:	d501      	bpl.n	8016742 <_printf_i+0x196>
 801673e:	6019      	str	r1, [r3, #0]
 8016740:	e002      	b.n	8016748 <_printf_i+0x19c>
 8016742:	066a      	lsls	r2, r5, #25
 8016744:	d5fb      	bpl.n	801673e <_printf_i+0x192>
 8016746:	8019      	strh	r1, [r3, #0]
 8016748:	2300      	movs	r3, #0
 801674a:	6123      	str	r3, [r4, #16]
 801674c:	4665      	mov	r5, ip
 801674e:	e7b9      	b.n	80166c4 <_printf_i+0x118>
 8016750:	6813      	ldr	r3, [r2, #0]
 8016752:	1d19      	adds	r1, r3, #4
 8016754:	6011      	str	r1, [r2, #0]
 8016756:	681d      	ldr	r5, [r3, #0]
 8016758:	6862      	ldr	r2, [r4, #4]
 801675a:	2100      	movs	r1, #0
 801675c:	4628      	mov	r0, r5
 801675e:	f7e9 fd87 	bl	8000270 <memchr>
 8016762:	b108      	cbz	r0, 8016768 <_printf_i+0x1bc>
 8016764:	1b40      	subs	r0, r0, r5
 8016766:	6060      	str	r0, [r4, #4]
 8016768:	6863      	ldr	r3, [r4, #4]
 801676a:	6123      	str	r3, [r4, #16]
 801676c:	2300      	movs	r3, #0
 801676e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016772:	e7a7      	b.n	80166c4 <_printf_i+0x118>
 8016774:	6923      	ldr	r3, [r4, #16]
 8016776:	462a      	mov	r2, r5
 8016778:	4639      	mov	r1, r7
 801677a:	4630      	mov	r0, r6
 801677c:	47c0      	blx	r8
 801677e:	3001      	adds	r0, #1
 8016780:	d0aa      	beq.n	80166d8 <_printf_i+0x12c>
 8016782:	6823      	ldr	r3, [r4, #0]
 8016784:	079b      	lsls	r3, r3, #30
 8016786:	d413      	bmi.n	80167b0 <_printf_i+0x204>
 8016788:	68e0      	ldr	r0, [r4, #12]
 801678a:	9b03      	ldr	r3, [sp, #12]
 801678c:	4298      	cmp	r0, r3
 801678e:	bfb8      	it	lt
 8016790:	4618      	movlt	r0, r3
 8016792:	e7a3      	b.n	80166dc <_printf_i+0x130>
 8016794:	2301      	movs	r3, #1
 8016796:	464a      	mov	r2, r9
 8016798:	4639      	mov	r1, r7
 801679a:	4630      	mov	r0, r6
 801679c:	47c0      	blx	r8
 801679e:	3001      	adds	r0, #1
 80167a0:	d09a      	beq.n	80166d8 <_printf_i+0x12c>
 80167a2:	3501      	adds	r5, #1
 80167a4:	68e3      	ldr	r3, [r4, #12]
 80167a6:	9a03      	ldr	r2, [sp, #12]
 80167a8:	1a9b      	subs	r3, r3, r2
 80167aa:	42ab      	cmp	r3, r5
 80167ac:	dcf2      	bgt.n	8016794 <_printf_i+0x1e8>
 80167ae:	e7eb      	b.n	8016788 <_printf_i+0x1dc>
 80167b0:	2500      	movs	r5, #0
 80167b2:	f104 0919 	add.w	r9, r4, #25
 80167b6:	e7f5      	b.n	80167a4 <_printf_i+0x1f8>
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d1ac      	bne.n	8016716 <_printf_i+0x16a>
 80167bc:	7803      	ldrb	r3, [r0, #0]
 80167be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80167c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80167c6:	e76c      	b.n	80166a2 <_printf_i+0xf6>
 80167c8:	0802a781 	.word	0x0802a781
 80167cc:	0802a792 	.word	0x0802a792

080167d0 <_sbrk_r>:
 80167d0:	b538      	push	{r3, r4, r5, lr}
 80167d2:	4c06      	ldr	r4, [pc, #24]	; (80167ec <_sbrk_r+0x1c>)
 80167d4:	2300      	movs	r3, #0
 80167d6:	4605      	mov	r5, r0
 80167d8:	4608      	mov	r0, r1
 80167da:	6023      	str	r3, [r4, #0]
 80167dc:	f7ea fc7c 	bl	80010d8 <_sbrk>
 80167e0:	1c43      	adds	r3, r0, #1
 80167e2:	d102      	bne.n	80167ea <_sbrk_r+0x1a>
 80167e4:	6823      	ldr	r3, [r4, #0]
 80167e6:	b103      	cbz	r3, 80167ea <_sbrk_r+0x1a>
 80167e8:	602b      	str	r3, [r5, #0]
 80167ea:	bd38      	pop	{r3, r4, r5, pc}
 80167ec:	2000b51c 	.word	0x2000b51c

080167f0 <__sread>:
 80167f0:	b510      	push	{r4, lr}
 80167f2:	460c      	mov	r4, r1
 80167f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80167f8:	f000 fa48 	bl	8016c8c <_read_r>
 80167fc:	2800      	cmp	r0, #0
 80167fe:	bfab      	itete	ge
 8016800:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016802:	89a3      	ldrhlt	r3, [r4, #12]
 8016804:	181b      	addge	r3, r3, r0
 8016806:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801680a:	bfac      	ite	ge
 801680c:	6563      	strge	r3, [r4, #84]	; 0x54
 801680e:	81a3      	strhlt	r3, [r4, #12]
 8016810:	bd10      	pop	{r4, pc}

08016812 <__swrite>:
 8016812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016816:	461f      	mov	r7, r3
 8016818:	898b      	ldrh	r3, [r1, #12]
 801681a:	05db      	lsls	r3, r3, #23
 801681c:	4605      	mov	r5, r0
 801681e:	460c      	mov	r4, r1
 8016820:	4616      	mov	r6, r2
 8016822:	d505      	bpl.n	8016830 <__swrite+0x1e>
 8016824:	2302      	movs	r3, #2
 8016826:	2200      	movs	r2, #0
 8016828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801682c:	f000 f9b6 	bl	8016b9c <_lseek_r>
 8016830:	89a3      	ldrh	r3, [r4, #12]
 8016832:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016836:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801683a:	81a3      	strh	r3, [r4, #12]
 801683c:	4632      	mov	r2, r6
 801683e:	463b      	mov	r3, r7
 8016840:	4628      	mov	r0, r5
 8016842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016846:	f000 b869 	b.w	801691c <_write_r>

0801684a <__sseek>:
 801684a:	b510      	push	{r4, lr}
 801684c:	460c      	mov	r4, r1
 801684e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016852:	f000 f9a3 	bl	8016b9c <_lseek_r>
 8016856:	1c43      	adds	r3, r0, #1
 8016858:	89a3      	ldrh	r3, [r4, #12]
 801685a:	bf15      	itete	ne
 801685c:	6560      	strne	r0, [r4, #84]	; 0x54
 801685e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016862:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016866:	81a3      	strheq	r3, [r4, #12]
 8016868:	bf18      	it	ne
 801686a:	81a3      	strhne	r3, [r4, #12]
 801686c:	bd10      	pop	{r4, pc}

0801686e <__sclose>:
 801686e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016872:	f000 b8d3 	b.w	8016a1c <_close_r>
	...

08016878 <__swbuf_r>:
 8016878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801687a:	460e      	mov	r6, r1
 801687c:	4614      	mov	r4, r2
 801687e:	4605      	mov	r5, r0
 8016880:	b118      	cbz	r0, 801688a <__swbuf_r+0x12>
 8016882:	6983      	ldr	r3, [r0, #24]
 8016884:	b90b      	cbnz	r3, 801688a <__swbuf_r+0x12>
 8016886:	f7ff fba1 	bl	8015fcc <__sinit>
 801688a:	4b21      	ldr	r3, [pc, #132]	; (8016910 <__swbuf_r+0x98>)
 801688c:	429c      	cmp	r4, r3
 801688e:	d12a      	bne.n	80168e6 <__swbuf_r+0x6e>
 8016890:	686c      	ldr	r4, [r5, #4]
 8016892:	69a3      	ldr	r3, [r4, #24]
 8016894:	60a3      	str	r3, [r4, #8]
 8016896:	89a3      	ldrh	r3, [r4, #12]
 8016898:	071a      	lsls	r2, r3, #28
 801689a:	d52e      	bpl.n	80168fa <__swbuf_r+0x82>
 801689c:	6923      	ldr	r3, [r4, #16]
 801689e:	b363      	cbz	r3, 80168fa <__swbuf_r+0x82>
 80168a0:	6923      	ldr	r3, [r4, #16]
 80168a2:	6820      	ldr	r0, [r4, #0]
 80168a4:	1ac0      	subs	r0, r0, r3
 80168a6:	6963      	ldr	r3, [r4, #20]
 80168a8:	b2f6      	uxtb	r6, r6
 80168aa:	4283      	cmp	r3, r0
 80168ac:	4637      	mov	r7, r6
 80168ae:	dc04      	bgt.n	80168ba <__swbuf_r+0x42>
 80168b0:	4621      	mov	r1, r4
 80168b2:	4628      	mov	r0, r5
 80168b4:	f000 f948 	bl	8016b48 <_fflush_r>
 80168b8:	bb28      	cbnz	r0, 8016906 <__swbuf_r+0x8e>
 80168ba:	68a3      	ldr	r3, [r4, #8]
 80168bc:	3b01      	subs	r3, #1
 80168be:	60a3      	str	r3, [r4, #8]
 80168c0:	6823      	ldr	r3, [r4, #0]
 80168c2:	1c5a      	adds	r2, r3, #1
 80168c4:	6022      	str	r2, [r4, #0]
 80168c6:	701e      	strb	r6, [r3, #0]
 80168c8:	6963      	ldr	r3, [r4, #20]
 80168ca:	3001      	adds	r0, #1
 80168cc:	4283      	cmp	r3, r0
 80168ce:	d004      	beq.n	80168da <__swbuf_r+0x62>
 80168d0:	89a3      	ldrh	r3, [r4, #12]
 80168d2:	07db      	lsls	r3, r3, #31
 80168d4:	d519      	bpl.n	801690a <__swbuf_r+0x92>
 80168d6:	2e0a      	cmp	r6, #10
 80168d8:	d117      	bne.n	801690a <__swbuf_r+0x92>
 80168da:	4621      	mov	r1, r4
 80168dc:	4628      	mov	r0, r5
 80168de:	f000 f933 	bl	8016b48 <_fflush_r>
 80168e2:	b190      	cbz	r0, 801690a <__swbuf_r+0x92>
 80168e4:	e00f      	b.n	8016906 <__swbuf_r+0x8e>
 80168e6:	4b0b      	ldr	r3, [pc, #44]	; (8016914 <__swbuf_r+0x9c>)
 80168e8:	429c      	cmp	r4, r3
 80168ea:	d101      	bne.n	80168f0 <__swbuf_r+0x78>
 80168ec:	68ac      	ldr	r4, [r5, #8]
 80168ee:	e7d0      	b.n	8016892 <__swbuf_r+0x1a>
 80168f0:	4b09      	ldr	r3, [pc, #36]	; (8016918 <__swbuf_r+0xa0>)
 80168f2:	429c      	cmp	r4, r3
 80168f4:	bf08      	it	eq
 80168f6:	68ec      	ldreq	r4, [r5, #12]
 80168f8:	e7cb      	b.n	8016892 <__swbuf_r+0x1a>
 80168fa:	4621      	mov	r1, r4
 80168fc:	4628      	mov	r0, r5
 80168fe:	f000 f81f 	bl	8016940 <__swsetup_r>
 8016902:	2800      	cmp	r0, #0
 8016904:	d0cc      	beq.n	80168a0 <__swbuf_r+0x28>
 8016906:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801690a:	4638      	mov	r0, r7
 801690c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801690e:	bf00      	nop
 8016910:	0802a730 	.word	0x0802a730
 8016914:	0802a750 	.word	0x0802a750
 8016918:	0802a710 	.word	0x0802a710

0801691c <_write_r>:
 801691c:	b538      	push	{r3, r4, r5, lr}
 801691e:	4c07      	ldr	r4, [pc, #28]	; (801693c <_write_r+0x20>)
 8016920:	4605      	mov	r5, r0
 8016922:	4608      	mov	r0, r1
 8016924:	4611      	mov	r1, r2
 8016926:	2200      	movs	r2, #0
 8016928:	6022      	str	r2, [r4, #0]
 801692a:	461a      	mov	r2, r3
 801692c:	f7ea fb83 	bl	8001036 <_write>
 8016930:	1c43      	adds	r3, r0, #1
 8016932:	d102      	bne.n	801693a <_write_r+0x1e>
 8016934:	6823      	ldr	r3, [r4, #0]
 8016936:	b103      	cbz	r3, 801693a <_write_r+0x1e>
 8016938:	602b      	str	r3, [r5, #0]
 801693a:	bd38      	pop	{r3, r4, r5, pc}
 801693c:	2000b51c 	.word	0x2000b51c

08016940 <__swsetup_r>:
 8016940:	4b32      	ldr	r3, [pc, #200]	; (8016a0c <__swsetup_r+0xcc>)
 8016942:	b570      	push	{r4, r5, r6, lr}
 8016944:	681d      	ldr	r5, [r3, #0]
 8016946:	4606      	mov	r6, r0
 8016948:	460c      	mov	r4, r1
 801694a:	b125      	cbz	r5, 8016956 <__swsetup_r+0x16>
 801694c:	69ab      	ldr	r3, [r5, #24]
 801694e:	b913      	cbnz	r3, 8016956 <__swsetup_r+0x16>
 8016950:	4628      	mov	r0, r5
 8016952:	f7ff fb3b 	bl	8015fcc <__sinit>
 8016956:	4b2e      	ldr	r3, [pc, #184]	; (8016a10 <__swsetup_r+0xd0>)
 8016958:	429c      	cmp	r4, r3
 801695a:	d10f      	bne.n	801697c <__swsetup_r+0x3c>
 801695c:	686c      	ldr	r4, [r5, #4]
 801695e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016962:	b29a      	uxth	r2, r3
 8016964:	0715      	lsls	r5, r2, #28
 8016966:	d42c      	bmi.n	80169c2 <__swsetup_r+0x82>
 8016968:	06d0      	lsls	r0, r2, #27
 801696a:	d411      	bmi.n	8016990 <__swsetup_r+0x50>
 801696c:	2209      	movs	r2, #9
 801696e:	6032      	str	r2, [r6, #0]
 8016970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016974:	81a3      	strh	r3, [r4, #12]
 8016976:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801697a:	e03e      	b.n	80169fa <__swsetup_r+0xba>
 801697c:	4b25      	ldr	r3, [pc, #148]	; (8016a14 <__swsetup_r+0xd4>)
 801697e:	429c      	cmp	r4, r3
 8016980:	d101      	bne.n	8016986 <__swsetup_r+0x46>
 8016982:	68ac      	ldr	r4, [r5, #8]
 8016984:	e7eb      	b.n	801695e <__swsetup_r+0x1e>
 8016986:	4b24      	ldr	r3, [pc, #144]	; (8016a18 <__swsetup_r+0xd8>)
 8016988:	429c      	cmp	r4, r3
 801698a:	bf08      	it	eq
 801698c:	68ec      	ldreq	r4, [r5, #12]
 801698e:	e7e6      	b.n	801695e <__swsetup_r+0x1e>
 8016990:	0751      	lsls	r1, r2, #29
 8016992:	d512      	bpl.n	80169ba <__swsetup_r+0x7a>
 8016994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016996:	b141      	cbz	r1, 80169aa <__swsetup_r+0x6a>
 8016998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801699c:	4299      	cmp	r1, r3
 801699e:	d002      	beq.n	80169a6 <__swsetup_r+0x66>
 80169a0:	4630      	mov	r0, r6
 80169a2:	f7ff fba5 	bl	80160f0 <_free_r>
 80169a6:	2300      	movs	r3, #0
 80169a8:	6363      	str	r3, [r4, #52]	; 0x34
 80169aa:	89a3      	ldrh	r3, [r4, #12]
 80169ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80169b0:	81a3      	strh	r3, [r4, #12]
 80169b2:	2300      	movs	r3, #0
 80169b4:	6063      	str	r3, [r4, #4]
 80169b6:	6923      	ldr	r3, [r4, #16]
 80169b8:	6023      	str	r3, [r4, #0]
 80169ba:	89a3      	ldrh	r3, [r4, #12]
 80169bc:	f043 0308 	orr.w	r3, r3, #8
 80169c0:	81a3      	strh	r3, [r4, #12]
 80169c2:	6923      	ldr	r3, [r4, #16]
 80169c4:	b94b      	cbnz	r3, 80169da <__swsetup_r+0x9a>
 80169c6:	89a3      	ldrh	r3, [r4, #12]
 80169c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80169cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80169d0:	d003      	beq.n	80169da <__swsetup_r+0x9a>
 80169d2:	4621      	mov	r1, r4
 80169d4:	4630      	mov	r0, r6
 80169d6:	f000 f917 	bl	8016c08 <__smakebuf_r>
 80169da:	89a2      	ldrh	r2, [r4, #12]
 80169dc:	f012 0301 	ands.w	r3, r2, #1
 80169e0:	d00c      	beq.n	80169fc <__swsetup_r+0xbc>
 80169e2:	2300      	movs	r3, #0
 80169e4:	60a3      	str	r3, [r4, #8]
 80169e6:	6963      	ldr	r3, [r4, #20]
 80169e8:	425b      	negs	r3, r3
 80169ea:	61a3      	str	r3, [r4, #24]
 80169ec:	6923      	ldr	r3, [r4, #16]
 80169ee:	b953      	cbnz	r3, 8016a06 <__swsetup_r+0xc6>
 80169f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80169f4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80169f8:	d1ba      	bne.n	8016970 <__swsetup_r+0x30>
 80169fa:	bd70      	pop	{r4, r5, r6, pc}
 80169fc:	0792      	lsls	r2, r2, #30
 80169fe:	bf58      	it	pl
 8016a00:	6963      	ldrpl	r3, [r4, #20]
 8016a02:	60a3      	str	r3, [r4, #8]
 8016a04:	e7f2      	b.n	80169ec <__swsetup_r+0xac>
 8016a06:	2000      	movs	r0, #0
 8016a08:	e7f7      	b.n	80169fa <__swsetup_r+0xba>
 8016a0a:	bf00      	nop
 8016a0c:	2000001c 	.word	0x2000001c
 8016a10:	0802a730 	.word	0x0802a730
 8016a14:	0802a750 	.word	0x0802a750
 8016a18:	0802a710 	.word	0x0802a710

08016a1c <_close_r>:
 8016a1c:	b538      	push	{r3, r4, r5, lr}
 8016a1e:	4c06      	ldr	r4, [pc, #24]	; (8016a38 <_close_r+0x1c>)
 8016a20:	2300      	movs	r3, #0
 8016a22:	4605      	mov	r5, r0
 8016a24:	4608      	mov	r0, r1
 8016a26:	6023      	str	r3, [r4, #0]
 8016a28:	f7ea fb21 	bl	800106e <_close>
 8016a2c:	1c43      	adds	r3, r0, #1
 8016a2e:	d102      	bne.n	8016a36 <_close_r+0x1a>
 8016a30:	6823      	ldr	r3, [r4, #0]
 8016a32:	b103      	cbz	r3, 8016a36 <_close_r+0x1a>
 8016a34:	602b      	str	r3, [r5, #0]
 8016a36:	bd38      	pop	{r3, r4, r5, pc}
 8016a38:	2000b51c 	.word	0x2000b51c

08016a3c <__sflush_r>:
 8016a3c:	898a      	ldrh	r2, [r1, #12]
 8016a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a42:	4605      	mov	r5, r0
 8016a44:	0710      	lsls	r0, r2, #28
 8016a46:	460c      	mov	r4, r1
 8016a48:	d458      	bmi.n	8016afc <__sflush_r+0xc0>
 8016a4a:	684b      	ldr	r3, [r1, #4]
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	dc05      	bgt.n	8016a5c <__sflush_r+0x20>
 8016a50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	dc02      	bgt.n	8016a5c <__sflush_r+0x20>
 8016a56:	2000      	movs	r0, #0
 8016a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016a5e:	2e00      	cmp	r6, #0
 8016a60:	d0f9      	beq.n	8016a56 <__sflush_r+0x1a>
 8016a62:	2300      	movs	r3, #0
 8016a64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016a68:	682f      	ldr	r7, [r5, #0]
 8016a6a:	6a21      	ldr	r1, [r4, #32]
 8016a6c:	602b      	str	r3, [r5, #0]
 8016a6e:	d032      	beq.n	8016ad6 <__sflush_r+0x9a>
 8016a70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016a72:	89a3      	ldrh	r3, [r4, #12]
 8016a74:	075a      	lsls	r2, r3, #29
 8016a76:	d505      	bpl.n	8016a84 <__sflush_r+0x48>
 8016a78:	6863      	ldr	r3, [r4, #4]
 8016a7a:	1ac0      	subs	r0, r0, r3
 8016a7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016a7e:	b10b      	cbz	r3, 8016a84 <__sflush_r+0x48>
 8016a80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016a82:	1ac0      	subs	r0, r0, r3
 8016a84:	2300      	movs	r3, #0
 8016a86:	4602      	mov	r2, r0
 8016a88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016a8a:	6a21      	ldr	r1, [r4, #32]
 8016a8c:	4628      	mov	r0, r5
 8016a8e:	47b0      	blx	r6
 8016a90:	1c43      	adds	r3, r0, #1
 8016a92:	89a3      	ldrh	r3, [r4, #12]
 8016a94:	d106      	bne.n	8016aa4 <__sflush_r+0x68>
 8016a96:	6829      	ldr	r1, [r5, #0]
 8016a98:	291d      	cmp	r1, #29
 8016a9a:	d848      	bhi.n	8016b2e <__sflush_r+0xf2>
 8016a9c:	4a29      	ldr	r2, [pc, #164]	; (8016b44 <__sflush_r+0x108>)
 8016a9e:	40ca      	lsrs	r2, r1
 8016aa0:	07d6      	lsls	r6, r2, #31
 8016aa2:	d544      	bpl.n	8016b2e <__sflush_r+0xf2>
 8016aa4:	2200      	movs	r2, #0
 8016aa6:	6062      	str	r2, [r4, #4]
 8016aa8:	04d9      	lsls	r1, r3, #19
 8016aaa:	6922      	ldr	r2, [r4, #16]
 8016aac:	6022      	str	r2, [r4, #0]
 8016aae:	d504      	bpl.n	8016aba <__sflush_r+0x7e>
 8016ab0:	1c42      	adds	r2, r0, #1
 8016ab2:	d101      	bne.n	8016ab8 <__sflush_r+0x7c>
 8016ab4:	682b      	ldr	r3, [r5, #0]
 8016ab6:	b903      	cbnz	r3, 8016aba <__sflush_r+0x7e>
 8016ab8:	6560      	str	r0, [r4, #84]	; 0x54
 8016aba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016abc:	602f      	str	r7, [r5, #0]
 8016abe:	2900      	cmp	r1, #0
 8016ac0:	d0c9      	beq.n	8016a56 <__sflush_r+0x1a>
 8016ac2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016ac6:	4299      	cmp	r1, r3
 8016ac8:	d002      	beq.n	8016ad0 <__sflush_r+0x94>
 8016aca:	4628      	mov	r0, r5
 8016acc:	f7ff fb10 	bl	80160f0 <_free_r>
 8016ad0:	2000      	movs	r0, #0
 8016ad2:	6360      	str	r0, [r4, #52]	; 0x34
 8016ad4:	e7c0      	b.n	8016a58 <__sflush_r+0x1c>
 8016ad6:	2301      	movs	r3, #1
 8016ad8:	4628      	mov	r0, r5
 8016ada:	47b0      	blx	r6
 8016adc:	1c41      	adds	r1, r0, #1
 8016ade:	d1c8      	bne.n	8016a72 <__sflush_r+0x36>
 8016ae0:	682b      	ldr	r3, [r5, #0]
 8016ae2:	2b00      	cmp	r3, #0
 8016ae4:	d0c5      	beq.n	8016a72 <__sflush_r+0x36>
 8016ae6:	2b1d      	cmp	r3, #29
 8016ae8:	d001      	beq.n	8016aee <__sflush_r+0xb2>
 8016aea:	2b16      	cmp	r3, #22
 8016aec:	d101      	bne.n	8016af2 <__sflush_r+0xb6>
 8016aee:	602f      	str	r7, [r5, #0]
 8016af0:	e7b1      	b.n	8016a56 <__sflush_r+0x1a>
 8016af2:	89a3      	ldrh	r3, [r4, #12]
 8016af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016af8:	81a3      	strh	r3, [r4, #12]
 8016afa:	e7ad      	b.n	8016a58 <__sflush_r+0x1c>
 8016afc:	690f      	ldr	r7, [r1, #16]
 8016afe:	2f00      	cmp	r7, #0
 8016b00:	d0a9      	beq.n	8016a56 <__sflush_r+0x1a>
 8016b02:	0793      	lsls	r3, r2, #30
 8016b04:	680e      	ldr	r6, [r1, #0]
 8016b06:	bf08      	it	eq
 8016b08:	694b      	ldreq	r3, [r1, #20]
 8016b0a:	600f      	str	r7, [r1, #0]
 8016b0c:	bf18      	it	ne
 8016b0e:	2300      	movne	r3, #0
 8016b10:	eba6 0807 	sub.w	r8, r6, r7
 8016b14:	608b      	str	r3, [r1, #8]
 8016b16:	f1b8 0f00 	cmp.w	r8, #0
 8016b1a:	dd9c      	ble.n	8016a56 <__sflush_r+0x1a>
 8016b1c:	4643      	mov	r3, r8
 8016b1e:	463a      	mov	r2, r7
 8016b20:	6a21      	ldr	r1, [r4, #32]
 8016b22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016b24:	4628      	mov	r0, r5
 8016b26:	47b0      	blx	r6
 8016b28:	2800      	cmp	r0, #0
 8016b2a:	dc06      	bgt.n	8016b3a <__sflush_r+0xfe>
 8016b2c:	89a3      	ldrh	r3, [r4, #12]
 8016b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b32:	81a3      	strh	r3, [r4, #12]
 8016b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016b38:	e78e      	b.n	8016a58 <__sflush_r+0x1c>
 8016b3a:	4407      	add	r7, r0
 8016b3c:	eba8 0800 	sub.w	r8, r8, r0
 8016b40:	e7e9      	b.n	8016b16 <__sflush_r+0xda>
 8016b42:	bf00      	nop
 8016b44:	20400001 	.word	0x20400001

08016b48 <_fflush_r>:
 8016b48:	b538      	push	{r3, r4, r5, lr}
 8016b4a:	690b      	ldr	r3, [r1, #16]
 8016b4c:	4605      	mov	r5, r0
 8016b4e:	460c      	mov	r4, r1
 8016b50:	b1db      	cbz	r3, 8016b8a <_fflush_r+0x42>
 8016b52:	b118      	cbz	r0, 8016b5c <_fflush_r+0x14>
 8016b54:	6983      	ldr	r3, [r0, #24]
 8016b56:	b90b      	cbnz	r3, 8016b5c <_fflush_r+0x14>
 8016b58:	f7ff fa38 	bl	8015fcc <__sinit>
 8016b5c:	4b0c      	ldr	r3, [pc, #48]	; (8016b90 <_fflush_r+0x48>)
 8016b5e:	429c      	cmp	r4, r3
 8016b60:	d109      	bne.n	8016b76 <_fflush_r+0x2e>
 8016b62:	686c      	ldr	r4, [r5, #4]
 8016b64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b68:	b17b      	cbz	r3, 8016b8a <_fflush_r+0x42>
 8016b6a:	4621      	mov	r1, r4
 8016b6c:	4628      	mov	r0, r5
 8016b6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016b72:	f7ff bf63 	b.w	8016a3c <__sflush_r>
 8016b76:	4b07      	ldr	r3, [pc, #28]	; (8016b94 <_fflush_r+0x4c>)
 8016b78:	429c      	cmp	r4, r3
 8016b7a:	d101      	bne.n	8016b80 <_fflush_r+0x38>
 8016b7c:	68ac      	ldr	r4, [r5, #8]
 8016b7e:	e7f1      	b.n	8016b64 <_fflush_r+0x1c>
 8016b80:	4b05      	ldr	r3, [pc, #20]	; (8016b98 <_fflush_r+0x50>)
 8016b82:	429c      	cmp	r4, r3
 8016b84:	bf08      	it	eq
 8016b86:	68ec      	ldreq	r4, [r5, #12]
 8016b88:	e7ec      	b.n	8016b64 <_fflush_r+0x1c>
 8016b8a:	2000      	movs	r0, #0
 8016b8c:	bd38      	pop	{r3, r4, r5, pc}
 8016b8e:	bf00      	nop
 8016b90:	0802a730 	.word	0x0802a730
 8016b94:	0802a750 	.word	0x0802a750
 8016b98:	0802a710 	.word	0x0802a710

08016b9c <_lseek_r>:
 8016b9c:	b538      	push	{r3, r4, r5, lr}
 8016b9e:	4c07      	ldr	r4, [pc, #28]	; (8016bbc <_lseek_r+0x20>)
 8016ba0:	4605      	mov	r5, r0
 8016ba2:	4608      	mov	r0, r1
 8016ba4:	4611      	mov	r1, r2
 8016ba6:	2200      	movs	r2, #0
 8016ba8:	6022      	str	r2, [r4, #0]
 8016baa:	461a      	mov	r2, r3
 8016bac:	f7ea fa86 	bl	80010bc <_lseek>
 8016bb0:	1c43      	adds	r3, r0, #1
 8016bb2:	d102      	bne.n	8016bba <_lseek_r+0x1e>
 8016bb4:	6823      	ldr	r3, [r4, #0]
 8016bb6:	b103      	cbz	r3, 8016bba <_lseek_r+0x1e>
 8016bb8:	602b      	str	r3, [r5, #0]
 8016bba:	bd38      	pop	{r3, r4, r5, pc}
 8016bbc:	2000b51c 	.word	0x2000b51c

08016bc0 <__swhatbuf_r>:
 8016bc0:	b570      	push	{r4, r5, r6, lr}
 8016bc2:	460e      	mov	r6, r1
 8016bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016bc8:	2900      	cmp	r1, #0
 8016bca:	b096      	sub	sp, #88	; 0x58
 8016bcc:	4614      	mov	r4, r2
 8016bce:	461d      	mov	r5, r3
 8016bd0:	da07      	bge.n	8016be2 <__swhatbuf_r+0x22>
 8016bd2:	2300      	movs	r3, #0
 8016bd4:	602b      	str	r3, [r5, #0]
 8016bd6:	89b3      	ldrh	r3, [r6, #12]
 8016bd8:	061a      	lsls	r2, r3, #24
 8016bda:	d410      	bmi.n	8016bfe <__swhatbuf_r+0x3e>
 8016bdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016be0:	e00e      	b.n	8016c00 <__swhatbuf_r+0x40>
 8016be2:	466a      	mov	r2, sp
 8016be4:	f000 f864 	bl	8016cb0 <_fstat_r>
 8016be8:	2800      	cmp	r0, #0
 8016bea:	dbf2      	blt.n	8016bd2 <__swhatbuf_r+0x12>
 8016bec:	9a01      	ldr	r2, [sp, #4]
 8016bee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016bf2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016bf6:	425a      	negs	r2, r3
 8016bf8:	415a      	adcs	r2, r3
 8016bfa:	602a      	str	r2, [r5, #0]
 8016bfc:	e7ee      	b.n	8016bdc <__swhatbuf_r+0x1c>
 8016bfe:	2340      	movs	r3, #64	; 0x40
 8016c00:	2000      	movs	r0, #0
 8016c02:	6023      	str	r3, [r4, #0]
 8016c04:	b016      	add	sp, #88	; 0x58
 8016c06:	bd70      	pop	{r4, r5, r6, pc}

08016c08 <__smakebuf_r>:
 8016c08:	898b      	ldrh	r3, [r1, #12]
 8016c0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016c0c:	079d      	lsls	r5, r3, #30
 8016c0e:	4606      	mov	r6, r0
 8016c10:	460c      	mov	r4, r1
 8016c12:	d507      	bpl.n	8016c24 <__smakebuf_r+0x1c>
 8016c14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016c18:	6023      	str	r3, [r4, #0]
 8016c1a:	6123      	str	r3, [r4, #16]
 8016c1c:	2301      	movs	r3, #1
 8016c1e:	6163      	str	r3, [r4, #20]
 8016c20:	b002      	add	sp, #8
 8016c22:	bd70      	pop	{r4, r5, r6, pc}
 8016c24:	ab01      	add	r3, sp, #4
 8016c26:	466a      	mov	r2, sp
 8016c28:	f7ff ffca 	bl	8016bc0 <__swhatbuf_r>
 8016c2c:	9900      	ldr	r1, [sp, #0]
 8016c2e:	4605      	mov	r5, r0
 8016c30:	4630      	mov	r0, r6
 8016c32:	f7ff faab 	bl	801618c <_malloc_r>
 8016c36:	b948      	cbnz	r0, 8016c4c <__smakebuf_r+0x44>
 8016c38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c3c:	059a      	lsls	r2, r3, #22
 8016c3e:	d4ef      	bmi.n	8016c20 <__smakebuf_r+0x18>
 8016c40:	f023 0303 	bic.w	r3, r3, #3
 8016c44:	f043 0302 	orr.w	r3, r3, #2
 8016c48:	81a3      	strh	r3, [r4, #12]
 8016c4a:	e7e3      	b.n	8016c14 <__smakebuf_r+0xc>
 8016c4c:	4b0d      	ldr	r3, [pc, #52]	; (8016c84 <__smakebuf_r+0x7c>)
 8016c4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8016c50:	89a3      	ldrh	r3, [r4, #12]
 8016c52:	6020      	str	r0, [r4, #0]
 8016c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016c58:	81a3      	strh	r3, [r4, #12]
 8016c5a:	9b00      	ldr	r3, [sp, #0]
 8016c5c:	6163      	str	r3, [r4, #20]
 8016c5e:	9b01      	ldr	r3, [sp, #4]
 8016c60:	6120      	str	r0, [r4, #16]
 8016c62:	b15b      	cbz	r3, 8016c7c <__smakebuf_r+0x74>
 8016c64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016c68:	4630      	mov	r0, r6
 8016c6a:	f000 f833 	bl	8016cd4 <_isatty_r>
 8016c6e:	b128      	cbz	r0, 8016c7c <__smakebuf_r+0x74>
 8016c70:	89a3      	ldrh	r3, [r4, #12]
 8016c72:	f023 0303 	bic.w	r3, r3, #3
 8016c76:	f043 0301 	orr.w	r3, r3, #1
 8016c7a:	81a3      	strh	r3, [r4, #12]
 8016c7c:	89a3      	ldrh	r3, [r4, #12]
 8016c7e:	431d      	orrs	r5, r3
 8016c80:	81a5      	strh	r5, [r4, #12]
 8016c82:	e7cd      	b.n	8016c20 <__smakebuf_r+0x18>
 8016c84:	08015f95 	.word	0x08015f95

08016c88 <__malloc_lock>:
 8016c88:	4770      	bx	lr

08016c8a <__malloc_unlock>:
 8016c8a:	4770      	bx	lr

08016c8c <_read_r>:
 8016c8c:	b538      	push	{r3, r4, r5, lr}
 8016c8e:	4c07      	ldr	r4, [pc, #28]	; (8016cac <_read_r+0x20>)
 8016c90:	4605      	mov	r5, r0
 8016c92:	4608      	mov	r0, r1
 8016c94:	4611      	mov	r1, r2
 8016c96:	2200      	movs	r2, #0
 8016c98:	6022      	str	r2, [r4, #0]
 8016c9a:	461a      	mov	r2, r3
 8016c9c:	f7ea f9ae 	bl	8000ffc <_read>
 8016ca0:	1c43      	adds	r3, r0, #1
 8016ca2:	d102      	bne.n	8016caa <_read_r+0x1e>
 8016ca4:	6823      	ldr	r3, [r4, #0]
 8016ca6:	b103      	cbz	r3, 8016caa <_read_r+0x1e>
 8016ca8:	602b      	str	r3, [r5, #0]
 8016caa:	bd38      	pop	{r3, r4, r5, pc}
 8016cac:	2000b51c 	.word	0x2000b51c

08016cb0 <_fstat_r>:
 8016cb0:	b538      	push	{r3, r4, r5, lr}
 8016cb2:	4c07      	ldr	r4, [pc, #28]	; (8016cd0 <_fstat_r+0x20>)
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	4605      	mov	r5, r0
 8016cb8:	4608      	mov	r0, r1
 8016cba:	4611      	mov	r1, r2
 8016cbc:	6023      	str	r3, [r4, #0]
 8016cbe:	f7ea f9e2 	bl	8001086 <_fstat>
 8016cc2:	1c43      	adds	r3, r0, #1
 8016cc4:	d102      	bne.n	8016ccc <_fstat_r+0x1c>
 8016cc6:	6823      	ldr	r3, [r4, #0]
 8016cc8:	b103      	cbz	r3, 8016ccc <_fstat_r+0x1c>
 8016cca:	602b      	str	r3, [r5, #0]
 8016ccc:	bd38      	pop	{r3, r4, r5, pc}
 8016cce:	bf00      	nop
 8016cd0:	2000b51c 	.word	0x2000b51c

08016cd4 <_isatty_r>:
 8016cd4:	b538      	push	{r3, r4, r5, lr}
 8016cd6:	4c06      	ldr	r4, [pc, #24]	; (8016cf0 <_isatty_r+0x1c>)
 8016cd8:	2300      	movs	r3, #0
 8016cda:	4605      	mov	r5, r0
 8016cdc:	4608      	mov	r0, r1
 8016cde:	6023      	str	r3, [r4, #0]
 8016ce0:	f7ea f9e1 	bl	80010a6 <_isatty>
 8016ce4:	1c43      	adds	r3, r0, #1
 8016ce6:	d102      	bne.n	8016cee <_isatty_r+0x1a>
 8016ce8:	6823      	ldr	r3, [r4, #0]
 8016cea:	b103      	cbz	r3, 8016cee <_isatty_r+0x1a>
 8016cec:	602b      	str	r3, [r5, #0]
 8016cee:	bd38      	pop	{r3, r4, r5, pc}
 8016cf0:	2000b51c 	.word	0x2000b51c

08016cf4 <_init>:
 8016cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cf6:	bf00      	nop
 8016cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016cfa:	bc08      	pop	{r3}
 8016cfc:	469e      	mov	lr, r3
 8016cfe:	4770      	bx	lr

08016d00 <_fini>:
 8016d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d02:	bf00      	nop
 8016d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016d06:	bc08      	pop	{r3}
 8016d08:	469e      	mov	lr, r3
 8016d0a:	4770      	bx	lr
