#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Feb 19 12:48:05 2022
# Process ID: 2848
# Current directory: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13856 C:\Users\digig\OneDrive - Università di Napoli Federico II\Desktop\ARC\ProgettoASD_2021-22-main\Esercizio 5\Cronometro_v4\Cronometro_v4\Cronometro_v4.xpr
# Log file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/vivado.log
# Journal file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4'
INFO: [Project 1-313] Project file moved from 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 5/Cronometro_v4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 871.746 ; gain = 224.637
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cronometroTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cronometroTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.srcs/sources_1/new/cont_o.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_o'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.srcs/sources_1/new/cont_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_sm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.srcs/sources_1/new/cronometro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cronometro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.srcs/sim_1/new/cronometroTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cronometroTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.sim/sim_1/behav/xsim'
"xelab -wto c5940ffbbe4742d6887be50915638e62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cronometroTB_behav xil_defaultlib.cronometroTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5940ffbbe4742d6887be50915638e62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cronometroTB_behav xil_defaultlib.cronometroTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <SET_O> does not exist in entity <cronometro>.  Please compare the definition of block <cronometro> to its component declaration and its instantion to detect the mismatch. [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.srcs/sim_1/new/cronometroTB.vhd:43]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 6 [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.srcs/sim_1/new/cronometroTB.vhd:44]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 5 [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.srcs/sim_1/new/cronometroTB.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cronometrotb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 5/Cronometro_v4/Cronometro_v4/Cronometro_v4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 19 12:50:30 2022...
