--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.947ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      18.900ns (Levels of Logic = 3)
  Clock Path Skew:      3.375ns (5.119 - 1.744)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       3.584   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.254   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    PLL_ADV_X0Y0.RST     net (fanout=3)        5.418   ][419416_86
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X8Y78.C4       net (fanout=2)        5.013   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X8Y78.CMUX     Tilo                  0.298   lut25008_11
                                                       lut459128_85711
    SLICE_X29Y90.SR      net (fanout=1)        2.187   ][IN_virtPIBox_30340_85712
    SLICE_X29Y90.CLK     Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     18.900ns (2.698ns logic, 16.202ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.663ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      8.616ns (Levels of Logic = 2)
  Clock Path Skew:      3.375ns (5.119 - 1.744)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       3.584   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.254   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    SLICE_X8Y78.C1       net (fanout=3)        1.447   ][419416_86
    SLICE_X8Y78.CMUX     Tilo                  0.298   lut25008_11
                                                       lut459128_85711
    SLICE_X29Y90.SR      net (fanout=1)        2.187   ][IN_virtPIBox_30340_85712
    SLICE_X29Y90.CLK     Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      8.616ns (1.398ns logic, 7.218ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      2.747ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      4.743ns (Levels of Logic = 2)
  Clock Path Skew:      1.574ns (2.274 - 0.700)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.234   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       2.040   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.156   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    SLICE_X8Y78.C1       net (fanout=3)        0.740   ][419416_86
    SLICE_X8Y78.CMUX     Tilo                  0.183   lut25008_11
                                                       lut459128_85711
    SLICE_X29Y90.SR      net (fanout=1)        1.211   ][IN_virtPIBox_30340_85712
    SLICE_X29Y90.CLK     Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.752ns logic, 3.991ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      8.529ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      10.525ns (Levels of Logic = 3)
  Clock Path Skew:      1.574ns (2.274 - 0.700)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.234   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       2.040   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.156   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    PLL_ADV_X0Y0.RST     net (fanout=3)        3.268   ][419416_86
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X8Y78.C4       net (fanout=2)        2.713   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X8Y78.CMUX     Tilo                  0.183   lut25008_11
                                                       lut459128_85711
    SLICE_X29Y90.SR      net (fanout=1)        1.211   ][IN_virtPIBox_30340_85712
    SLICE_X29Y90.CLK     Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     10.525ns (1.293ns logic, 9.232ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X9Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.798ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.781ns (Levels of Logic = 1)
  Clock Path Skew:      3.405ns (5.149 - 1.744)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       3.584   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.254   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    SLICE_X9Y78.SR       net (fanout=3)        1.097   ][419416_86
    SLICE_X9Y78.CLK      Trck                  0.321   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.100ns logic, 4.681ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X9Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.356ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.445ns (Levels of Logic = 1)
  Clock Path Skew:      4.667ns (6.064 - 1.397)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.495   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       3.401   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.239   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    SLICE_X9Y78.SR       net (fanout=3)        1.038   ][419416_86
    SLICE_X9Y78.CLK      Tremck      (-Th)    -0.272   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.006ns logic, 4.439ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X9Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.784ns (Levels of Logic = 1)
  Clock Path Skew:      3.405ns (5.149 - 1.744)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       3.584   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.254   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    SLICE_X9Y78.SR       net (fanout=3)        1.097   ][419416_86
    SLICE_X9Y78.CLK      Trck                  0.324   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.103ns logic, 4.681ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X9Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.359ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.448ns (Levels of Logic = 1)
  Clock Path Skew:      4.667ns (6.064 - 1.397)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.495   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X14Y73.A2      net (fanout=22)       3.401   clkRst/rstDelay<24>
    SLICE_X14Y73.A       Tilo                  0.239   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25645_85
    SLICE_X9Y78.SR       net (fanout=3)        1.038   ][419416_86
    SLICE_X9Y78.CLK      Tremck      (-Th)    -0.275   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (1.009ns logic, 4.439ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk 
PHASE 6 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk PHASE 6 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 913 paths analyzed, 373 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.681ns.
--------------------------------------------------------------------------------

Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 (FF)
  Destination:          GPO1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (2.657 - 2.580)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 to GPO1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.BQ      Tcko                  0.430   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5
    OLOGIC_X1Y119.D1     net (fanout=1)        6.931   GPO1_i<5>
    OLOGIC_X1Y119.CLK0   Todck                 1.178   GPO1_5
                                                       GPO1_5
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (1.608ns logic, 6.931ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 (FF)
  Destination:          GPO1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.551ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (2.648 - 2.580)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 to GPO1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.CQ      Tcko                  0.430   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6
    OLOGIC_X27Y4.D1      net (fanout=1)        4.943   GPO1_i<6>
    OLOGIC_X27Y4.CLK0    Todck                 1.178   GPO1_6
                                                       GPO1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (1.608ns logic, 4.943ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_7 (OLOGIC_X20Y1.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7 (FF)
  Destination:          GPO1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.688ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (2.651 - 2.580)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7 to GPO1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.DQ      Tcko                  0.430   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7
    OLOGIC_X20Y1.D1      net (fanout=1)        4.080   GPO1_i<7>
    OLOGIC_X20Y1.CLK0    Todck                 1.178   GPO1_7
                                                       GPO1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (1.608ns logic, 4.080ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/startStopDetState_1 (SLICE_X57Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/rstPipe_1 (FF)
  Destination:          withHdmiTx.edidRom/startStopDetState_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.036 - 0.030)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/rstPipe_1 to withHdmiTx.edidRom/startStopDetState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.BQ      Tcko                  0.234   withHdmiTx.edidRom/rstPipe<1>
                                                       withHdmiTx.edidRom/rstPipe_1
    SLICE_X57Y53.SR      net (fanout=16)       0.273   withHdmiTx.edidRom/rstPipe<1>
    SLICE_X57Y53.CLK     Tcksr       (-Th)     0.127   withHdmiTx.edidRom/startStopDetState<1>
                                                       withHdmiTx.edidRom/startStopDetState_1
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.107ns logic, 0.273ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sdaDelayed_3 (SLICE_X58Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/sdaDelayed_2 (FF)
  Destination:          withHdmiTx.edidRom/sdaDelayed_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/sdaDelayed_2 to withHdmiTx.edidRom/sdaDelayed_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y53.CQ      Tcko                  0.200   withHdmiTx.edidRom/sdaDelayed<3>
                                                       withHdmiTx.edidRom/sdaDelayed_2
    SLICE_X58Y53.DX      net (fanout=3)        0.144   withHdmiTx.edidRom/sdaDelayed<2>
    SLICE_X58Y53.CLK     Tckdi       (-Th)    -0.048   withHdmiTx.edidRom/sdaDelayed<3>
                                                       withHdmiTx.edidRom/sdaDelayed_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point clkRst/rstDelay_11 (SLICE_X31Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_10 (FF)
  Destination:          clkRst/rstDelay_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_10 to clkRst/rstDelay_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.CQ      Tcko                  0.198   clkRst/rstDelay<11>
                                                       clkRst/rstDelay_10
    SLICE_X31Y41.DX      net (fanout=1)        0.142   clkRst/rstDelay<10>
    SLICE_X31Y41.CLK     Tckdi       (-Th)    -0.059   clkRst/rstDelay<11>
                                                       clkRst/rstDelay_11
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Logical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Location pin: RAMB8_X3Y21.CLKAWRCLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 6.640ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17136 paths analyzed, 1662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.351ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.729ns (Levels of Logic = 2)
  Clock Path Skew:      0.489ns (1.257 - 0.768)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.AQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X8Y78.D5       net (fanout=6)        3.309   clkRst/localRst
    SLICE_X8Y78.D        Tilo                  0.235   lut25008_11
                                                       lut25008_11
    SLICE_X3Y68.D4       net (fanout=6)        1.614   lut25008_11
    SLICE_X3Y68.D        Tilo                  0.259   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       6.140   ][418825_12
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     12.729ns (1.666ns logic, 11.063ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.758ns (Levels of Logic = 3)
  Clock Path Skew:      0.494ns (1.165 - 0.671)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y78.DMUX     Tshcko                0.535   lut25008_11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X8Y74.D5       net (fanout=3)        1.022   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X8Y74.D        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       lut25007_10
    SLICE_X8Y78.D2       net (fanout=2)        0.976   ][364996_62003
    SLICE_X8Y78.D        Tilo                  0.235   lut25008_11
                                                       lut25008_11
    SLICE_X3Y68.D4       net (fanout=6)        1.614   lut25008_11
    SLICE_X3Y68.D        Tilo                  0.259   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       6.140   ][418825_12
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.758ns (2.006ns logic, 9.752ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.165 - 0.664)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y74.DQ       Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y74.D6       net (fanout=2)        0.153   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y74.D        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       lut25007_10
    SLICE_X8Y78.D2       net (fanout=2)        0.976   ][364996_62003
    SLICE_X8Y78.D        Tilo                  0.235   lut25008_11
                                                       lut25008_11
    SLICE_X3Y68.D4       net (fanout=6)        1.614   lut25008_11
    SLICE_X3Y68.D        Tilo                  0.259   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       6.140   ][418825_12
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     10.830ns (1.947ns logic, 8.883ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.474ns (1.145 - 0.671)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.AQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X8Y78.D5       net (fanout=6)        3.309   clkRst/localRst
    SLICE_X8Y78.D        Tilo                  0.235   lut25008_11
                                                       lut25008_11
    SLICE_X3Y68.D4       net (fanout=6)        1.614   lut25008_11
    SLICE_X3Y68.D        Tilo                  0.259   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       4.858   ][418825_12
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.447ns (1.666ns logic, 9.781ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.476ns (Levels of Logic = 3)
  Clock Path Skew:      0.469ns (1.237 - 0.768)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y78.DMUX     Tshcko                0.535   lut25008_11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X8Y74.D5       net (fanout=3)        1.022   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X8Y74.D        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       lut25007_10
    SLICE_X8Y78.D2       net (fanout=2)        0.976   ][364996_62003
    SLICE_X8Y78.D        Tilo                  0.235   lut25008_11
                                                       lut25008_11
    SLICE_X3Y68.D4       net (fanout=6)        1.614   lut25008_11
    SLICE_X3Y68.D        Tilo                  0.259   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       4.858   ][418825_12
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     10.476ns (2.006ns logic, 8.470ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.476ns (1.237 - 0.761)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y74.DQ       Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y74.D6       net (fanout=2)        0.153   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y74.D        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       lut25007_10
    SLICE_X8Y78.D2       net (fanout=2)        0.976   ][364996_62003
    SLICE_X8Y78.D        Tilo                  0.235   lut25008_11
                                                       lut25008_11
    SLICE_X3Y68.D4       net (fanout=6)        1.614   lut25008_11
    SLICE_X3Y68.D        Tilo                  0.259   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       4.858   ][418825_12
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      9.548ns (1.947ns logic, 7.601ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (SLICE_X11Y75.CE), 240 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.741ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.634 - 0.645)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.AMUX    Tshcko                0.576   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X20Y80.A2      net (fanout=9)        1.420   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X20Y80.COUT    Topcya                0.472   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X20Y81.CIN     net (fanout=1)        0.003   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X20Y81.BMUX    Tcinb                 0.277   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X20Y79.D3      net (fanout=1)        0.733   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X20Y79.D       Tilo                  0.235   lut382415_62928
                                                       lut382415_62928
    SLICE_X20Y79.B1      net (fanout=1)        0.543   lut382415_62928
    SLICE_X20Y79.B       Tilo                  0.235   lut382415_62928
                                                       lut382419_62932
    SLICE_X10Y80.B2      net (fanout=2)        1.569   lut382419_62932
    SLICE_X10Y80.BMUX    Tilo                  0.326   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       lut382420_62933
    SLICE_X7Y95.C3       net (fanout=2)        1.804   lut382420_62933
    SLICE_X7Y95.C        Tilo                  0.259   lut382548_62970
                                                       lut383353_63356
    SLICE_X11Y75.CE      net (fanout=2)        1.881   ][367135_63357
    SLICE_X11Y75.CLK     Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                     10.741ns (2.788ns logic, 7.953ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.727ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.634 - 0.645)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.AMUX    Tshcko                0.576   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X20Y80.A2      net (fanout=9)        1.420   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X20Y80.COUT    Topcya                0.472   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X20Y81.CIN     net (fanout=1)        0.003   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X20Y81.AMUX    Tcina                 0.210   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X20Y79.D2      net (fanout=1)        0.786   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X20Y79.D       Tilo                  0.235   lut382415_62928
                                                       lut382415_62928
    SLICE_X20Y79.B1      net (fanout=1)        0.543   lut382415_62928
    SLICE_X20Y79.B       Tilo                  0.235   lut382415_62928
                                                       lut382419_62932
    SLICE_X10Y80.B2      net (fanout=2)        1.569   lut382419_62932
    SLICE_X10Y80.BMUX    Tilo                  0.326   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       lut382420_62933
    SLICE_X7Y95.C3       net (fanout=2)        1.804   lut382420_62933
    SLICE_X7Y95.C        Tilo                  0.259   lut382548_62970
                                                       lut383353_63356
    SLICE_X11Y75.CE      net (fanout=2)        1.881   ][367135_63357
    SLICE_X11Y75.CLK     Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                     10.727ns (2.721ns logic, 8.006ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.634 - 0.645)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.AMUX    Tshcko                0.576   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X18Y78.A2      net (fanout=9)        1.871   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X18Y78.COUT    Topcya                0.474   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X18Y79.CIN     net (fanout=1)        0.003   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X18Y79.BMUX    Tcinb                 0.310   ][362192_61017
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X18Y80.C2      net (fanout=1)        0.719   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X18Y80.C       Tilo                  0.255   lut382524_62955
                                                       lut382524_62955
    SLICE_X18Y80.A1      net (fanout=1)        0.566   lut382524_62955
    SLICE_X18Y80.A       Tilo                  0.254   lut382524_62955
                                                       lut382525_62956
    SLICE_X10Y80.D4      net (fanout=1)        0.896   lut382525_62956
    SLICE_X10Y80.D       Tilo                  0.254   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       lut382526_62957
    SLICE_X7Y95.C1       net (fanout=2)        1.988   lut382526_62957
    SLICE_X7Y95.C        Tilo                  0.259   lut382548_62970
                                                       lut383353_63356
    SLICE_X11Y75.CE      net (fanout=2)        1.881   ][367135_63357
    SLICE_X11Y75.CLK     Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (2.790ns logic, 7.924ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (SLICE_X8Y106.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y106.DQ      Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X8Y106.D6      net (fanout=21)       0.041   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X8Y106.CLK     Tah         (-Th)    -0.190   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       lut384268_63668
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.390ns logic, 0.041ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X10Y105.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y105.CQ     Tcko                  0.234   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X10Y105.C5     net (fanout=3)        0.072   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X10Y105.CLK    Tah         (-Th)    -0.131   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       lut383152_63211
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.365ns logic, 0.072ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X1Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y97.AQ       Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X1Y97.A6       net (fanout=2)        0.026   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X1Y97.CLK      Tah         (-Th)    -0.215   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       lut384633_63815
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y117.CLK0
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y117.SR
  Clock network: ][418825_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30787814 paths analyzed, 14389 endpoints analyzed, 22 failing endpoints
 22 timing errors detected. (22 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.571ns.
--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000072 (SLICE_X30Y15.CIN), 3955884 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.fadd_3/blk0000016f (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.464ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.299 - 0.307)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.fadd_3/blk0000016f to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y10.BMUX    Tshcko                0.535   withMbrot.mbCompute/cxdiff<0>
                                                       withMbrot.mbCompute/latency3.fadd_3/blk0000016f
    SLICE_X52Y7.B4       net (fanout=1)        1.455   withMbrot.mbCompute/cxdiff<3>
    SLICE_X52Y7.BMUX     Tilo                  0.326   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       lut25717_122
    SLICE_X52Y3.B1       net (fanout=46)       1.101   lut25717_122
    SLICE_X52Y3.COUT     Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig00000312
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000042c
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000f0
    SLICE_X52Y4.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000312
    SLICE_X52Y4.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig00000306
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000e4
    SLICE_X52Y5.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000306
    SLICE_X52Y5.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.CX      net (fanout=2)        1.387   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.COUT    Tcxcy                 0.117   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X30Y15.CLK     Tcinck                0.213   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                     10.464ns (3.809ns logic, 6.655ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.fadd_3/blk0000016f (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.459ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.299 - 0.307)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.fadd_3/blk0000016f to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y10.BMUX    Tshcko                0.535   withMbrot.mbCompute/cxdiff<0>
                                                       withMbrot.mbCompute/latency3.fadd_3/blk0000016f
    SLICE_X52Y7.B4       net (fanout=1)        1.455   withMbrot.mbCompute/cxdiff<3>
    SLICE_X52Y7.BMUX     Tilo                  0.326   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       lut25717_122
    SLICE_X52Y3.B1       net (fanout=46)       1.101   lut25717_122
    SLICE_X52Y3.COUT     Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig00000312
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000042c
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000f0
    SLICE_X52Y4.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000312
    SLICE_X52Y4.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig00000306
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000e4
    SLICE_X52Y5.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000306
    SLICE_X52Y5.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.C6      net (fanout=2)        1.171   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.COUT    Topcyc                0.328   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X30Y15.CLK     Tcinck                0.213   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                     10.459ns (4.020ns logic, 6.439ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.299 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y9.CQ       Tcko                  0.476   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X39Y11.D4      net (fanout=42)       1.031   withMbrot.mbCompute/update
    SLICE_X39Y11.DMUX    Tilo                  0.337   withMbrot.mbCompute/cymul<14>
                                                       lut25687_107
    SLICE_X52Y5.D5       net (fanout=30)       1.881   lut25687_107
    SLICE_X52Y5.COUT     Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000432
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.CX      net (fanout=2)        1.387   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.COUT    Tcxcy                 0.117   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X30Y15.CLK     Tcinck                0.213   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (3.404ns logic, 7.005ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000073 (SLICE_X30Y14.CX), 103404 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.fadd_3/blk0000016f (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.457ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.299 - 0.307)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.fadd_3/blk0000016f to withMbrot.mbCompute/latency3.fmul_4/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y10.BMUX    Tshcko                0.535   withMbrot.mbCompute/cxdiff<0>
                                                       withMbrot.mbCompute/latency3.fadd_3/blk0000016f
    SLICE_X52Y7.B4       net (fanout=1)        1.455   withMbrot.mbCompute/cxdiff<3>
    SLICE_X52Y7.BMUX     Tilo                  0.326   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       lut25717_122
    SLICE_X52Y3.B1       net (fanout=46)       1.101   lut25717_122
    SLICE_X52Y3.COUT     Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig00000312
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000042c
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000f0
    SLICE_X52Y4.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000312
    SLICE_X52Y4.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig00000306
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000e4
    SLICE_X52Y5.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000306
    SLICE_X52Y5.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.CX      net (fanout=2)        1.387   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.CLK     Tdick                 0.326   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                     10.457ns (3.805ns logic, 6.652ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.402ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.299 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y9.CQ       Tcko                  0.476   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X39Y11.D4      net (fanout=42)       1.031   withMbrot.mbCompute/update
    SLICE_X39Y11.DMUX    Tilo                  0.337   withMbrot.mbCompute/cymul<14>
                                                       lut25687_107
    SLICE_X52Y5.D5       net (fanout=30)       1.881   lut25687_107
    SLICE_X52Y5.COUT     Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000432
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.CX      net (fanout=2)        1.387   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.CLK     Tdick                 0.326   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                     10.402ns (3.400ns logic, 7.002ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.368ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.299 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y9.CQ       Tcko                  0.476   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X52Y7.B5       net (fanout=42)       1.425   withMbrot.mbCompute/update
    SLICE_X52Y7.BMUX     Tilo                  0.326   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       lut25717_122
    SLICE_X52Y3.B1       net (fanout=46)       1.101   lut25717_122
    SLICE_X52Y3.COUT     Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig00000312
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000042c
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000f0
    SLICE_X52Y4.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000312
    SLICE_X52Y4.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig00000306
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000e4
    SLICE_X52Y5.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000306
    SLICE_X52Y5.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.CX      net (fanout=2)        1.387   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.CLK     Tdick                 0.326   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                     10.368ns (3.746ns logic, 6.622ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000073 (SLICE_X30Y14.C6), 103404 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.fadd_3/blk0000016f (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.444ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.299 - 0.307)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.fadd_3/blk0000016f to withMbrot.mbCompute/latency3.fmul_4/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y10.BMUX    Tshcko                0.535   withMbrot.mbCompute/cxdiff<0>
                                                       withMbrot.mbCompute/latency3.fadd_3/blk0000016f
    SLICE_X52Y7.B4       net (fanout=1)        1.455   withMbrot.mbCompute/cxdiff<3>
    SLICE_X52Y7.BMUX     Tilo                  0.326   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       lut25717_122
    SLICE_X52Y3.B1       net (fanout=46)       1.101   lut25717_122
    SLICE_X52Y3.COUT     Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig00000312
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000042c
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000f0
    SLICE_X52Y4.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000312
    SLICE_X52Y4.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig00000306
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000e4
    SLICE_X52Y5.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000306
    SLICE_X52Y5.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.C6      net (fanout=2)        1.171   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.CLK     Tas                   0.529   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                     10.444ns (4.008ns logic, 6.436ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.389ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.299 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y9.CQ       Tcko                  0.476   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X39Y11.D4      net (fanout=42)       1.031   withMbrot.mbCompute/update
    SLICE_X39Y11.DMUX    Tilo                  0.337   withMbrot.mbCompute/cymul<14>
                                                       lut25687_107
    SLICE_X52Y5.D5       net (fanout=30)       1.881   lut25687_107
    SLICE_X52Y5.COUT     Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000432
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.C6      net (fanout=2)        1.171   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.CLK     Tas                   0.529   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                     10.389ns (3.603ns logic, 6.786ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.355ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.299 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y9.CQ       Tcko                  0.476   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X52Y7.B5       net (fanout=42)       1.425   withMbrot.mbCompute/update
    SLICE_X52Y7.BMUX     Tilo                  0.326   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       lut25717_122
    SLICE_X52Y3.B1       net (fanout=46)       1.101   lut25717_122
    SLICE_X52Y3.COUT     Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig00000312
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000042c
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000f0
    SLICE_X52Y4.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000312
    SLICE_X52Y4.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig00000306
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000e4
    SLICE_X52Y5.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000306
    SLICE_X52Y5.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000d8
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002fa
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000000cc
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000002ee
    SLICE_X52Y7.BQ       Tito_logic            0.788   withMbrot.mbCompute/latency3.fmul_4/sig00000286
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000090
                                                       withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt
    SLICE_X38Y13.D5      net (fanout=2)        1.603   withMbrot.mbCompute/latency3.fmul_4/sig00000286
    SLICE_X38Y13.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019e
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000019d
    SLICE_X38Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000023d
    SLICE_X38Y14.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000280
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000196
    SLICE_X42Y13.D5      net (fanout=1)        1.091   withMbrot.mbCompute/latency3.fmul_4/sig0000027f
    SLICE_X42Y13.DMUX    Topdd                 0.446   withMbrot.mbCompute/latency3.fmul_4/sig000001f1
                                                       withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000136
    SLICE_X30Y14.C6      net (fanout=2)        1.171   withMbrot.mbCompute/latency3.fmul_4/sig000001b8
    SLICE_X30Y14.CLK     Tas                   0.529   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                     10.355ns (3.949ns logic, 6.406ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point regs_1_4 (SLICE_X23Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.996 - 0.949)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to regs_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.234   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X23Y47.SR      net (fanout=22)       0.280   clkRst/rstDelay<24>
    SLICE_X23Y47.CLK     Tcksr       (-Th)     0.131   regs_1<7>
                                                       regs_1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.103ns logic, 0.280ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point regs_1_5 (SLICE_X23Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.996 - 0.949)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to regs_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.234   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X23Y47.SR      net (fanout=22)       0.280   clkRst/rstDelay<24>
    SLICE_X23Y47.CLK     Tcksr       (-Th)     0.128   regs_1<7>
                                                       regs_1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.106ns logic, 0.280ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point regs_1_7 (SLICE_X23Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.996 - 0.949)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to regs_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.234   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X23Y47.SR      net (fanout=22)       0.280   clkRst/rstDelay<24>
    SLICE_X23Y47.CLK     Tcksr       (-Th)     0.127   regs_1<7>
                                                       regs_1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.107ns logic, 0.280ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Logical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Location pin: DSP48_X1Y1.CLK
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.375ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (OLOGIC_X12Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.694ns (Levels of Logic = 0)
  Clock Path Skew:      -0.426ns (2.309 - 2.735)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y90.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y119.SR    net (fanout=22)       5.012   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y119.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (0.682ns logic, 5.012ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (OLOGIC_X12Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.694ns (Levels of Logic = 0)
  Clock Path Skew:      -0.426ns (2.309 - 2.735)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y90.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y118.SR    net (fanout=22)       5.012   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y118.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (0.682ns logic, 5.012ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (OLOGIC_X12Y116.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.496ns (Levels of Logic = 0)
  Clock Path Skew:      -0.427ns (2.308 - 2.735)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y90.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y116.SR    net (fanout=22)       4.814   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y116.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (0.682ns logic, 4.814ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 (SLICE_X35Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.049 - 0.999)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9 to withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.CQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9
    SLICE_X35Y111.AX     net (fanout=1)        0.187   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<9>
    SLICE_X35Y111.CLK    Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1 (SLICE_X36Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_7 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.447ns (2.722 - 2.275)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_7 to withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.CMUX   Tshcko                0.488   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_7
    SLICE_X36Y109.AX     net (fanout=1)        0.483   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<7>
    SLICE_X36Y109.CLK    Tckdi       (-Th)     0.093   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.395ns logic, 0.483ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (SLICE_X8Y111.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.053 - 1.004)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.AQ     Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<7>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1
    SLICE_X8Y111.DX      net (fanout=1)        0.305   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<1>
    SLICE_X8Y111.CLK     Tckdi       (-Th)    -0.048   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.248ns logic, 0.305ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe<4>/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_0/CK
  Location pin: SLICE_X34Y112.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe<4>/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_1/CK
  Location pin: SLICE_X34Y112.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6552 paths analyzed, 852 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.782ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      8.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y70.A6       net (fanout=4)        2.889   c3_p5_rd_empty
    SLICE_X7Y70.A        Tilo                  0.259   lut25064_58
                                                       lut25064_58
    MCB_X0Y1.P5EN        net (fanout=1)        2.697   lut25064_58
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.647ns (3.061ns logic, 5.586ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.693 - 0.737)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X9Y70.D5       net (fanout=4)        2.773   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X9Y70.D        Tilo                  0.259   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       lut25052_54
    SLICE_X7Y70.A5       net (fanout=6)        0.709   lut25052_54
    SLICE_X7Y70.A        Tilo                  0.259   lut25064_58
                                                       lut25064_58
    MCB_X0Y1.P5EN        net (fanout=1)        2.697   lut25064_58
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (1.526ns logic, 6.179ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_r (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      6.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.693 - 0.744)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_r to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y80.DQ      Tcko                  0.525   withHdmiTx.Inst_dram_reader/hsync_r
                                                       withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X9Y70.D6       net (fanout=3)        1.533   withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X9Y70.D        Tilo                  0.259   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       lut25052_54
    SLICE_X7Y70.A5       net (fanout=6)        0.709   lut25052_54
    SLICE_X7Y70.A        Tilo                  0.259   lut25064_58
                                                       lut25064_58
    MCB_X0Y1.P5EN        net (fanout=1)        2.697   lut25064_58
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (1.575ns logic, 4.939ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/cmdAddr_23 (SLICE_X7Y81.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_23 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.704 - 0.731)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withHdmiTx.Inst_dram_reader/cmdAddr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y73.A1       net (fanout=4)        3.510   c3_p5_rd_empty
    SLICE_X7Y73.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut25053_55
    SLICE_X7Y73.B5       net (fanout=2)        0.450   lut25053_55
    SLICE_X7Y73.BMUX     Tilo                  0.337   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut386585_64371
    SLICE_X7Y81.CE       net (fanout=6)        1.343   ][368737_64372
    SLICE_X7Y81.CLK      Tceck                 0.390   withHdmiTx.Inst_dram_reader/cmdAddr<23>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_23
    -------------------------------------------------  ---------------------------
    Total                                      8.559ns (3.256ns logic, 5.303ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_23 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.296 - 0.308)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/cmdAddr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X9Y70.D5       net (fanout=4)        2.773   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X9Y70.D        Tilo                  0.259   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       lut25052_54
    SLICE_X7Y73.A6       net (fanout=6)        0.925   lut25052_54
    SLICE_X7Y73.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut25053_55
    SLICE_X7Y73.B5       net (fanout=2)        0.450   lut25053_55
    SLICE_X7Y73.BMUX     Tilo                  0.337   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut386585_64371
    SLICE_X7Y81.CE       net (fanout=6)        1.343   ][368737_64372
    SLICE_X7Y81.CLK      Tceck                 0.390   withHdmiTx.Inst_dram_reader/cmdAddr<23>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_23
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (1.721ns logic, 5.491ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_23 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.197ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active to withHdmiTx.Inst_dram_reader/cmdAddr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y92.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    SLICE_X7Y73.A5       net (fanout=25)       2.988   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    SLICE_X7Y73.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut25053_55
    SLICE_X7Y73.B5       net (fanout=2)        0.450   lut25053_55
    SLICE_X7Y73.BMUX     Tilo                  0.337   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut386585_64371
    SLICE_X7Y81.CE       net (fanout=6)        1.343   ][368737_64372
    SLICE_X7Y81.CLK      Tceck                 0.390   withHdmiTx.Inst_dram_reader/cmdAddr<23>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_23
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.416ns logic, 4.781ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/cmdAddr_22 (SLICE_X7Y81.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_22 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.534ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.704 - 0.731)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withHdmiTx.Inst_dram_reader/cmdAddr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y73.A1       net (fanout=4)        3.510   c3_p5_rd_empty
    SLICE_X7Y73.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut25053_55
    SLICE_X7Y73.B5       net (fanout=2)        0.450   lut25053_55
    SLICE_X7Y73.BMUX     Tilo                  0.337   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut386585_64371
    SLICE_X7Y81.CE       net (fanout=6)        1.343   ][368737_64372
    SLICE_X7Y81.CLK      Tceck                 0.365   withHdmiTx.Inst_dram_reader/cmdAddr<23>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_22
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (3.231ns logic, 5.303ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_22 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.296 - 0.308)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/cmdAddr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X9Y70.D5       net (fanout=4)        2.773   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X9Y70.D        Tilo                  0.259   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       lut25052_54
    SLICE_X7Y73.A6       net (fanout=6)        0.925   lut25052_54
    SLICE_X7Y73.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut25053_55
    SLICE_X7Y73.B5       net (fanout=2)        0.450   lut25053_55
    SLICE_X7Y73.BMUX     Tilo                  0.337   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut386585_64371
    SLICE_X7Y81.CE       net (fanout=6)        1.343   ][368737_64372
    SLICE_X7Y81.CLK      Tceck                 0.365   withHdmiTx.Inst_dram_reader/cmdAddr<23>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_22
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (1.696ns logic, 5.491ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_22 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.172ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active to withHdmiTx.Inst_dram_reader/cmdAddr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y92.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    SLICE_X7Y73.A5       net (fanout=25)       2.988   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    SLICE_X7Y73.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut25053_55
    SLICE_X7Y73.B5       net (fanout=2)        0.450   lut25053_55
    SLICE_X7Y73.BMUX     Tilo                  0.337   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor<24>_rt
                                                       lut386585_64371
    SLICE_X7Y81.CE       net (fanout=6)        1.343   ][368737_64372
    SLICE_X7Y81.CLK      Tceck                 0.365   withHdmiTx.Inst_dram_reader/cmdAddr<23>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (1.391ns logic, 4.781ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (SLICE_X29Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y93.CQ      Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10
    SLICE_X29Y92.SR      net (fanout=4)        0.277   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
    SLICE_X29Y92.CLK     Tcksr       (-Th)     0.131   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.069ns logic, 0.277ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0 (SLICE_X34Y103.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiHsyncTxIn_BRB3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiHsyncTxIn_BRB3 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   hdmiHsyncTxIn_BRB3
                                                       hdmiHsyncTxIn_BRB3
    SLICE_X34Y103.C6     net (fanout=1)        0.018   hdmiHsyncTxIn_BRB3
    SLICE_X34Y103.CLK    Tah         (-Th)    -0.197   withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_reg
                                                       lut387425_64696
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.395ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X42Y111.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y111.AQ     Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<2>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    SLICE_X42Y111.A6     net (fanout=7)        0.023   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<1>
    SLICE_X42Y111.CLK    Tah         (-Th)    -0.190   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<2>
                                                       lut384840_63898
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg/CLK
  Location pin: SLICE_X34Y108.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<1>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X34Y48.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK
  Location pin: SLICE_X48Y84.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/SR
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR
  Location pin: SLICE_X48Y84.SR
  Clock network: ][419039_61
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4673 paths analyzed, 1802 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.904ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X46Y57.C1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_6 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (2.013 - 2.428)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_6 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_6
    SLICE_X47Y57.B2      net (fanout=4)        0.966   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<6>
    SLICE_X47Y57.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       lut380472_62431
    SLICE_X46Y57.C1      net (fanout=1)        0.809   lut380472_62431
    SLICE_X46Y57.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut380473_62432
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (1.038ns logic, 1.775ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.432ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.013 - 2.427)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0
    SLICE_X47Y57.B3      net (fanout=4)        0.585   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<0>
    SLICE_X47Y57.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       lut380472_62431
    SLICE_X46Y57.C1      net (fanout=1)        0.809   lut380472_62431
    SLICE_X46Y57.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut380473_62432
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.038ns logic, 1.394ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.013 - 2.427)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_1
    SLICE_X47Y57.B6      net (fanout=3)        0.573   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<1>
    SLICE_X47Y57.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       lut380472_62431
    SLICE_X46Y57.C1      net (fanout=1)        0.809   lut380472_62431
    SLICE_X46Y57.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut380473_62432
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (1.038ns logic, 1.382ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X51Y56.C5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5
    SLICE_X51Y55.D1      net (fanout=4)        1.314   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<5>
    SLICE_X51Y55.D       Tilo                  0.259   lut381202_62617
                                                       lut381202_62617
    SLICE_X51Y56.C5      net (fanout=1)        0.418   lut381202_62617
    SLICE_X51Y56.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381203_62618
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (1.062ns logic, 1.732ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4
    SLICE_X51Y55.D3      net (fanout=4)        0.919   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<4>
    SLICE_X51Y55.D       Tilo                  0.259   lut381202_62617
                                                       lut381202_62617
    SLICE_X51Y56.C5      net (fanout=1)        0.418   lut381202_62617
    SLICE_X51Y56.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381203_62618
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.062ns logic, 1.337ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y56.DQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3
    SLICE_X51Y55.D2      net (fanout=4)        0.765   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
    SLICE_X51Y55.D       Tilo                  0.259   lut381202_62617
                                                       lut381202_62617
    SLICE_X51Y56.C5      net (fanout=1)        0.418   lut381202_62617
    SLICE_X51Y56.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381203_62618
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.108ns logic, 1.183ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X34Y48.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (RAM)
  Requirement:          6.000ns
  Data Path Delay:      2.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.401ns (2.026 - 2.427)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0
    SLICE_X34Y48.CX      net (fanout=4)        2.080   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<0>
    SLICE_X34Y48.CLK     Tds                   0.291   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.721ns logic, 2.080ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X46Y57.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.919 - 0.880)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.BQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5
    SLICE_X46Y57.C4      net (fanout=3)        0.122   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<5>
    SLICE_X46Y57.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut380473_62432
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.388ns logic, 0.122ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn (SLICE_X45Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         hdmiRxClk rising at 18.000ns
  Destination Clock:    hdmiRxClk rising at 18.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.DQ      Tcko                  0.234   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q
    SLICE_X45Y36.SR      net (fanout=1)        0.164   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q
    SLICE_X45Y36.CLK     Tcksr       (-Th)     0.131   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.103ns logic, 0.164ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X50Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.555ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.900 - 0.862)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.CQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<9>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8
    SLICE_X50Y44.C5      net (fanout=3)        0.165   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<8>
    SLICE_X50Y44.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut380838_62525
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.555ns (0.390ns logic, 0.165ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<1>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X34Y48.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1376 paths analyzed, 502 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.203ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d (SLICE_X52Y96.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 1)
  Clock Path Skew:      -0.110ns (0.685 - 0.795)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y55.VALID  Tiscko_VALID          1.213   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m
    SLICE_X52Y96.A5      net (fanout=1)        3.587   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_im
    SLICE_X52Y96.CLK     Tas                   0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_im_rt
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (1.413ns logic, 3.587ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (SLICE_X55Y87.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.183 - 0.202)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.CQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    SLICE_X55Y84.B3      net (fanout=9)        1.001   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
    SLICE_X55Y84.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379480_62209
    SLICE_X55Y84.C4      net (fanout=4)        0.335   lut379480_62209
    SLICE_X55Y84.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379484_62213
    SLICE_X56Y87.C6      net (fanout=3)        1.237   lut379484_62213
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379486_62215
    SLICE_X55Y87.CE      net (fanout=3)        0.725   lut379486_62215
    SLICE_X55Y87.CLK     Tceck                 0.390   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.639ns logic, 3.298ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y87.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    SLICE_X55Y84.D4      net (fanout=9)        1.087   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
    SLICE_X55Y84.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379479_62208
    SLICE_X55Y84.C6      net (fanout=3)        0.158   lut379479_62208
    SLICE_X55Y84.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379484_62213
    SLICE_X56Y87.C6      net (fanout=3)        1.237   lut379484_62213
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379486_62215
    SLICE_X55Y87.CE      net (fanout=3)        0.725   lut379486_62215
    SLICE_X55Y87.CLK     Tceck                 0.390   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (1.688ns logic, 3.207ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y87.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    SLICE_X55Y84.B4      net (fanout=10)       1.007   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<1>
    SLICE_X55Y84.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379480_62209
    SLICE_X55Y84.C4      net (fanout=4)        0.335   lut379480_62209
    SLICE_X55Y84.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379484_62213
    SLICE_X56Y87.C6      net (fanout=3)        1.237   lut379484_62213
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379486_62215
    SLICE_X55Y87.CE      net (fanout=3)        0.725   lut379486_62215
    SLICE_X55Y87.CLK     Tceck                 0.390   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.593ns logic, 3.304ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (SLICE_X55Y87.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.183 - 0.202)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.CQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    SLICE_X55Y84.B3      net (fanout=9)        1.001   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
    SLICE_X55Y84.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379480_62209
    SLICE_X55Y84.C4      net (fanout=4)        0.335   lut379480_62209
    SLICE_X55Y84.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379484_62213
    SLICE_X56Y87.C6      net (fanout=3)        1.237   lut379484_62213
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379486_62215
    SLICE_X55Y87.CE      net (fanout=3)        0.725   lut379486_62215
    SLICE_X55Y87.CLK     Tceck                 0.382   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (1.631ns logic, 3.298ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y87.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    SLICE_X55Y84.D4      net (fanout=9)        1.087   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
    SLICE_X55Y84.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379479_62208
    SLICE_X55Y84.C6      net (fanout=3)        0.158   lut379479_62208
    SLICE_X55Y84.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379484_62213
    SLICE_X56Y87.C6      net (fanout=3)        1.237   lut379484_62213
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379486_62215
    SLICE_X55Y87.CE      net (fanout=3)        0.725   lut379486_62215
    SLICE_X55Y87.CLK     Tceck                 0.382   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.680ns logic, 3.207ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y87.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    SLICE_X55Y84.B4      net (fanout=10)       1.007   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<1>
    SLICE_X55Y84.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379480_62209
    SLICE_X55Y84.C4      net (fanout=4)        0.335   lut379480_62209
    SLICE_X55Y84.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379484_62213
    SLICE_X56Y87.C6      net (fanout=3)        1.237   lut379484_62213
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379486_62215
    SLICE_X55Y87.CE      net (fanout=3)        0.725   lut379486_62215
    SLICE_X55Y87.CLK     Tceck                 0.382   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (1.585ns logic, 3.304ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2 (SLICE_X58Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.931 - 0.891)
  Source Clock:         hdmiRxClk rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y48.CQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear
    SLICE_X58Y48.AX      net (fanout=2)        0.273   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear
    SLICE_X58Y48.CLK     Tckdi       (-Th)    -0.048   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.246ns logic, 0.273ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle (SLICE_X50Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y59.AQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
    SLICE_X50Y59.A6      net (fanout=2)        0.025   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
    SLICE_X50Y59.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
                                                       ][365086_62067_INV_0
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q (SLICE_X59Y52.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.925 - 0.891)
  Source Clock:         hdmiRxClk rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y49.CQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip
    SLICE_X59Y52.A4      net (fanout=2)        0.325   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip
    SLICE_X59Y52.CLK     Tah         (-Th)    -0.155   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslipx2
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip_rt
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.355ns logic, 0.325ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK
  Location pin: SLICE_X48Y84.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/SR
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR
  Location pin: SLICE_X48Y84.SR
  Clock network: ][419039_61
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      3.334ns|     10.571ns|            0|           22|            0|     30812521|
| TS_clkRst_CLK_100s            |     10.000ns|      8.681ns|      8.287ns|            0|            0|          913|         6658|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      6.375ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|      8.782ns|          N/A|            0|            0|         6552|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     12.351ns|          N/A|            0|            0|        17136|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|     10.571ns|          N/A|           22|            0|     30787814|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hdmiRxClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hdmiRxClk                   |     12.000ns|      1.052ns|     10.406ns|            0|            0|            0|         6049|
| TS_hdmiRx_n_3_                |     12.000ns|      1.052ns|     10.406ns|            0|            0|            0|         6049|
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      5.000ns|     10.406ns|            0|            0|            0|         6049|
|  eiveDecoder_rxclk            |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|     12.000ns|      6.904ns|          N/A|            0|            0|         4673|            0|
|   ceiveDecoder_pllclk1        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|   ceiveDecoder_pllclk0        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      6.000ns|      5.203ns|          N/A|            0|            0|         1376|            0|
|   ceiveDecoder_pllclk2        |             |             |             |             |             |             |             |
| TS_withHdmiRx_Inst_hdmiRx_rece|     12.000ns|      5.000ns|      5.332ns|            0|            0|            0|            0|
| iveDecoder_rxclk_0            |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk1_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk0_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk2_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   15.947|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    6.568|         |         |         |
hdmiRx_p<3>    |    6.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_p<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    6.568|         |         |         |
hdmiRx_p<3>    |    6.568|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 22  Score: 4840  (Setup/Max: 4840, Hold: 0)

Constraints cover 30818574 paths, 0 nets, and 28166 connections

Design statistics:
   Minimum period:  12.351ns{1}   (Maximum frequency:  80.965MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 26 14:13:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 253 MB



