{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716399240425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716399240431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 19:34:00 2024 " "Processing started: Wed May 22 19:34:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716399240431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399240431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Test -c VGA_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Test -c VGA_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399240431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716399241113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716399241113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "VGA/video_sync_generator.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_0002 " "Found entity 1: VGA_Audio_0002" {  } { { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio " "Found entity 1: VGA_Audio" {  } { { "VGA/VGA_Audio.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA/vga.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "VGA/Reset_Delay.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "VGA/I2C_AV_Config.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memimage.v 1 1 " "Found 1 design units, including 1 entities, in source file memimage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memImage " "Found entity 1: memImage" {  } { { "memImage.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexcolor.v 1 1 " "Found 1 design units, including 1 entities, in source file indexcolor.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexColor " "Found entity 1: indexColor" {  } { { "indexColor.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399248909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399248909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-a " "Found design unit 1: hexa7seg-a" {  } { { "HEXA7SEG.VHD" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249280 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "HEXA7SEG.VHD" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_REGISTER " "Found entity 1: IO_REGISTER" {  } { { "IO_REGISTER.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.bdf 1 1 " "Found 1 design units, including 1 entities, in source file player.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Player " "Found entity 1: Player" {  } { { "Player.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_row.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_row " "Found entity 1: counter_row" {  } { { "counter_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_joystik_row.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_joystik_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_joystik_row " "Found entity 1: compare_joystik_row" {  } { { "compare_joystik_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_joystik_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_row.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_row " "Found entity 1: mux_row" {  } { { "mux_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_col.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_col " "Found entity 1: counter_col" {  } { { "counter_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_color_const.v 1 1 " "Found 1 design units, including 1 entities, in source file player_color_const.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_color_const " "Found entity 1: player_color_const" {  } { { "player_color_const.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_display.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_display " "Found entity 1: mux_display" {  } { { "mux_display.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_row.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_row " "Found entity 1: compare_row" {  } { { "compare_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_col.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_col " "Found entity 1: compare_col" {  } { { "compare_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestBlock " "Found entity 1: TestBlock" {  } { { "TestBlock.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_color.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_color " "Found entity 1: compare_color" {  } { { "compare_color.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_row.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_row " "Found entity 1: addsub_row" {  } { { "addsub_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_col.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_col " "Found entity 1: addsub_col" {  } { { "addsub_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399249347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399249347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716399249958 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst16 " "Block or symbol \"AND2\" of instance \"inst16\" overlaps another block or symbol" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 944 552 616 992 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_RS " "Pin \"LCD_RS\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 104 536 712 120 "LCD_RS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_RW " "Pin \"LCD_RW\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 136 536 712 152 "LCD_RW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_E " "Pin \"LCD_E\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 120 536 712 136 "LCD_E" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_SYNC_N " "Pin \"VGA_SYNC_N\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 536 600 776 552 "VGA_SYNC_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_D\[7..0\] " "Pin \"LCD_D\[7..0\]\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK2_50 " "Pin \"CLOCK2_50\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 40 56 224 56 "CLOCK2_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK3_50 " "Pin \"CLOCK3_50\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 56 56 224 72 "CLOCK3_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK4_50 " "Pin \"CLOCK4_50\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 72 56 224 88 "CLOCK4_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_CLK " "Pin \"PS2_CLK\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 48 536 704 64 "PS2_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_DAT " "Pin \"PS2_DAT\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 64 536 704 80 "PS2_DAT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399249959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst2 " "Elaborating entity \"vga\" for hierarchy \"vga:inst2\"" {  } { { "Main.bdf" "inst2" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 288 256 552 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399249961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay vga:inst2\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"vga:inst2\|Reset_Delay:r0\"" {  } { { "VGA/vga.v" "r0" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399249961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "VGA/Reset_Delay.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399249961 "|Main|vga:inst2|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio vga:inst2\|VGA_Audio:u1 " "Elaborating entity \"VGA_Audio\" for hierarchy \"vga:inst2\|VGA_Audio:u1\"" {  } { { "VGA/vga.v" "u1" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399249964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_0002 vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst " "Elaborating entity \"VGA_Audio_0002\" for hierarchy \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\"" {  } { { "VGA/VGA_Audio.v" "vga_audio_inst" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399249965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VGA_Audio_0002.v" "altera_pll_i" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250006 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716399250009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 18.000000 MHz " "Parameter \"output_clock_frequency1\" = \"18.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 30000 ps " "Parameter \"phase_shift2\" = \"30000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250009 ""}  } { { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga:inst2\|vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga:inst2\|vga_controller:vga_ins\"" {  } { { "VGA/vga.v" "vga_ins" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(80) " "Verilog HDL assignment warning at vga_controller.v(80): truncated value with size 32 to match size of target (19)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(82) " "Verilog HDL assignment warning at vga_controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_controller.v(88) " "Verilog HDL assignment warning at vga_controller.v(88): truncated value with size 32 to match size of target (9)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_controller.v(91) " "Verilog HDL assignment warning at vga_controller.v(91): truncated value with size 10 to match size of target (9)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_controller.v(92) " "Verilog HDL assignment warning at vga_controller.v(92): truncated value with size 32 to match size of target (9)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(97) " "Verilog HDL assignment warning at vga_controller.v(97): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga:inst2\|vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga:inst2\|vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "VGA/vga_controller.v" "LTM_ins" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_sync_generator.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250018 "|Main|vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "VGA/video_sync_generator.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250018 "|Main|vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config vga:inst2\|I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"vga:inst2\|I2C_AV_Config:u3\"" {  } { { "VGA/vga.v" "u3" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "VGA/I2C_AV_Config.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250020 "|Main|vga:inst2|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "VGA/I2C_AV_Config.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250020 "|Main|vga:inst2|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller vga:inst2\|I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"vga:inst2\|I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "VGA/I2C_AV_Config.v" "u0" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250020 "|Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250020 "|Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399250020 "|Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexColor indexColor:inst7 " "Elaborating entity \"indexColor\" for hierarchy \"indexColor:inst7\"" {  } { { "Main.bdf" "inst7" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 640 784 1000 768 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram indexColor:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"indexColor:inst7\|altsyncram:altsyncram_component\"" {  } { { "indexColor.v" "altsyncram_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "indexColor:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"indexColor:inst7\|altsyncram:altsyncram_component\"" {  } { { "indexColor.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "indexColor:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"indexColor:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file indexColor.mif " "Parameter \"init_file\" = \"indexColor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250092 ""}  } { { "indexColor.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgg1 " "Found entity 1: altsyncram_rgg1" {  } { { "db/altsyncram_rgg1.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_rgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgg1 indexColor:inst7\|altsyncram:altsyncram_component\|altsyncram_rgg1:auto_generated " "Elaborating entity \"altsyncram_rgg1\" for hierarchy \"indexColor:inst7\|altsyncram:altsyncram_component\|altsyncram_rgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_display mux_display:inst1 " "Elaborating entity \"mux_display\" for hierarchy \"mux_display:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 816 600 744 896 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_display:inst1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_display:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_display.v" "LPM_MUX_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_display:inst1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_display:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_display.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_display:inst1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_display:inst1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250212 ""}  } { { "mux_display.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qjc " "Found entity 1: mux_qjc" {  } { { "db/mux_qjc.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_qjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qjc mux_display:inst1\|lpm_mux:LPM_MUX_component\|mux_qjc:auto_generated " "Elaborating entity \"mux_qjc\" for hierarchy \"mux_display:inst1\|lpm_mux:LPM_MUX_component\|mux_qjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_row compare_row:inst18 " "Elaborating entity \"compare_row\" for hierarchy \"compare_row:inst18\"" {  } { { "Main.bdf" "inst18" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 880 384 512 976 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare_row:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_row.v" "LPM_COMPARE_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_row:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_row:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250315 ""}  } { { "compare_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_deg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_deg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_deg " "Found entity 1: cmpr_deg" {  } { { "db/cmpr_deg.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_deg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_deg compare_row:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_deg:auto_generated " "Elaborating entity \"cmpr_deg\" for hierarchy \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_deg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player Player:inst " "Elaborating entity \"Player\" for hierarchy \"Player:inst\"" {  } { { "Main.bdf" "inst" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 960 -192 16 1056 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestBlock Player:inst\|TestBlock:inst22 " "Elaborating entity \"TestBlock\" for hierarchy \"Player:inst\|TestBlock:inst22\"" {  } { { "Player.bdf" "inst22" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 288 -176 8 384 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250384 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COLOR\[1..0\] " "Pin \"COLOR\[1..0\]\" is missing source" {  } { { "TestBlock.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { { 296 848 1024 312 "COLOR\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399250384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_color Player:inst\|TestBlock:inst22\|compare_color:inst " "Elaborating entity \"compare_color\" for hierarchy \"Player:inst\|TestBlock:inst22\|compare_color:inst\"" {  } { { "TestBlock.bdf" "inst" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { { 296 696 824 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_color.v" "LPM_COMPARE_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_color.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250401 ""}  } { { "compare_color.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_i4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_i4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_i4j " "Found entity 1: cmpr_i4j" {  } { { "db/cmpr_i4j.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_i4j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_i4j Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_i4j:auto_generated " "Elaborating entity \"cmpr_i4j\" for hierarchy \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_i4j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memImage Player:inst\|TestBlock:inst22\|memImage:inst6 " "Elaborating entity \"memImage\" for hierarchy \"Player:inst\|TestBlock:inst22\|memImage:inst6\"" {  } { { "TestBlock.bdf" "inst6" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { { 312 432 648 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\"" {  } { { "memImage.v" "altsyncram_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\"" {  } { { "memImage.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memImage.mif " "Parameter \"init_file\" = \"memImage.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250474 ""}  } { { "memImage.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tag1 " "Found entity 1: altsyncram_tag1" {  } { { "db/altsyncram_tag1.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_tag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tag1 Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\|altsyncram_tag1:auto_generated " "Elaborating entity \"altsyncram_tag1\" for hierarchy \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\|altsyncram_tag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_col Player:inst\|counter_col:inst20 " "Elaborating entity \"counter_col\" for hierarchy \"Player:inst\|counter_col:inst20\"" {  } { { "Player.bdf" "inst20" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 608 400 544 688 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_col.v" "LPM_COUNTER_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250624 ""}  } { { "counter_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89g " "Found entity 1: cntr_89g" {  } { { "db/cntr_89g.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_89g.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_89g Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_89g:auto_generated " "Elaborating entity \"cntr_89g\" for hierarchy \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_89g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_row Player:inst\|mux_row:inst6 " "Elaborating entity \"mux_row\" for hierarchy \"Player:inst\|mux_row:inst6\"" {  } { { "Player.bdf" "inst6" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 656 168 248 784 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_row.v" "LPM_MUX_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 5 " "Parameter \"lpm_size\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250704 ""}  } { { "mux_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujc " "Found entity 1: mux_ujc" {  } { { "db/mux_ujc.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_ujc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujc Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\|mux_ujc:auto_generated " "Elaborating entity \"mux_ujc\" for hierarchy \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\|mux_ujc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_col Player:inst\|addsub_col:inst31 " "Elaborating entity \"addsub_col\" for hierarchy \"Player:inst\|addsub_col:inst31\"" {  } { { "Player.bdf" "inst31" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 592 -744 -584 704 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_col.v" "LPM_ADD_SUB_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250875 ""}  } { { "addsub_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jg " "Found entity 1: add_sub_0jg" {  } { { "db/add_sub_0jg.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_0jg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399250933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399250933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0jg Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jg:auto_generated " "Elaborating entity \"add_sub_0jg\" for hierarchy \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_row Player:inst\|counter_row:inst " "Elaborating entity \"counter_row\" for hierarchy \"Player:inst\|counter_row:inst\"" {  } { { "Player.bdf" "inst" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 224 504 648 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_row.v" "LPM_COUNTER_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399250976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399250976 ""}  } { { "counter_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399250976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79g " "Found entity 1: cntr_79g" {  } { { "db/cntr_79g.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_79g.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399251038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399251038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_79g Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\|cntr_79g:auto_generated " "Elaborating entity \"cntr_79g\" for hierarchy \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\|cntr_79g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_row Player:inst\|addsub_row:inst26 " "Elaborating entity \"addsub_row\" for hierarchy \"Player:inst\|addsub_row:inst26\"" {  } { { "Player.bdf" "inst26" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 400 -608 -448 512 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_row.v" "LPM_ADD_SUB_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251171 ""}  } { { "addsub_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399251171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vig " "Found entity 1: add_sub_vig" {  } { { "db/add_sub_vig.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_vig.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399251231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399251231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vig Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vig:auto_generated " "Elaborating entity \"add_sub_vig\" for hierarchy \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vig:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_REGISTER IO_REGISTER:inst11 " "Elaborating entity \"IO_REGISTER\" for hierarchy \"IO_REGISTER:inst11\"" {  } { { "Main.bdf" "inst11" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 504 1904 2048 600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF IO_REGISTER:inst11\|LPM_DFF:inst4 " "Elaborating entity \"LPM_DFF\" for hierarchy \"IO_REGISTER:inst11\|LPM_DFF:inst4\"" {  } { { "IO_REGISTER.bdf" "inst4" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { { 240 384 560 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_REGISTER:inst11\|LPM_DFF:inst4 " "Elaborated megafunction instantiation \"IO_REGISTER:inst11\|LPM_DFF:inst4\"" {  } { { "IO_REGISTER.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { { 240 384 560 416 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_REGISTER:inst11\|LPM_DFF:inst4 " "Instantiated megafunction \"IO_REGISTER:inst11\|LPM_DFF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251388 ""}  } { { "IO_REGISTER.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { { 240 384 560 416 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399251388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst20 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst20\"" {  } { { "Main.bdf" "inst20" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 672 1440 1560 784 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst20 " "Elaborated megafunction instantiation \"LPM_DECODE:inst20\"" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 672 1440 1560 784 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst20 " "Instantiated megafunction \"LPM_DECODE:inst20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251462 ""}  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 672 1440 1560 784 "inst20" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399251462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r3f " "Found entity 1: decode_r3f" {  } { { "db/decode_r3f.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/decode_r3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399251510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399251510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r3f LPM_DECODE:inst20\|decode_r3f:auto_generated " "Elaborating entity \"decode_r3f\" for hierarchy \"LPM_DECODE:inst20\|decode_r3f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_col compare_col:inst24 " "Elaborating entity \"compare_col\" for hierarchy \"compare_col:inst24\"" {  } { { "Main.bdf" "inst24" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 992 384 512 1088 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare_col:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_col.v" "LPM_COMPARE_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_col:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_col:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251541 ""}  } { { "compare_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399251541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eeg " "Found entity 1: cmpr_eeg" {  } { { "db/cmpr_eeg.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_eeg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399251588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399251588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eeg compare_col:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_eeg:auto_generated " "Elaborating entity \"cmpr_eeg\" for hierarchy \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_eeg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_color_const player_color_const:inst3 " "Elaborating entity \"player_color_const\" for hierarchy \"player_color_const:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 848 224 336 896 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "player_color_const.v" "LPM_CONSTANT_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "player_color_const.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 3 " "Parameter \"lpm_cvalue\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399251636 ""}  } { { "player_color_const.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399251636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:inst21 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:inst21\"" {  } { { "Main.bdf" "inst21" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 472 2208 2416 552 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399251687 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } } { "VGA/VGA_Audio.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v" 24 0 0 } } { "VGA/vga.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 116 0 0 } } { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 288 256 552 560 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399251826 "|Main|vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } } { "VGA/VGA_Audio.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v" 24 0 0 } } { "VGA/vga.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 116 0 0 } } { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 288 256 552 560 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399251826 "|Main|vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716399251826 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716399251826 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "45 " "Ignored 45 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "45 " "Ignored 45 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1716399251927 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1716399251927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716399252291 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_I2C_SCLK " "Inserted always-enabled tri-state buffer between \"FPGA_I2C_SCLK\" and its non-tri-state driver." {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 376 584 767 392 "FPGA_I2C_SCLK" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716399252347 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1716399252347 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga:inst2\|FPGA_I2C_SCLK FPGA_I2C_SCLK " "Removed fan-out from the always-disabled I/O buffer \"vga:inst2\|FPGA_I2C_SCLK\" to the node \"FPGA_I2C_SCLK\"" {  } { { "VGA/vga.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 53 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399252347 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga:inst2\|FPGA_I2C_SDAT FPGA_I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"vga:inst2\|FPGA_I2C_SDAT\" to the node \"FPGA_I2C_SDAT\"" {  } { { "VGA/vga.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 54 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399252347 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1716399252347 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 104 536 712 120 "LCD_RS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 136 536 712 152 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_E GND " "Pin \"LCD_E\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 120 536 712 136 "LCD_E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 536 600 776 552 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[7\] GND " "Pin \"LCD_D\[7\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[6\] GND " "Pin \"LCD_D\[6\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[5\] GND " "Pin \"LCD_D\[5\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[4\] GND " "Pin \"LCD_D\[4\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[3\] GND " "Pin \"LCD_D\[3\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[2\] GND " "Pin \"LCD_D\[2\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[1\] GND " "Pin \"LCD_D\[1\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D\[0\] GND " "Pin \"LCD_D\[0\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LCD_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 824 24 200 840 "LEDR\[9..0\]" "" } { 424 2392 2496 441 "LEDR\[3..0\]" "" } { 960 72 160 977 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716399252432 "|Main|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716399252432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716399252497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716399252668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716399253170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399253170 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 40 56 224 56 "CLOCK2_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399253300 "|Main|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 56 56 224 72 "CLOCK3_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399253300 "|Main|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 72 56 224 88 "CLOCK4_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399253300 "|Main|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 48 536 704 64 "PS2_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399253300 "|Main|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 64 536 704 80 "PS2_DAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399253300 "|Main|PS2_DAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716399253300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716399253304 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716399253304 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716399253304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716399253304 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716399253304 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716399253304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716399253304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716399253335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 19:34:13 2024 " "Processing ended: Wed May 22 19:34:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716399253335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716399253335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716399253335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399253335 ""}
