

================================================================
== Vivado HLS Report for 'Lenet'
================================================================
* Date:           Mon Jan  7 16:14:08 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.718|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_softmax_fu_204        |softmax        |   87|   87|   87|   87|   none  |
        |grp_Conv_forward_fu_216   |Conv_forward   |    ?|    ?|    ?|    ?|   none  |
        |grp_copy_tensor_1_fu_225  |copy_tensor_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_copy_tensor_fu_248    |copy_tensor    |   13|   13|   13|   13|   none  |
        |grp_copy_tensor_2_fu_258  |copy_tensor_2  |   13|   13|   13|   13|   none  |
        |grp_forward_fc_fu_268     |forward_fc     |   77|   77|   77|   77|   none  |
        |grp_forward_ReLu_fu_275   |forward_ReLu   |   29|   29|   29|   29|   none  |
        |grp_copy_tensor_3_fu_281  |copy_tensor_3  |    3|    3|    3|    3|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      6|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     16|    3410|   5023|
|Memory           |        0|      -|     112|     18|
|Multiplexer      |        -|      -|       -|    413|
|Register         |        -|      -|     471|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     16|    3993|   5460|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      7|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+-------+------+------+
    |         Instance         |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+---------------------+---------+-------+------+------+
    |grp_Conv_forward_fu_216   |Conv_forward         |        0|      1|   248|   881|
    |Lenet_axilite_s_axi_U     |Lenet_axilite_s_axi  |       12|      0|  1200|  1612|
    |grp_copy_tensor_fu_248    |copy_tensor          |        0|      3|   155|   223|
    |grp_copy_tensor_1_fu_225  |copy_tensor_1        |        0|      6|   480|   525|
    |grp_copy_tensor_2_fu_258  |copy_tensor_2        |        0|      3|   155|   223|
    |grp_copy_tensor_3_fu_281  |copy_tensor_3        |        0|      0|    36|    75|
    |grp_forward_ReLu_fu_275   |forward_ReLu         |        0|      0|    23|   145|
    |grp_forward_fc_fu_268     |forward_fc           |        0|      1|   161|   245|
    |grp_softmax_fu_204        |softmax              |        0|      2|   952|  1094|
    +--------------------------+---------------------+---------+-------+------+------+
    |Total                     |                     |       12|     16|  3410|  5023|
    +--------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv1_a_slice_pad_da_U  |Lenet_conv1_a_slilbW  |        0|  32|   8|    32|   16|     1|          512|
    |conv1_input_data_V_U    |Lenet_conv1_inputjbC  |        0|  16|   2|     8|   16|     1|          128|
    |conv1_output_data_V_U   |Lenet_conv1_inputjbC  |        0|  16|   2|     8|   16|     1|          128|
    |fx_input_data_V_U       |Lenet_conv1_inputjbC  |        0|  16|   2|     8|   16|     1|          128|
    |fx_output_data_V_U      |Lenet_conv1_inputjbC  |        0|  16|   2|     8|   16|     1|          128|
    |fc1_input_data_V_U      |Lenet_conv1_inputjbC  |        0|  16|   2|     8|   16|     1|          128|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                   |                      |        0| 112|  18|    72|   96|     6|         1152|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           3|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  65|         16|    1|         16|
    |conv1_input_data_V_address0        |  15|          3|    3|          9|
    |conv1_input_data_V_ce0             |  15|          3|    1|          3|
    |conv1_input_data_V_we0             |   9|          2|    1|          2|
    |conv1_output_data_V_address0       |  15|          3|    3|          9|
    |conv1_output_data_V_ce0            |  15|          3|    1|          3|
    |conv1_output_data_V_we0            |   9|          2|    1|          2|
    |conv_data_V_ce0                    |   9|          2|    1|          2|
    |conv_data_V_we0                    |   9|          2|    1|          2|
    |data_in_data_V_ce0                 |   9|          2|    1|          2|
    |fc1_input_data_V_address0          |  15|          3|    3|          9|
    |fc1_input_data_V_ce0               |  15|          3|    1|          3|
    |fc1_input_data_V_we0               |   9|          2|    1|          2|
    |fx_input_data_V_address0           |  15|          3|    3|          9|
    |fx_input_data_V_ce0                |  15|          3|    1|          3|
    |fx_input_data_V_we0                |   9|          2|    1|          2|
    |fx_output_data_V_address0          |  15|          3|    3|          9|
    |fx_output_data_V_ce0               |  15|          3|    1|          3|
    |fx_output_data_V_we0               |   9|          2|    1|          2|
    |grp_copy_tensor_1_fu_225_in2_V_q0  |  21|          4|   16|         64|
    |grp_copy_tensor_1_fu_225_size1_x   |  21|          4|   32|        128|
    |grp_copy_tensor_1_fu_225_size1_y   |  21|          4|   32|        128|
    |grp_copy_tensor_1_fu_225_size2_x   |  15|          3|   32|         96|
    |grp_copy_tensor_1_fu_225_size2_y   |  15|          3|   32|         96|
    |grp_copy_tensor_1_fu_225_size2_z   |  15|          3|   32|         96|
    |relu_data_V_ce0                    |   9|          2|    1|          2|
    |relu_data_V_we0                    |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 413|         87|  207|        704|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  15|   0|   15|          0|
    |conv_size_x_read_reg_344               |  32|   0|   32|          0|
    |conv_size_y_read_reg_349               |  32|   0|   32|          0|
    |data_in_size_x_read_reg_319            |  32|   0|   32|          0|
    |data_in_size_y_read_reg_324            |  32|   0|   32|          0|
    |data_in_size_z_read_reg_329            |  32|   0|   32|          0|
    |data_out_size_x_read_reg_334           |  32|   0|   32|          0|
    |data_out_size_y_read_reg_339           |  32|   0|   32|          0|
    |fc1_output_data_0_V_reg_374            |  16|   0|   16|          0|
    |fc1_output_data_1_V_reg_380            |  16|   0|   16|          0|
    |fc_size_x_read_reg_364                 |  32|   0|   32|          0|
    |fc_size_y_read_reg_369                 |  32|   0|   32|          0|
    |grp_Conv_forward_fu_216_ap_start_reg   |   1|   0|    1|          0|
    |grp_copy_tensor_1_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_tensor_2_fu_258_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_tensor_3_fu_281_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_tensor_fu_248_ap_start_reg    |   1|   0|    1|          0|
    |grp_forward_ReLu_fu_275_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_fc_fu_268_ap_start_reg     |   1|   0|    1|          0|
    |grp_softmax_fu_204_ap_start_reg        |   1|   0|    1|          0|
    |relu_size_x_read_reg_354               |  32|   0|   32|          0|
    |relu_size_y_read_reg_359               |  32|   0|   32|          0|
    |softmax_input_data_0_reg_386           |  16|   0|   16|          0|
    |softmax_input_data_1_reg_391           |  16|   0|   16|          0|
    |softmax_y_hat_data_0_reg_396           |  16|   0|   16|          0|
    |softmax_y_hat_data_1_reg_401           |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 471|   0|  471|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_axilite_AWVALID  |  in |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_AWREADY  | out |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_AWADDR   |  in |    9|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_WVALID   |  in |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_WREADY   | out |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_WDATA    |  in |   32|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_WSTRB    |  in |    4|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_ARVALID  |  in |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_ARREADY  | out |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_ARADDR   |  in |    9|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_RVALID   | out |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_RREADY   |  in |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_RDATA    | out |   32|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_RRESP    | out |    2|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_BVALID   | out |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_BREADY   |  in |    1|    s_axi   |    axilite   |    pointer   |
|s_axi_axilite_BRESP    | out |    2|    s_axi   |    axilite   |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |     Lenet    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     Lenet    | return value |
|interrupt              | out |    1| ap_ctrl_hs |     Lenet    | return value |
+-----------------------+-----+-----+------------+--------------+--------------+

