`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineer: ä»˜æ²„ç?
// Module Name: ram_tb
// Project Name: ram_test
//////////////////////////////////////////////////////////////////////////////////
module ram_tb();
//è¾“å…¥ä¿¡å·
reg  sys_clk;
reg  sys_rst;
reg  [7:0]data_in;
reg  Start;
reg  Sliding;
reg  Ld;
//è¾“å‡ºä¿¡å·
wire [6:0] Cursor;
wire Empty ;
wire using ;
wire Full  ;
wire [7:0] Dout  ;

//é¡¶å±‚æ¨¡å—ä¾‹åŒ–
RAM_TOP U_RAM_TOP(

    //è¾“å…¥ä¿¡å·
    .Clk      ( sys_clk  ), 
    .Rst      ( sys_rst  ),
    .Ld       ( Ld       ),
    .Start    ( Start    ),
    .Sliding  ( Sliding  ),
    .Data_in  ( data_in  ), 
	
	//è¾“å‡ºä¿¡å·
	.Cursor   (  Cursor  ),
	.Empty    (   Empty  ),
	.using    (   using  ),
	.Full     (   Full   ),
	.Dout     (   Dout   )
	
);
 reg test_data;
 integer   i;

//ä»¿çœŸæ—¶é—´
initial #200000 $finish;
//åˆå§‹åŒ–ä¿¡å?
initial 
  begin
  sys_clk<=1'b0;
  sys_rst<=1'b1;
  Ld     <=1'b0;
  Start  <=1'b0;
  Sliding<=1'b0;
  data_in<=8'd0;
  test_data<=8'd1;
  //Dout<=8'd0;
 // Cursor<=7'd0;
  
  
  
 
  # 100 //ç­‰å¾…5ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œæ‹‰ä½å¤ä½ä¿¡å·
  sys_rst<=1'b0;
  # 35  //å†ç­‰å¾?1.75ä¸ªæ—¶é’Ÿå‘¨æœ?,æ‹‰é«˜ä½¿èƒ½ä¿¡å·
  Ld<=1'b1; 
  
  #1600
  Start<=1'b1;
  #1800
  Sliding<=1'b1;
  #2000
  Sliding<=1'b0;
  #1800
  Sliding<=1'b1;
 // #20
 // Ld<=1'b0;
  end
  
//äººä¸ºæ„é? é©±åŠ¨æ—¶é’?
always #10 sys_clk=~sys_clk; //é¢‘ç‡ï¼?50M  å‘¨æœŸï¼?20ns

//æµ‹è¯•å†…å®¹
initial
  begin
    #120
    for(i=0;i<=63;i=i+1)
      begin
      #20 
        data_in<=test_data;       
      end     
  end
endmodule