INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:52:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 buffer45/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer26/dataReg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 2.972ns (32.272%)  route 6.237ns (67.728%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1616, unset)         0.508     0.508    buffer45/clk
    SLICE_X29Y90         FDRE                                         r  buffer45/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer45/outs_reg[3]/Q
                         net (fo=2, routed)           0.311     1.035    addi11/Q[2]
    SLICE_X28Y92         LUT1 (Prop_lut1_I0_O)        0.043     1.078 r  addi11/Memory[1][6]_i_30/O
                         net (fo=1, routed)           0.000     1.078    addi11/Memory[1][6]_i_30_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.335 r  addi11/Memory_reg[1][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.335    addi11/Memory_reg[1][6]_i_19_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.384 r  addi11/Memory_reg[1][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.384    addi11/Memory_reg[1][6]_i_14_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.433 r  addi11/Memory_reg[3][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000     1.433    addi11/Memory_reg[3][0]_i_126_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.578 r  addi11/Memory_reg[3][0]_i_121/O[3]
                         net (fo=3, routed)           0.437     2.015    addi12/Memory_reg[3][0]_i_99_0[15]
    SLICE_X27Y95         LUT2 (Prop_lut2_I1_O)        0.120     2.135 r  addi12/Memory[3][0]_i_119/O
                         net (fo=1, routed)           0.000     2.135    addi12/Memory[3][0]_i_119_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.392 r  addi12/Memory_reg[3][0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     2.392    addi12/Memory_reg[3][0]_i_102_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.545 r  addi12/Memory_reg[3][0]_i_101/O[1]
                         net (fo=1, routed)           0.225     2.770    addi16/Memory_reg[3][0]_i_13_2[21]
    SLICE_X24Y95         LUT6 (Prop_lut6_I5_O)        0.119     2.889 r  addi16/Memory[3][0]_i_59/O
                         net (fo=1, routed)           0.000     2.889    addi16/Memory[3][0]_i_59_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.076 r  addi16/Memory_reg[3][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.076    addi16/Memory_reg[3][0]_i_19_n_0
    SLICE_X24Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.229 r  addi16/Memory_reg[3][0]_i_15/O[1]
                         net (fo=3, routed)           0.582     3.811    cmpi3/Memory_reg[2][0]_i_2_0[25]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.119     3.930 r  cmpi3/Memory[2][0]_i_7/O
                         net (fo=1, routed)           0.000     3.930    cmpi3/Memory[2][0]_i_7_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     4.196 f  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=8, routed)           0.736     4.932    buffer100/fifo/result[0]
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.123     5.055 f  buffer100/fifo/Head[0]_i_3__0/O
                         net (fo=1, routed)           0.251     5.305    buffer97/fifo/buffer100_outs
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.043     5.348 f  buffer97/fifo/Head[0]_i_2__2/O
                         net (fo=6, routed)           0.320     5.668    buffer97/fifo/buffer100_outs_ready
    SLICE_X17Y76         LUT6 (Prop_lut6_I1_O)        0.043     5.711 r  buffer97/fifo/transmitValue_i_3__46/O
                         net (fo=5, routed)           0.521     6.232    fork28/control/generateBlocks[1].regblock/anyBlockStop_2
    SLICE_X19Y84         LUT3 (Prop_lut3_I1_O)        0.050     6.282 r  fork28/control/generateBlocks[1].regblock/transmitValue_i_2__78/O
                         net (fo=3, routed)           0.357     6.639    fork28/control/generateBlocks[2].regblock/transmitValue_reg_3
    SLICE_X20Y84         LUT3 (Prop_lut3_I2_O)        0.135     6.774 f  fork28/control/generateBlocks[2].regblock/transmitValue_i_6__3/O
                         net (fo=7, routed)           0.296     7.070    buffer61/fifo/transmitValue_reg_6
    SLICE_X23Y83         LUT6 (Prop_lut6_I4_O)        0.132     7.202 r  buffer61/fifo/fullReg_i_2__17/O
                         net (fo=2, routed)           0.291     7.494    buffer19/transmitValue_reg
    SLICE_X23Y82         LUT3 (Prop_lut3_I2_O)        0.053     7.547 f  buffer19/transmitValue_i_2__56/O
                         net (fo=5, routed)           0.307     7.853    fork15/control/generateBlocks[4].regblock/fullReg_i_7__0_0
    SLICE_X24Y83         LUT6 (Prop_lut6_I3_O)        0.131     7.984 r  fork15/control/generateBlocks[4].regblock/fullReg_i_11/O
                         net (fo=1, routed)           0.326     8.311    fork15/control/generateBlocks[4].regblock/fullReg_i_11_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.043     8.354 r  fork15/control/generateBlocks[4].regblock/fullReg_i_7__0/O
                         net (fo=1, routed)           0.268     8.622    buffer37/control/outs_reg[0]_17
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.043     8.665 f  buffer37/control/fullReg_i_3__23/O
                         net (fo=24, routed)          0.364     9.029    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.043     9.072 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.645     9.717    buffer26/E[0]
    SLICE_X44Y100        FDRE                                         r  buffer26/dataReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=1616, unset)         0.483    12.183    buffer26/clk
    SLICE_X44Y100        FDRE                                         r  buffer26/dataReg_reg[28]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X44Y100        FDRE (Setup_fdre_C_CE)      -0.169    11.978    buffer26/dataReg_reg[28]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  2.261    




