{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668834390753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668834390753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 21:06:30 2022 " "Processing started: Fri Nov 18 21:06:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668834390753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834390753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyReactionTimer -c MyReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyReactionTimer -c MyReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834390753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668834392253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668834392253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider100.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider100.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider100 " "Found entity 1: ClockDivider100" {  } { { "ClockDivider100.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/ClockDivider100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834408841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834408841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668834408861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834408864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834408864 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reaction2.v(13) " "Verilog HDL information at reaction2.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668834408882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction2.v 1 1 " "Found 1 design units, including 1 entities, in source file reaction2.v" { { "Info" "ISGN_ENTITY_NAME" "1 reaction2 " "Found entity 1: reaction2" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834408884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834408884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "myreactiontimer.v 1 1 " "Using design file myreactiontimer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MyReactionTimer " "Found entity 1: MyReactionTimer" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834409239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668834409239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyReactionTimer " "Elaborating entity \"MyReactionTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668834409247 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR myreactiontimer.v(14) " "Output port \"DRAM_ADDR\" at myreactiontimer.v(14) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409264 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA myreactiontimer.v(15) " "Output port \"DRAM_BA\" at myreactiontimer.v(15) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409264 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N myreactiontimer.v(16) " "Output port \"DRAM_CAS_N\" at myreactiontimer.v(16) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409264 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE myreactiontimer.v(17) " "Output port \"DRAM_CKE\" at myreactiontimer.v(17) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409264 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK myreactiontimer.v(18) " "Output port \"DRAM_CLK\" at myreactiontimer.v(18) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409264 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N myreactiontimer.v(19) " "Output port \"DRAM_CS_N\" at myreactiontimer.v(19) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409264 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM myreactiontimer.v(21) " "Output port \"DRAM_LDQM\" at myreactiontimer.v(21) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409265 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N myreactiontimer.v(22) " "Output port \"DRAM_RAS_N\" at myreactiontimer.v(22) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409265 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM myreactiontimer.v(23) " "Output port \"DRAM_UDQM\" at myreactiontimer.v(23) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409266 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N myreactiontimer.v(24) " "Output port \"DRAM_WE_N\" at myreactiontimer.v(24) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409266 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N myreactiontimer.v(44) " "Output port \"GSENSOR_CS_N\" at myreactiontimer.v(44) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409266 "|MyReactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK myreactiontimer.v(46) " "Output port \"GSENSOR_SCLK\" at myreactiontimer.v(46) has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668834409266 "|MyReactionTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider100 ClockDivider100:CLK_MUT " "Elaborating entity \"ClockDivider100\" for hierarchy \"ClockDivider100:CLK_MUT\"" {  } { { "myreactiontimer.v" "CLK_MUT" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668834409326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reaction2 reaction2:React_MUT " "Elaborating entity \"reaction2\" for hierarchy \"reaction2:React_MUT\"" {  } { { "myreactiontimer.v" "React_MUT" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668834409363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reaction2.v(23) " "Verilog HDL assignment warning at reaction2.v(23): truncated value with size 32 to match size of target (10)" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668834409365 "|MyReactionTimer|reaction2:React_MUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reaction2.v(31) " "Verilog HDL assignment warning at reaction2.v(31): truncated value with size 32 to match size of target (10)" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668834409365 "|MyReactionTimer|reaction2:React_MUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reaction2.v(51) " "Verilog HDL assignment warning at reaction2.v(51): truncated value with size 32 to match size of target (4)" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668834409366 "|MyReactionTimer|reaction2:React_MUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reaction2.v(54) " "Verilog HDL assignment warning at reaction2.v(54): truncated value with size 32 to match size of target (4)" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668834409366 "|MyReactionTimer|reaction2:React_MUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 reaction2:React_MUT\|seg7:seg1 " "Elaborating entity \"seg7\" for hierarchy \"reaction2:React_MUT\|seg7:seg1\"" {  } { { "reaction2.v" "seg1" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668834409398 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "reaction2:React_MUT\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"reaction2:React_MUT\|Mod0\"" {  } { { "reaction2.v" "Mod0" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834410280 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668834410280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reaction2:React_MUT\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"reaction2:React_MUT\|lpm_divide:Mod0\"" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668834410623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reaction2:React_MUT\|lpm_divide:Mod0 " "Instantiated megafunction \"reaction2:React_MUT\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668834410623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668834410623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668834410623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668834410623 ""}  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668834410623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/db/lpm_divide_qll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834410888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834410888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834410980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834410980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834411097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834411097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834411360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834411360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668834411520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834411520 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668834411975 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1668834411975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668834412104 "|MyReactionTimer|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668834412104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668834412309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/MyReactionTimer.map.smsg " "Generated suppressed messages file C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/MyReactionTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834413335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668834413927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668834413927 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668834414434 "|MyReactionTimer|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668834414434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668834414458 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668834414458 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668834414458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668834414458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668834414458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668834414538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 21:06:54 2022 " "Processing ended: Fri Nov 18 21:06:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668834414538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668834414538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668834414538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668834414538 ""}
