0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v,1568991906,verilog,,,,CPU_sim,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v,1511102048,verilog,,,,ALU,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v,1569202160,verilog,,,,ControlUnit,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v,1511061408,verilog,,,,DataSelector,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v,1510996310,verilog,,,,DataSelector5,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v,1567788959,verilog,,,,ExtendUnit,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v,1569055859,verilog,,,,InstructionStorage,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/PC.v,1511367390,verilog,,,,PC,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v,1567777228,verilog,,,,RAM,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v,1511094320,verilog,,,,RegFile,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/Top.v,1568992358,verilog,,,,SingleCycleCPU,,,,,,,,
C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v,1511061358,verilog,,,,saExtendUnit,,,,,,,,
