// Seed: 1774442612
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  assign id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8
    , id_15,
    input tri1 id_9,
    output supply0 id_10,
    input wand id_11,
    input wand id_12,
    output supply1 id_13
);
  wire id_16;
  nor (id_5, id_9, id_0, id_7, id_11, id_15, id_16, id_3, id_8, id_2, id_12, id_4);
  module_0(
      id_9, id_9, id_2, id_3, id_1
  );
endmodule
