Determining the location of the ModelSim executable...

Using: D:\quartusii\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off adder -c adder --vector_source="D:/verilog_project/adder/Waveform.vwf" --testbench_file="D:/verilog_project/adder/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Dec 08 15:11:18 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off adder -c adder --vector_source=D:/verilog_project/adder/Waveform.vwf --testbench_file=D:/verilog_project/adder/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/verilog_project/adder/simulation/qsim/" adder -c adder

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Dec 08 15:11:19 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/verilog_project/adder/simulation/qsim/ adder -c adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file adder.vo in folder "D:/verilog_project/adder/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Tue Dec 08 15:11:20 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/verilog_project/adder/simulation/qsim/adder.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/quartusii/modelsim_ase/win32aloem/vsim -c -do adder.do

Reading D:/quartusii/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do adder.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:20 on Dec 08,2020
# vlog -work work adder.vo 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:11:21 on Dec 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:21 on Dec 08,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module adder_vlg_vec_tst
# 
# Top level modules:
# 	adder_vlg_vec_tst
# End time: 15:11:21 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.adder_vlg_vec_tst 
# Start time: 15:11:21 on Dec 08,2020
# Loading work.adder_vlg_vec_tst
# Loading work.adder
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#23
# ** Note: $stop    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /adder_vlg_vec_tst
# Break in Module adder_vlg_vec_tst at Waveform.vwf.vt line 51

# Stopped at Waveform.vwf.vt line 51

# End time: 15:11:21 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/verilog_project/adder/Waveform.vwf...

Reading D:/verilog_project/adder/simulation/qsim/adder.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/verilog_project/adder/simulation/qsim/adder_20201208151121.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.