{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "04a6a60d-110c-46b1-ac73-ce1164b1b9f6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Intermediate Code:\n",
      "(AD,01) (C,100)\n",
      "(AD,03) (C,105)\n",
      "(DL,01) (C,2)\n",
      "(DL,02) (C,5)\n",
      "(DL,01) (C,1)\n",
      "(DL,02) (C,10)\n",
      "(DL,02) (C,20)\n",
      "\n",
      "Symbol Table:\n",
      "Symbol\tAddress\n",
      "ADD\t100\n",
      "SUB\t100\n",
      "DATA\t105\n",
      "CONST\t107\n",
      "TEMP\t108\n",
      "VALUE\t109\n",
      "NUM\t110\n"
     ]
    }
   ],
   "source": [
    "# Pass 1 of Two Pass Assembler (Only Pass 1, no machine code generation)\n",
    "\n",
    "class SymbolTable:\n",
    "    def __init__(self):\n",
    "        self.table = {}\n",
    "\n",
    "    def add_symbol(self, symbol, address=None):\n",
    "        if symbol not in self.table:\n",
    "            self.table[symbol] = address\n",
    "        elif address is not None:\n",
    "            self.table[symbol] = address\n",
    "\n",
    "    def get_address(self, symbol):\n",
    "        return self.table.get(symbol, 0)\n",
    "\n",
    "    def display(self):\n",
    "        print(\"\\nSymbol Table:\")\n",
    "        print(\"Symbol\\tAddress\")\n",
    "        for symbol, addr in self.table.items():\n",
    "            print(f\"{symbol}\\t{addr}\")\n",
    "\n",
    "\n",
    "class AssemblerPassOne:\n",
    "    def __init__(self):\n",
    "        self.symbol_table = SymbolTable()\n",
    "        self.intermediate_code = []\n",
    "        self.locctr = 0\n",
    "\n",
    "        self.imperative_statements = {\n",
    "            \"MOV\": \"01\",\n",
    "            \"ADD\": \"02\",\n",
    "            \"SUB\": \"03\"\n",
    "        }\n",
    "\n",
    "        self.directives = [\"START\", \"END\", \"ORIGIN\", \"EQU\", \"DS\", \"DC\"]\n",
    "\n",
    "        self.registers = {\n",
    "            \"AREG\": \"1\",\n",
    "            \"BREG\": \"2\",\n",
    "            \"CREG\": \"3\",\n",
    "            \"DREG\": \"4\"\n",
    "        }\n",
    "\n",
    "    def process_line(self, label, opcode, operands):\n",
    "        if label:\n",
    "            self.symbol_table.add_symbol(label, self.locctr)\n",
    "\n",
    "        if opcode == \"START\":\n",
    "            self.locctr = int(operands[0])\n",
    "            self.intermediate_code.append(f\"(AD,01) (C,{self.locctr})\")\n",
    "\n",
    "        elif opcode == \"END\":\n",
    "            self.intermediate_code.append(f\"(AD,02)\")\n",
    "\n",
    "        elif opcode == \"ORIGIN\":\n",
    "            self.locctr = int(operands[0])\n",
    "            self.intermediate_code.append(f\"(AD,03) (C,{self.locctr})\")\n",
    "\n",
    "        elif opcode == \"EQU\":\n",
    "            value = self.symbol_table.get_address(operands[0])\n",
    "            self.symbol_table.add_symbol(label, value)\n",
    "            self.intermediate_code.append(f\"(AD,04) (S,{operands[0]})\")\n",
    "\n",
    "        elif opcode == \"DS\":\n",
    "            size = int(operands[0])\n",
    "            self.symbol_table.add_symbol(label, self.locctr)\n",
    "            self.intermediate_code.append(f\"(DL,01) (C,{size})\")\n",
    "            self.locctr += size\n",
    "\n",
    "        elif opcode == \"DC\":\n",
    "            value = int(operands[0])\n",
    "            self.symbol_table.add_symbol(label, self.locctr)\n",
    "            self.intermediate_code.append(f\"(DL,02) (C,{value})\")\n",
    "            self.locctr += 1\n",
    "\n",
    "        elif opcode in self.imperative_statements:\n",
    "            code = f\"(IS,{self.imperative_statements[opcode]})\"\n",
    "            reg_code = f\"(R,{self.registers.get(operands[0], 0)})\"\n",
    "            mem_op = operands[1]\n",
    "            self.symbol_table.add_symbol(mem_op)\n",
    "            mem_code = f\"(S,{mem_op})\"\n",
    "            self.intermediate_code.append(f\"{code} {reg_code} {mem_code}\")\n",
    "            self.locctr += 1\n",
    "\n",
    "    def pass_one(self, lines):\n",
    "        for line in lines:\n",
    "            parts = line.strip().split()\n",
    "            if len(parts) == 3:\n",
    "                label, opcode, ops = parts\n",
    "            elif len(parts) == 2:\n",
    "                label = \"\"\n",
    "                opcode, ops = parts\n",
    "            else:\n",
    "                continue\n",
    "\n",
    "            operands = [op.strip() for op in ops.split(\",\")] if ops else []\n",
    "            self.process_line(label, opcode, operands)\n",
    "\n",
    "    def display(self):\n",
    "        print(\"Intermediate Code:\")\n",
    "        for line in self.intermediate_code:\n",
    "            print(line)\n",
    "        self.symbol_table.display()\n",
    "\n",
    "\n",
    "# Input Program\n",
    "input_program = [\n",
    "    \"START 100\",\n",
    "    \"LOOP MOV AREG, NUM\",\n",
    "    \"ADD BREG, VALUE\",\n",
    "    \"SUB CREG, TEMP\",\n",
    "    \"ORIGIN 105\",\n",
    "    \"DATA DS 2\",\n",
    "    \"CONST DC 5\",\n",
    "    \"TEMP DS 1\",\n",
    "    \"VALUE DC 10\",\n",
    "    \"NUM DC 20\",\n",
    "    \"END\"\n",
    "]\n",
    "\n",
    "assembler1 = AssemblerPassOne()\n",
    "assembler1.pass_one(input_program)\n",
    "assembler1.display()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "16f484d2-a943-48c9-804f-1d1b64e1624e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Intermediate Code:\n",
      "(AD,01) (C,100)\n",
      "(AD,03) (C,105)\n",
      "(DL,01) (C,2)\n",
      "(DL,02) (C,5)\n",
      "(DL,01) (C,1)\n",
      "(DL,02) (C,10)\n",
      "(DL,02) (C,20)\n",
      "\n",
      "Symbol Table:\n",
      "Symbol\tAddress\n",
      "ADD\t100\n",
      "SUB\t100\n",
      "DATA\t105\n",
      "CONST\t107\n",
      "TEMP\t108\n",
      "VALUE\t109\n",
      "NUM\t110\n",
      "\n",
      "Machine Code:\n",
      "LC\tOpcode\tReg\tOperand\n",
      "107\t00\t0\t5\n",
      "109\t00\t0\t10\n",
      "110\t00\t0\t20\n"
     ]
    }
   ],
   "source": [
    "# -------------------------------\n",
    "# PASS 1: AssemblerPassOne (your original code, unchanged)\n",
    "# -------------------------------\n",
    "class SymbolTable:\n",
    "    def __init__(self):\n",
    "        self.table = {}\n",
    "\n",
    "    def add_symbol(self, symbol, address=None):\n",
    "        if symbol not in self.table:\n",
    "            self.table[symbol] = address\n",
    "        elif address is not None:\n",
    "            self.table[symbol] = address\n",
    "\n",
    "    def get_address(self, symbol):\n",
    "        return self.table.get(symbol, 0)\n",
    "\n",
    "    def display(self):\n",
    "        print(\"\\nSymbol Table:\")\n",
    "        print(\"Symbol\\tAddress\")\n",
    "        for symbol, addr in self.table.items():\n",
    "            print(f\"{symbol}\\t{addr}\")\n",
    "\n",
    "\n",
    "class AssemblerPassOne:\n",
    "    def __init__(self):\n",
    "        self.symbol_table = SymbolTable()\n",
    "        self.intermediate_code = []\n",
    "        self.locctr = 0\n",
    "\n",
    "        self.imperative_statements = {\n",
    "            \"MOV\": \"01\",\n",
    "            \"ADD\": \"02\",\n",
    "            \"SUB\": \"03\"\n",
    "        }\n",
    "\n",
    "        self.directives = [\"START\", \"END\", \"ORIGIN\", \"EQU\", \"DS\", \"DC\"]\n",
    "\n",
    "        self.registers = {\n",
    "            \"AREG\": \"1\",\n",
    "            \"BREG\": \"2\",\n",
    "            \"CREG\": \"3\",\n",
    "            \"DREG\": \"4\"\n",
    "        }\n",
    "\n",
    "    def process_line(self, label, opcode, operands):\n",
    "        if label:\n",
    "            self.symbol_table.add_symbol(label, self.locctr)\n",
    "\n",
    "        if opcode == \"START\":\n",
    "            self.locctr = int(operands[0])\n",
    "            self.intermediate_code.append(f\"(AD,01) (C,{self.locctr})\")\n",
    "\n",
    "        elif opcode == \"END\":\n",
    "            self.intermediate_code.append(f\"(AD,02)\")\n",
    "\n",
    "        elif opcode == \"ORIGIN\":\n",
    "            self.locctr = int(operands[0])\n",
    "            self.intermediate_code.append(f\"(AD,03) (C,{self.locctr})\")\n",
    "\n",
    "        elif opcode == \"EQU\":\n",
    "            value = self.symbol_table.get_address(operands[0])\n",
    "            self.symbol_table.add_symbol(label, value)\n",
    "            self.intermediate_code.append(f\"(AD,04) (S,{operands[0]})\")\n",
    "\n",
    "        elif opcode == \"DS\":\n",
    "            size = int(operands[0])\n",
    "            self.symbol_table.add_symbol(label, self.locctr)\n",
    "            self.intermediate_code.append(f\"(DL,01) (C,{size})\")\n",
    "            self.locctr += size\n",
    "\n",
    "        elif opcode == \"DC\":\n",
    "            value = int(operands[0])\n",
    "            self.symbol_table.add_symbol(label, self.locctr)\n",
    "            self.intermediate_code.append(f\"(DL,02) (C,{value})\")\n",
    "            self.locctr += 1\n",
    "\n",
    "        elif opcode in self.imperative_statements:\n",
    "            code = f\"(IS,{self.imperative_statements[opcode]})\"\n",
    "            reg_code = f\"(R,{self.registers.get(operands[0], 0)})\"\n",
    "            mem_op = operands[1]\n",
    "            self.symbol_table.add_symbol(mem_op)\n",
    "            mem_code = f\"(S,{mem_op})\"\n",
    "            self.intermediate_code.append(f\"{code} {reg_code} {mem_code}\")\n",
    "            self.locctr += 1\n",
    "\n",
    "    def pass_one(self, lines):\n",
    "        for line in lines:\n",
    "            parts = line.strip().split()\n",
    "            if len(parts) == 3:\n",
    "                label, opcode, ops = parts\n",
    "            elif len(parts) == 2:\n",
    "                label = \"\"\n",
    "                opcode, ops = parts\n",
    "            else:\n",
    "                continue\n",
    "\n",
    "            operands = [op.strip() for op in ops.split(\",\")] if ops else []\n",
    "            self.process_line(label, opcode, operands)\n",
    "\n",
    "    def display(self):\n",
    "        print(\"Intermediate Code:\")\n",
    "        for line in self.intermediate_code:\n",
    "            print(line)\n",
    "        self.symbol_table.display()\n",
    "\n",
    "\n",
    "# -------------------------------\n",
    "# PASS 2: PassTwoAssembler (newly added)\n",
    "# -------------------------------\n",
    "class PassTwoAssembler:\n",
    "    def __init__(self, intermediate_code, symbol_table):\n",
    "        self.intermediate_code = intermediate_code\n",
    "        self.symbol_table = symbol_table\n",
    "        self.machine_code = []\n",
    "\n",
    "    def generate_machine_code(self):\n",
    "        lc = 0  # location counter\n",
    "\n",
    "        for line in self.intermediate_code:\n",
    "            parts = line.split()\n",
    "\n",
    "            # Skip Assembler Directives\n",
    "            if \"(AD\" in parts[0]:\n",
    "                if \"(AD,01)\" in parts[0] or \"(AD,03)\" in parts[0]:\n",
    "                    lc = int(parts[-1].split(',')[1].strip(')'))\n",
    "                continue\n",
    "\n",
    "            # Imperative Statements (IS)\n",
    "            elif \"(IS\" in parts[0]:\n",
    "                opcode = parts[0][4:-1]      # e.g., 01\n",
    "                reg = parts[1][3:-1]         # e.g., 1\n",
    "                sym = parts[2][3:-1]         # e.g., NUM\n",
    "                addr = self.symbol_table.get(sym, 0)\n",
    "                self.machine_code.append(f\"{lc}\\t{opcode}\\t{reg}\\t{addr}\")\n",
    "                lc += 1\n",
    "\n",
    "            # DS Directive (reserve space)\n",
    "            elif \"(DL,01)\" in line:\n",
    "                size = int(parts[-1].split(',')[1].strip(')'))\n",
    "                lc += size\n",
    "\n",
    "            # DC Directive (constant)\n",
    "            elif \"(DL,02)\" in line:\n",
    "                value = int(parts[-1].split(',')[1].strip(')'))\n",
    "                self.machine_code.append(f\"{lc}\\t00\\t0\\t{value}\")\n",
    "                lc += 1\n",
    "\n",
    "    def display(self):\n",
    "        print(\"\\nMachine Code:\")\n",
    "        print(\"LC\\tOpcode\\tReg\\tOperand\")\n",
    "        for line in self.machine_code:\n",
    "            print(line)\n",
    "\n",
    "\n",
    "# -------------------------------\n",
    "# INPUT PROGRAM\n",
    "# -------------------------------\n",
    "input_program = [\n",
    "    \"START 100\",\n",
    "    \"LOOP MOV AREG, NUM\",\n",
    "    \"ADD BREG, VALUE\",\n",
    "    \"SUB CREG, TEMP\",\n",
    "    \"ORIGIN 105\",\n",
    "    \"DATA DS 2\",\n",
    "    \"CONST DC 5\",\n",
    "    \"TEMP DS 1\",\n",
    "    \"VALUE DC 10\",\n",
    "    \"NUM DC 20\",\n",
    "    \"END\"\n",
    "]\n",
    "\n",
    "\n",
    "# -------------------------------\n",
    "# EXECUTION\n",
    "# -------------------------------\n",
    "assembler1 = AssemblerPassOne()\n",
    "assembler1.pass_one(input_program)\n",
    "assembler1.display()\n",
    "\n",
    "assembler2 = PassTwoAssembler(assembler1.intermediate_code, assembler1.symbol_table.table)\n",
    "assembler2.generate_machine_code()\n",
    "assembler2.display()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9f72367b-cda7-43e7-8047-7ed1ee1c6bd7",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python [conda env:base] *",
   "language": "python",
   "name": "conda-base-py"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
