[Cycle 1]
IF: ANDI (0x3000)
ID: NOP
EX: NOP
WB: NOP

[Cycle 2]
IF: ANDI (0x3000)
ID: ANDI R0, R0, 0
EX: NOP
WB: NOP

[Cycle 3]
IF: ANDI (0x3000)
ID: ANDI R0, R0, 0
EX: ANDI R0, R0, 0 = 0x00
WB: ANDI (attempted write to R0, ignored)

[Cycle 4]
IF: ANDI (0x3005)
ID: ANDI R0, R0, 0
EX: ANDI R0, R0, 0 = 0x00
WB: ANDI (attempted write to R0, ignored)

[Cycle 5]
IF: ANDI (0x300A)
ID: ANDI R1, R0, 5
EX: ANDI R1, R0, 5 = 0x05
WB: ANDI (R1 ← 0x05)

[Cycle 6]
IF: ADD (0x0000)
ID: ANDI R2, R0, 10
EX: ANDI R2, R0, 10 = 0x0A
WB: ANDI (R2 ← 0x0A)

[Cycle 7]
IF: SUB (0x1000)
ID: ADD R3, R1, R2
EX: ADD R3, R1, R2 = 0x0F
WB: ADD (R3 ← 0x0F)

[Cycle 8]
IF: SUB (0x1000)
ID: SUB R4, R2, R1
EX: SUB R4, R2, R1 = 0x05
WB: SUB (R4 ← 0x05)

[Cycle 9]
IF: MUL (0x2000)
ID: SUB R5, R1, R2
EX: SUB R5, R1, R2 = 0xFB
WB: SUB (R5 ← 0xFB)

[Cycle 10]
IF: ANDI (0x3000)
ID: MUL R6, R1, R2
EX: MUL R6, R1, R2 = 0x32
WB: MUL (R6 ← 0x32)

[Cycle 11]
IF: EOR (0x4000)
ID: ANDI R7, R1, 3
EX: ANDI R7, R1, 3 = 0x01
WB: ANDI (R7 ← 0x01)

[Cycle 12]
IF: SAL (0x5000)
ID: EOR R8, R1, R2
EX: EOR R8, R1, R2 = 0x0F
WB: EOR (R8 ← 0x0F)

[Cycle 13]
IF: SAR (0x6000)
ID: SAL R9, R1, 2
EX: SAL R9, R1, 2 = 0x14
WB: SAL (R9 ← 0x14)

[Cycle 14]
IF: STORE (0x8000)
ID: SAR R10, R5, 1
EX: SAR R10, R5, 1 = 0xFD
WB: SAR (R10 ← 0xFD)

[Cycle 15]
IF: STORE (0x8000)
ID: STORE R0, R1, 100
EX: STORE [R0 + 100], R1 = 0x05 (addr 0x0064)
MEM[100] ← 0x05
WB: STORE

[Cycle 16]
IF: LOAD (0x7000)
ID: STORE R0, R2, 101
EX: STORE [R0 + 101], R2 = 0x0A (addr 0x0065)
MEM[101] ← 0x0A
WB: STORE

[Cycle 17]
IF: LOAD (0x7000)
ID: LOAD R11, R0, 100
EX: LOAD R11, [R0 + 100] = 0x05 (addr 0x0064)
WB: LOAD (R11 ← 0x05)

[Cycle 18]
IF: ADD (0x0000)
ID: LOAD R12, R0, 101
EX: LOAD R12, [R0 + 101] = 0x0A (addr 0x0065)
WB: LOAD (R12 ← 0x0A)

[Cycle 19]
IF: LOAD (0x7000)
ID: ADD R0, R1, R2
EX: ADD R0, R1, R2 = 0x0F
WB: ADD (attempted write to R0, ignored)

[Cycle 20]
IF: BEQZ (0x9000)
ID: LOAD R0, R0, 100
EX: LOAD R0, [R0 + 100] = 0x05 (addr 0x0064)
WB: LOAD (attempted write to R0, ignored)

[Cycle 21]
IF: ADD (0x0000)
ID: BEQZ R0, 2
EX: BEQZ R0, 2 (R0 = 0x00)
    Branch taken: PC ← 0x0017
WB: BEQZ

[Cycle 22]
IF: ADD (0x0000)
ID: NOP
EX: NOP
WB: NOP

[Cycle 23]
IF: ANDI (0x3000)
ID: ADD R13, R1, R1
EX: ADD R13, R1, R1 = 0x0A
WB: ADD (R13 ← 0x0A)

[Cycle 24]
IF: ANDI (0x3000)
ID: ANDI R20, R0, 0
EX: ANDI R20, R0, 0 = 0x00
WB: ANDI (R20 ← 0x00)

[Cycle 25]
IF: JR (0xA000)
ID: ANDI R21, R0, 30
EX: ANDI R21, R0, 30 = 0x1E
WB: ANDI (R21 ← 0x1E)

[Cycle 26]
IF: ANDI (0x3000)
ID: JR R20, R21
EX: JR R20, R21 (PC ← 0x001E)
WB: JR

[Cycle 27]
IF: ANDI (0x3063)
ID: NOP
EX: NOP
WB: NOP

[Cycle 28]
IF: NOP (0xFFFF)
ID: ANDI R31, R0, 99
EX: ANDI R31, R0, 99 = 0x63
WB: ANDI (R31 ← 0x63)

[Cycle 29]
IF: IDLE
ID: NOP
EX: NOP
WB: NOP

[Cycle 30]
IF: IDLE
ID: IDLE
EX: NOP
WB: NOP

[Cycle 31]
IF: IDLE
ID: IDLE
EX: IDLE
WB: NOP

==== SIMULATION COMPLETE ====
Total cycles executed: 31

==== REGISTER DUMP ====
R0 : 0x00  R1 : 0x05  R2 : 0x0A  R3 : 0x0F
R4 : 0x05  R5 : 0xFB  R6 : 0x32  R7 : 0x01
R8 : 0x0F  R9 : 0x14  R10: 0xFD  R11: 0x05
R12: 0x0A  R13: 0x0A  R14: 0x00  R15: 0x00
R16: 0x00  R17: 0x00  R18: 0x00  R19: 0x00
R20: 0x00  R21: 0x1E  R22: 0x00  R23: 0x00
R24: 0x00  R25: 0x00  R26: 0x00  R27: 0x00
R28: 0x00  R29: 0x00  R30: 0x00  R31: 0x63
R32: 0x00  R33: 0x00  R34: 0x00  R35: 0x00
R36: 0x00  R37: 0x00  R38: 0x00  R39: 0x00
R40: 0x00  R41: 0x00  R42: 0x00  R43: 0x00
R44: 0x00  R45: 0x00  R46: 0x00  R47: 0x00
R48: 0x00  R49: 0x00  R50: 0x00  R51: 0x00
R52: 0x00  R53: 0x00  R54: 0x00  R55: 0x00
R56: 0x00  R57: 0x00  R58: 0x00  R59: 0x00
R60: 0x00  R61: 0x00  R62: 0x00  R63: 0x00

==== STATUS REGISTER ====
SREG: 0x10 (---Z)

==== PROGRAM COUNTER ====
PC: 0x001F

==== INSTRUCTION MEMORY DUMP ====
INSTR_MEM[0x0000]: 0x3000
INSTR_MEM[0x0001]: 0x3000
INSTR_MEM[0x0002]: 0x3000
INSTR_MEM[0x0003]: 0x3005
INSTR_MEM[0x0004]: 0x300A
INSTR_MEM[0x0005]: 0x0000
INSTR_MEM[0x0006]: 0x1000
INSTR_MEM[0x0007]: 0x1000
INSTR_MEM[0x0008]: 0x2000
INSTR_MEM[0x0009]: 0x3000
INSTR_MEM[0x000A]: 0x4000
INSTR_MEM[0x000B]: 0x5000
INSTR_MEM[0x000C]: 0x6000
INSTR_MEM[0x000D]: 0x8000
INSTR_MEM[0x000E]: 0x8000
INSTR_MEM[0x000F]: 0x7000
INSTR_MEM[0x0010]: 0x7000
INSTR_MEM[0x0011]: 0x0000
INSTR_MEM[0x0012]: 0x7000
INSTR_MEM[0x0013]: 0x9000
INSTR_MEM[0x0014]: 0x0000
INSTR_MEM[0x0015]: 0x0000
INSTR_MEM[0x0016]: 0x0000
INSTR_MEM[0x0017]: 0x3000
INSTR_MEM[0x0018]: 0x3000
INSTR_MEM[0x0019]: 0xA000
INSTR_MEM[0x001A]: 0x0000
INSTR_MEM[0x001B]: 0x0000
INSTR_MEM[0x001E]: 0x3063

==== DATA MEMORY DUMP ====
DATA_MEM[0x0064]: 0x05
DATA_MEM[0x0065]: 0x0A 