NET "reset" TIG;
NET "DLX_IFlc_pd_wint1" TIG;
NET "DLX_IDlc_pd_wint1" TIG;
NET "DLX_EXlc_pd_wint1" TIG;
NET "DLX_MEMlc_pd_wint1" TIG;
#NET "DLX_RF_delay_wint1" TIG
NET "DLX_reqin_IF" TIG;
NET "DLX_reqout_IF" TIG;
NET "DLX_reqin_ID" TIG;
NET "DLX_reqout_ID" TIG;
NET "DLX_ackout_ID" TIG;
NET "DLX_reqout_EX" TIG;
NET "DLX_reqout_MEM" TIG;
#NET "DLX_ro_masterIF" TIG
#NET "DLX_ro_masterID" TIG
#NET "DLX_ro_masterEX" TIG
#NET "DLX_ro_masterMEM" TIG
#NET "DLX_ao_masterIF" TIG
#NET "DLX_ao_masterID" TIG
#NET "DLX_ao_masterEX" TIG
#NET "DLX_ao_masterMEM" TIG
#NET "DLX_IFlc_*" TIG
#NET "DLX_IDlc_*" TIG
#NET "DLX_EXlc_*" TIG
#NET "DLX_MEMlc_*" TIG
NET "DLX_RF_delay_*" TIG;
#NET "DM_delay_*" TIG;
#TIMEGRP RAM = RAMS(*)
INST "block0" TNM = "RAM";
INST "block1" TNM = "RAM";
INST "block2" TNM = "RAM";
INST "block3" TNM = "RAM";
INST "vga0" TNM = "RAM";
INST "vga1" TNM = "RAM";
INST "vga2" TNM = "RAM";
INST "vga3" TNM = "RAM";
INST "vga4" TNM = "RAM";
TIMEGRP IF_FFS = FFS(DLX_IFinst_*);
TIMEGRP ID_FFS = FFS(DLX_IDinst_*);
TIMEGRP EX_FFS = FFS(DLX_EXinst_*);
TIMEGRP MEM_FFS = FFS(DLX_MEMinst_*);
NET "DLX_clk_IF" TNM_NET = "IF_clk_source";
NET "DLX_clk_ID" TNM_NET = "ID_clk_source";
NET "DLX_clk_EX" TNM_NET = "EX_clk_source";
NET "DLX_clk_MEM" TNM_NET = "MEM_clk_source";
NET "DLX_IFlc_master_ctrlIF_l" TNM_NET = "IF_clk_source_alt";
NET "DLX_IDlc_master_ctrlID_l" TNM_NET = "ID_clk_source_alt";
NET "DLX_EXlc_master_ctrlEX_l" TNM_NET = "EX_clk_source_alt";
NET "DLX_MEMlc_master_ctrlMEM_l" TNM_NET = "MEM_clk_source_alt";
TIMESPEC "TS_clk_IF_del" = FROM "IF_clk_source" TO "IF_FFS" 12 ns;
TIMESPEC "TS_clk_ID_del" = FROM "ID_clk_source" TO "ID_FFS" 12 ns;
TIMESPEC "TS_clk_EX_del" = FROM "EX_clk_source" TO "EX_FFS" 12 ns;
TIMESPEC "TS_clk_MEM_del" = FROM "MEM_clk_source" TO "MEM_FFS" 12 ns;
TIMESPEC "TS_clk_IF_del_alt" = FROM "IF_clk_source_alt" TO "IF_FFS" 12 ns;
TIMESPEC "TS_clk_ID_del_alt" = FROM "ID_clk_source_alt" TO "ID_FFS" 12 ns;
TIMESPEC "TS_clk_EX_del_alt" = FROM "EX_clk_source_alt" TO "EX_FFS" 12 ns;
TIMESPEC "TS_clk_MEM_del_alt" = FROM "MEM_clk_source_alt" TO "MEM_FFS" 12 ns;
TIMESPEC "TS_IF1" = FROM "RAM" TO "IF_FFS_master" 12 ns;
TIMESPEC "TS_IF2" = FROM "IF_FFS_master" TO "IF_FFS_master" 12 ns;
TIMESPEC "TS_IF3" = FROM "IF_FFS_master" TO "IF_FFS_slave" 3 ns;
#TIMESPEC "TS_IF" = FROM "RAM" TO "IF_FFS" 12 ns
#TIMESPEC "TS_IF2" = FROM "IF_FFS" TO "IF_FFS" 12 ns
TIMESPEC "TS_ID1" = FROM "IF_FFS_slave" TO "ID_FFS_master" 20 ns;
TIMESPEC "TS_ID2" = FROM "ID_FFS_master" TO "ID_FFS_master" 15 ns;
TIMESPEC "TS_ID3" = FROM "ID_FFS_master" TO "ID_FFS_slave" 3 ns;
#TIMESPEC "TS_ID" = FROM "IF_FFS" TO "ID_FFS" 22 ns
#TIMESPEC "TS_ID2" = FROM "ID_FFS" TO "ID_FFS" 22 ns
TIMESPEC "TS_EX1" = FROM "ID_FFS_slave" TO "EX_FFS_master" 20 ns;
TIMESPEC "TS_EX2" = FROM "EX_FFS_master" TO "EX_FFS_master" 15 ns;
TIMESPEC "TS_EX3" = FROM "EX_FFS_master" TO "EX_FFS_slave" 3 ns;
#TIMESPEC "TS_EX" = FROM "ID_FFS" TO "EX_FFS" 24 ns
#TIMESPEC "TS_EX2" = FROM "EX_FFS" TO "EX_FFS" 24 ns
TIMESPEC "TS_EXRAM" = FROM "EX_FFS_slave" TO "RAM" 8 ns;
#TIMESPEC "TS_EXRAM" = FROM "EX_FFS" TO "RAM" 8 ns
TIMESPEC "TS_RAMMEM" = FROM "RAM" TO "MEM_FFS_master" 8 ns;
#TIMESPEC "TS_RAMMEM" = FROM "RAM" TO "MEM_FFS" 8 ns
TIMESPEC "TS_MEM1" = FROM "EX_FFS_slave" TO "MEM_FFS_master" 8 ns;
TIMESPEC "TS_MEM2" = FROM "MEM_FFS_master" TO "MEM_FFS_master" 8 ns;
TIMESPEC "TS_MEM3" = FROM "MEM_FFS_master" TO "MEM_FFS_slave" 3 ns;
#TIMESPEC "TS_MEM" = FROM "EX_FFS" TO "MEM_FFS" 8 ns
#TIMESPEC "TS_MEM2" = FROM "MEM_FFS" TO "MEM_FFS" 8 ns
TIMESPEC "TS_WB" = FROM "MEM_FFS_slave" TO "ID_FFS_master" 22 ns;
#TIMESPEC "TS_WB" = FROM "MEM_FFS" TO "ID_FFS" 22 ns
NET "DLX_EXlc_master_ctrlEX_l" TNM_NET = "DLX_EXlc_master_ctrlEX_l";
TIMESPEC "TS_DLX_EXlc_master_ctrlEX_l" = PERIOD "DLX_EXlc_master_ctrlEX_l" 24 ns HIGH 50 %;
NET "DLX_IDlc_master_ctrlID_l" TNM_NET = "DLX_IDlc_master_ctrlID_l";
TIMESPEC "TS_DLX_IDlc_master_ctrlID_l" = PERIOD "DLX_IDlc_master_ctrlID_l" 22 ns HIGH 50 %;
NET "DLX_IFlc_master_ctrlIF_l" TNM_NET = "DLX_IFlc_master_ctrlIF_l";
TIMESPEC "TS_DLX_IFlc_master_ctrlIF_l" = PERIOD "DLX_IFlc_master_ctrlIF_l" 12 ns HIGH 50 %;
NET "DLX_MEMlc_master_ctrlMEM_l" TNM_NET = "DLX_MEMlc_master_ctrlMEM_l";
TIMESPEC "TS_DLX_MEMlc_master_ctrlMEM_l" = PERIOD "DLX_MEMlc_master_ctrlMEM_l" 12 ns HIGH 50 %;
#NET "nclk_EX" TNM_NET = "nclk_EX"
#TIMESPEC "TS_nclk_EX" = PERIOD "nclk_EX" 24 ns HIGH 50 %
NET "DLX_EXlc_slave_ctrlEX_l" TNM_NET = "DLX_EXlc_slave_ctrlEX_l";
TIMESPEC "TS_DLX_EXlc_slave_ctrlEX_l" = PERIOD "DLX_EXlc_slave_ctrlEX_l" 24 ns HIGH 50 %;
NET "DLX_IDlc_slave_ctrlID_l" TNM_NET = "DLX_IDlc_slave_ctrlID_l_slave";
TIMESPEC "TS_DLX_IDlc_slave_ctrlID_l_slave" = PERIOD "DLX_IDlc_slave_ctrlID_l_slave" 22 ns HIGH 50 %;
NET "DLX_IFlc_slave_ctrlIF_l" TNM_NET = "DLX_IFlc_slave_ctrlIF_l_slave";
TIMESPEC "TS_DLX_IFlc_slave_ctrlIF_l_slave" = PERIOD "DLX_IFlc_slave_ctrlIF_l_slave" 12 ns HIGH 50 %;
NET "DLX_MEMlc_slave_ctrlMEM_l" TNM_NET = "DLX_MEMlc_slave_ctrlMEM_l_slave";
TIMESPEC "TS_DLX_MEMlc_slave_ctrlMEM_l_slave" = PERIOD "DLX_MEMlc_slave_ctrlMEM_l_slave" 12 ns HIGH 50 %;
NET "DLX_EXlc_master_ctrlEX_l" USELOWSKEWLINES;
NET "DLX_IDlc_master_ctrlID_l" USELOWSKEWLINES;
NET "DLX_MEMlc_master_ctrlMEM_l" USELOWSKEWLINES;
NET "DLX_IFlc_master_ctrlIF_l" USELOWSKEWLINES;
#NET "clk_DM" USELOWSKEWLINES;
NET "DLX_EXlc_slave_ctrlEX_l" USELOWSKEWLINES;
NET "DLX_IDlc_slave_ctrlID_l" USELOWSKEWLINES;
NET "DLX_MEMlc_slave_ctrlMEM_l" USELOWSKEWLINES;
NET "DLX_IFlc_slave_ctrlIF_l" USELOWSKEWLINES;
NET "DLX_clk_IF" USELOWSKEWLINES;
NET "DLX_clk_MEM" USELOWSKEWLINES;
NET "DLX_clk_EX" USELOWSKEWLINES;
NET "DLX_clk_ID" USELOWSKEWLINES;
#NET "DLX_ao_masterIF" USELOWSKEWLINES;
NET "DLX_ao_masterMEM" USELOWSKEWLINES;
NET "DLX_ao_masterEX" USELOWSKEWLINES;
NET "DLX_ao_masterID" USELOWSKEWLINES;
NET "DLX_clk_IF" MAXSKEW = 4 ns;
NET "DLX_clk_ID" MAXSKEW = 4 ns;
NET "DLX_clk_EX" MAXSKEW = 4 ns;
NET "DLX_clk_MEM" MAXSKEW = 4 ns;
#NET "DLX_ao_masterIF" MAXSKEW = 4 ns;
NET "DLX_ao_masterID" MAXSKEW = 4 ns;
NET "DLX_ao_masterEX" MAXSKEW = 4 ns;
NET "DLX_ao_masterMEM" MAXSKEW = 4 ns;
INST "DLX_IFinst_NPC*" INIT = R ;
INST "clkdivider" CLKDV_DIVIDE = 2 ;
NET "clkdiv_vga" USELOWSKEWLINES;
NET "clk_vga" TNM_NET = "clk_vga";
TIMESPEC "TS_clk_vga" = PERIOD "clk_vga" 20 ns HIGH 50 %;
#NET "clkdiv"  LOC = "p86"
#NET "STOP_fetch" LOC = "p40"
#PACE: Start of Constraints generated by PACE
#PACE: Start of PACE I/O Pin Assignments
NET "blue<0>" LOC = "p17";
NET "blue<1>" LOC = "p16";
NET "blue<2>" LOC = "p20";
NET "branch_sig" LOC = "p122";
NET "CLI" LOC = "p175";
NET "clk_EX" LOC = "p154";
NET "clk_ID" LOC = "p152";
NET "clk_IF" LOC = "p151";
NET "clk_IF_del" LOC = "p150";
NET "clk_MEM" LOC = "p149";
NET "clk_vga" LOC = "p80";
NET "clkdiv_vga" LOC = "p86";
NET "DM_addr_eff<0>" LOC = "p111";
NET "DM_addr_eff<10>" LOC = "p96";
NET "DM_addr_eff<11>" LOC = "p97";
NET "DM_addr_eff<12>" LOC = "p94";
NET "DM_addr_eff<13>" LOC = "p95";
NET "DM_addr_eff<14>" LOC = "p89";
NET "DM_addr_eff<1>" LOC = "p112";
NET "DM_addr_eff<2>" LOC = "p109";
NET "DM_addr_eff<3>" LOC = "p110";
NET "DM_addr_eff<4>" LOC = "p102";
NET "DM_addr_eff<5>" LOC = "p108";
NET "DM_addr_eff<6>" LOC = "p100";
NET "DM_addr_eff<7>" LOC = "p101";
NET "DM_addr_eff<8>" LOC = "p98";
NET "DM_addr_eff<9>" LOC = "p99";
NET "DM_read" LOC = "p160";
NET "DM_write" LOC = "p114";
NET "DM_write_data<0>" LOC = "p113";
NET "FREEZE" LOC = "p176";
NET "green<0>" LOC = "p18";
NET "green<1>" LOC = "p22";
NET "green<2>" LOC = "p21";
NET "hsync" LOC = "p27";
NET "INT" LOC = "p178";
NET "IR_MSB<0>" LOC = "p82";
NET "IR_MSB<1>" LOC = "p83";
NET "IR_MSB<2>" LOC = "p75";
NET "IR_MSB<3>" LOC = "p81";
NET "IR_MSB<4>" LOC = "p73";
NET "IR_MSB<5>" LOC = "p74";
NET "IR_MSB<6>" LOC = "p70";
NET "IR_MSB<7>" LOC = "p71";
NET "mask<0>" LOC = "p93";
NET "mask<1>" LOC = "p87";
NET "mask<2>" LOC = "p88";
NET "mask<3>" LOC = "p84";
NET "NPC_eff<0>" LOC = "p148";
NET "NPC_eff<10>" LOC = "p134";
NET "NPC_eff<11>" LOC = "p133";
NET "NPC_eff<12>" LOC = "p132";
NET "NPC_eff<13>" LOC = "p129";
NET "NPC_eff<14>" LOC = "p127";
NET "NPC_eff<15>" LOC = "p126";
NET "NPC_eff<1>" LOC = "p147";
NET "NPC_eff<2>" LOC = "p146";
NET "NPC_eff<3>" LOC = "p145";
NET "NPC_eff<4>" LOC = "p141";
NET "NPC_eff<5>" LOC = "p140";
NET "NPC_eff<6>" LOC = "p139";
NET "NPC_eff<7>" LOC = "p138";
NET "NPC_eff<8>" LOC = "p136";
NET "NPC_eff<9>" LOC = "p135";
NET "PIPEEMPTY" LOC = "p179";
NET "red<0>" LOC = "p24";
NET "red<1>" LOC = "p23";
NET "reset" LOC = "p41";
NET "stall" LOC = "p125";
NET "vsync" LOC = "p29";
#PACE: Start of PACE Area Constraints
#PACE: Start of PACE Prohibit Constraints
#PACE: End of Constraints generated by PACE
# Start of Constraints extracted by Floorplanner from the Design
NET "DLX_clk_IF" TNM_NET = "TS_clk_master_IF";
NET "DLX_clk_ID" TNM_NET = "TS_clk_master_ID";
NET "DLX_clk_EX" TNM_NET = "TS_clk_master_EX";
NET "DLX_clk_MEM" TNM_NET = "TS_clk_master_MEM";
#NET "DLX_ao_masterIF" TNM_NET = "TS_clk_slave_IF";
NET "DLX_ao_masterID" TNM_NET = "TS_clk_slave_ID";
NET "DLX_ao_masterEX" TNM_NET = "TS_clk_slave_EX";
NET "DLX_ao_masterMEM" TNM_NET = "TS_clk_slave_MEM";
#TIMESPEC "TS_ignoreIF" = FROM "TS_clk_master_IF" TO "TS_clk_slave_IF" TIG
#TIMESPEC "TS_ignoreID" = FROM "TS_clk_master_ID" TO "TS_clk_slave_ID" TIG
#TIMESPEC "TS_ignoreEX" = FROM "TS_clk_master_EX" TO "TS_clk_slave_EX" TIG
#TIMESPEC "TS_ignoreMEM" = FROM "TS_clk_master_MEM" TO "TS_clk_slave_MEM" TIG



INST "DLX_IDinst_branch_address_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_16" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_17" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_18" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_19" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_20" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_21" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_22" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_23" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_24" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_25" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_26" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_27" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_28" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_29" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_30" TNM = "TS_slave_buses";
INST "DLX_IDinst_branch_address_sl_31" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_Cause_Reg_sl_31" TNM = "TS_slave_buses";
INST "DLX_IDinst_counter_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_counter_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_16" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_17" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_18" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_19" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_20" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_21" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_22" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_23" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_24" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_25" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_26" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_27" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_28" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_29" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_30" TNM = "TS_slave_buses";
INST "DLX_IDinst_current_IR_sl_31" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_16" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_17" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_18" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_19" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_20" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_21" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_22" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_23" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_24" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_25" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_26" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_27" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_28" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_29" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_30" TNM = "TS_slave_buses";
INST "DLX_IDinst_EPC_sl_31" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_Imm_sl_24" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_function_field_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_function_field_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_function_field_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_function_field_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_function_field_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_function_field_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_opcode_field_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_opcode_field_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_opcode_field_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_opcode_field_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_opcode_field_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_IR_opcode_field_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_rd_addr_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_rd_addr_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_rd_addr_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_rd_addr_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_rd_addr_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_16" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_17" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_18" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_19" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_20" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_21" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_22" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_23" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_24" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_25" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_26" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_27" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_28" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_29" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_30" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_A_sl_31" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_16" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_17" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_18" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_19" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_20" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_21" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_22" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_23" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_24" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_25" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_26" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_27" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_28" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_29" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_30" TNM = "TS_slave_buses";
INST "DLX_IDinst_reg_out_B_sl_31" TNM = "TS_slave_buses";
INST "DLX_IDinst_rt_addr_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_rt_addr_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_rt_addr_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_rt_addr_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_rt_addr_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_slot_num_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_slot_num_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_slot_num_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_0" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_1" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_2" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_3" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_4" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_5" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_6" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_7" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_8" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_9" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_10" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_11" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_12" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_13" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_14" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_15" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_16" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_17" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_18" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_19" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_20" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_21" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_22" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_23" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_24" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_25" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_26" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_27" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_28" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_29" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_30" TNM = "TS_slave_buses";
INST "DLX_IDinst_WB_data_eff_sl_31" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_0" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_1" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_2" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_3" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_4" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_5" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_6" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_7" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_8" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_9" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_10" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_11" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_12" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_13" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_14" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_15" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_16" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_17" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_18" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_19" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_20" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_21" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_22" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_23" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_24" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_25" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_26" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_27" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_28" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_29" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_30" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_curr_sl_31" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_0" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_1" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_2" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_3" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_4" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_5" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_6" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_7" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_8" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_9" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_10" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_11" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_12" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_13" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_14" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_15" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_16" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_17" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_18" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_19" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_20" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_21" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_22" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_23" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_24" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_25" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_26" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_27" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_28" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_29" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_30" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_latched_sl_31" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_0" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_1" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_2" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_3" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_4" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_5" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_6" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_7" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_8" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_9" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_10" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_11" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_12" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_13" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_14" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_15" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_16" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_17" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_18" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_19" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_20" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_21" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_22" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_23" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_24" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_25" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_26" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_27" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_28" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_29" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_30" TNM = "TS_slave_buses";
INST "DLX_IFinst_IR_previous_sl_31" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_0" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_1" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_2" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_3" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_4" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_5" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_6" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_7" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_8" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_9" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_10" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_11" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_12" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_13" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_14" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_15" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_16" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_17" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_18" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_19" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_20" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_21" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_22" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_23" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_24" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_25" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_26" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_27" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_28" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_29" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_30" TNM = "TS_slave_buses";
INST "DLX_IFinst_NPC_sl_31" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_0" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_1" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_2" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_3" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_4" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_5" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_6" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_7" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_8" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_9" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_10" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_11" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_12" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_13" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_14" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_15" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_16" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_17" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_18" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_19" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_20" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_21" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_22" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_23" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_24" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_25" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_26" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_27" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_28" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_29" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_30" TNM = "TS_slave_buses";
INST "DLX_IFinst_PC_sl_31" TNM = "TS_slave_buses";
INST "DLX_MEMinst_reg_dst_out_sl_0" TNM = "TS_slave_buses";
INST "DLX_MEMinst_reg_dst_out_sl_1" TNM = "TS_slave_buses";
INST "DLX_MEMinst_reg_dst_out_sl_2" TNM = "TS_slave_buses";
INST "DLX_MEMinst_reg_dst_out_sl_3" TNM = "TS_slave_buses";
INST "DLX_MEMinst_reg_dst_out_sl_4" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_0" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_1" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_2" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_3" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_4" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_5" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_6" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_7" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_8" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_9" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_10" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_11" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_12" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_13" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_14" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_15" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_16" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_17" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_18" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_19" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_20" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_21" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_22" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_23" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_24" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_25" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_26" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_27" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_28" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_29" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_30" TNM = "TS_slave_buses";
INST "DLX_MEMinst_RF_data_in_sl_31" TNM = "TS_slave_buses";
INST "DLX_EXinst_byte_sl" TNM = "TS_slave_signals";
INST "DLX_EXinst_mem_read_EX_sl" TNM = "TS_slave_signals";
INST "DLX_EXinst_mem_to_reg_EX_sl" TNM = "TS_slave_signals";
#INST "DLX_EXinst_mem_write_EX_sl" TNM = "TS_slave_signals";
INST "DLX_EXinst_reg_write_EX_sl" TNM = "TS_slave_signals";
INST "DLX_EXinst_word_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_branch_sig_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_CLI_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_delay_slot_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_intr_slot_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_mem_read_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_mem_to_reg_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_mem_write_sl" TNM = "TS_slave_signals";
#INST "DLX_IDinst_PIPEEMPTY_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_reg_dst_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_reg_write_sl" TNM = "TS_slave_signals";
INST "DLX_IDinst_stall_sl" TNM = "TS_slave_signals";
INST "DLX_MEMinst_noop_sl" TNM = "TS_slave_signals";
INST "DLX_MEMinst_reg_write_MEM_sl" TNM = "TS_slave_signals";
INST "DLX_IFinst_stalled_sl" TNM = "TS_slave_signals";

TIMEGRP "All_slaves" =   "TS_slave_buses" "TS_slave_signals";
TIMEGRP IF_FFS_master = IF_FFS EXCEPT All_slaves;
TIMEGRP ID_FFS_master = ID_FFS EXCEPT All_slaves;
TIMEGRP EX_FFS_master = EX_FFS EXCEPT All_slaves;
TIMEGRP MEM_FFS_master = MEM_FFS EXCEPT All_slaves;
TIMEGRP IF_FFS_slave = IF_FFS EXCEPT IF_FFS_master;
TIMEGRP ID_FFS_slave = ID_FFS EXCEPT ID_FFS_master;
TIMEGRP EX_FFS_slave = EX_FFS EXCEPT EX_FFS_master;
TIMEGRP MEM_FFS_slave = MEM_FFS EXCEPT MEM_FFS_master;
