// Seed: 4061814958
module module_0 (
    input tri id_0,
    input uwire id_1,
    output supply1 id_2,
    output wire id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    output tri0 id_12,
    input wand id_13,
    input wor id_14,
    output wor id_15,
    output tri0 id_16
    , id_19,
    output wand id_17
);
  assign id_16 = -1;
  wire id_20;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0#(.id_10(-1)),
    output wire id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8
);
  id_11 :
  assert property (@(posedge 1 or posedge id_0) 1)
  else;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_1,
      id_3,
      id_5,
      id_7,
      id_3,
      id_2,
      id_5,
      id_8,
      id_7,
      id_3,
      id_0,
      id_7,
      id_3,
      id_2,
      id_2
  );
endmodule
