"DPORT":
  EDGE_INT_ENABLE:
    _add:
      wdt_edge_int_enable:
        description: "Enable the watchdog timer edge interrupt"
        bitOffset: 0
        bitWidth: 1
      timer1_edge_int_enable:
        description: "Enable the timer1 edge interrupt"
        bitOffset: 1
        bitWidth: 1
  _add:
    IOSWAP:
      description: IO Swap register
      addressOffset: 0x28
      size: 32
      access: read-write
      resetValue: 0x00000000
      fields:
        uart:
          description: "Swap UART"
          bitOffset: 0
          bitWidth: 1
        spi:
          description: "Swap SPI"
          bitOffset: 1
          bitWidth: 1
        uart0:
          description: "Swap UART0 pins (u0rxd <-> u0cts), (u0txd <-> u0rts)"
          bitOffset: 2
          bitWidth: 1
        uart1:
          description: "Swap UART1 pins (u0rxd <-> u0cts), (u0txd <-> u0rts)"
          bitOffset: 3
          bitWidth: 1
        hspi:
          description: "Set HSPI with higher priority"
          bitOffset: 5
          bitWidth: 1
        double_hspi:
          description: "Set two SPI masters on HSPI"
          bitOffset: 6
          bitWidth: 1
        double_cspi:
          description: "Set two SPI masters on CSPI"
          bitOffset: 7
          bitWidth: 1
    MAC0:
      description: Mac address 0
      addressOffset: 0x50
      size: 32
      access: read-only
    MAC1:
      description: Mac address 1
      addressOffset: 0x54
      size: 32
      access: read-only
    CHIPID:
      description: Chip id
      addressOffset: 0x58
      size: 32
      access: read-only
    MAC2:
      description: Mac address 2
      addressOffset: 0x5c
      size: 32
      access: read-only