---
# information
project:
  title: "ALU74181"
  description: "Rebuild of the 4-bit Arithmetic Logic Unit 74181"
  picture: docs/alu74181_gds.png
  author: "Thorsten Knoll"
  license: Apache 2.0

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1', 'gpio']

# test within caravel
caravel_test:
  recipe: "all"
  directory: "caravel_test"
  id: 7
  module_name: "wrapped_alu74181"

# module test
module_test:
  recipe: "all"
  directory: "alu74181"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - alu74181/src/alu74181.v

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_alu74181.gds"
  lvs_filename: "verilog/gl/wrapped_alu74181.v"
  lef_filename: "lef/wrapped_alu74181.lef"
