Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Nov 29 20:15:35 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_13_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 DUT/SharedReg2466_instance/s6_reg_c_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/SharedReg2165_instance/Y_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.177ns (4.903%)  route 3.433ns (95.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 6.325 - 4.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.826ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.754ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.880    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.908 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=275096, routed)      2.110     3.018    DUT/SharedReg2466_instance/clk_IBUF_BUFG
    SLICE_X117Y270       FDCE                                         r  DUT/SharedReg2466_instance/s6_reg_c_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y270       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.097 r  DUT/SharedReg2466_instance/s6_reg_c_rep/Q
                         net (fo=128, routed)         3.384     6.481    DUT/SharedReg2165_instance/s6_reg_c_rep
    SLICE_X70Y432        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.579 r  DUT/SharedReg2165_instance/s6_reg_gate__13/O
                         net (fo=1, routed)           0.049     6.628    DUT/SharedReg2165_instance/s6_reg_gate__13_n_0
    SLICE_X70Y432        FDCE                                         r  DUT/SharedReg2165_instance/Y_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU19                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     4.294 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.294    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.294 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.592    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.616 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=275096, routed)      1.709     6.325    DUT/SharedReg2165_instance/clk_IBUF_BUFG
    SLICE_X70Y432        FDCE                                         r  DUT/SharedReg2165_instance/Y_reg[19]/C
                         clock pessimism              0.363     6.689    
                         clock uncertainty           -0.035     6.653    
    SLICE_X70Y432        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.678    DUT/SharedReg2165_instance/Y_reg[19]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  0.051    




