AArch64 S+poll+dmb.stal
"PodWWLL RfeLA DMB.STdRWAL WseLL"
Cycle=RfeLA DMB.STdRWAL WseLL PodWWLL
Relax=
Safe=PodWW DMB.STdRW RfeLA WseLL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=PodWWLL RfeLA DMB.STdRWAL WseLL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#2    | LDAR W0,[X1] ;
 STLR W0,[X1] | DMB ST       ;
 MOV W2,#1    | MOV W2,#1    ;
 STLR W2,[X3] | STLR W2,[X3] ;
exists
(x=2 /\ 1:X0=1)
