{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624053507589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624053507599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 17:58:27 2021 " "Processing started: Fri Jun 18 17:58:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624053507599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053507599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpuV8 -c chip_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpuV8 -c chip_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053507599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624053509667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624053509667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_sprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_sprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_sprom " "Found entity 1: altera_sprom" {  } { { "../AZPR_RTL/altera/altera_sprom.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dpram " "Found entity 1: altera_dpram" {  } { { "../AZPR_RTL/altera/altera_dpram.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_dcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_dcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcm " "Found entity 1: altera_dcm" {  } { { "../AZPR_RTL/altera/altera_dcm.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/top/test/alteratest/minitop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/test/alteratest/minitop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 minitop_tb " "Found entity 1: minitop_tb" {  } { { "../AZPR_RTL/top/test/alteratest/minitop_tb.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/test/alteratest/minitop_tb.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "../AZPR_RTL/top/rtl/clk_gen.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/clk_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/chip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/chip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip_top " "Found entity 1: chip_top" {  } { { "../AZPR_RTL/top/rtl/chip_top.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/chip.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip " "Found entity 1: chip" {  } { { "../AZPR_RTL/top/rtl/chip.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_sprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_sprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_s3e_sprom " "Found entity 1: x_s3e_sprom" {  } { { "../AZPR_RTL/top/lib/x_s3e_sprom.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_sprom.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_s3e_dpram " "Found entity 1: x_s3e_dpram" {  } { { "../AZPR_RTL/top/lib/x_s3e_dpram.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_dpram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_dcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_dcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_s3e_dcm " "Found entity 1: x_s3e_dcm" {  } { { "../AZPR_RTL/top/lib/x_s3e_dcm.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_dcm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../AZPR_RTL/io/uart/rtl/uart_tx.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../AZPR_RTL/io/uart/rtl/uart_rx.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "../AZPR_RTL/io/uart/rtl/uart_ctrl.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../AZPR_RTL/io/uart/rtl/uart.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/io/timer/rtl/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/timer/rtl/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../AZPR_RTL/io/timer/rtl/timer.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/timer/rtl/timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/io/rom/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/rom/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../AZPR_RTL/io/rom/rtl/rom.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/rtl/rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/io/gpio/rtl/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/gpio/rtl/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../AZPR_RTL/io/gpio/rtl/gpio.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/gpio/rtl/gpio.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/spm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/spm.v" { { "Info" "ISGN_ENTITY_NAME" "1 spm " "Found entity 1: spm" {  } { { "../AZPR_RTL/cpu/rtl/spm.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/spm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../AZPR_RTL/cpu/rtl/mem_stage.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_reg " "Found entity 1: mem_reg" {  } { { "../AZPR_RTL/cpu/rtl/mem_reg.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_reg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../AZPR_RTL/cpu/rtl/mem_ctrl.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../AZPR_RTL/cpu/rtl/if_stage.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_reg " "Found entity 1: if_reg" {  } { { "../AZPR_RTL/cpu/rtl/if_reg.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_reg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053518986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053518986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../AZPR_RTL/cpu/rtl/id_stage.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_reg " "Found entity 1: id_reg" {  } { { "../AZPR_RTL/cpu/rtl/id_reg.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_reg.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "../AZPR_RTL/cpu/rtl/gpr.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/gpr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../AZPR_RTL/cpu/rtl/ex_stage.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ex_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ex_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_reg " "Found entity 1: ex_reg" {  } { { "../AZPR_RTL/cpu/rtl/ex_reg.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_reg.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../AZPR_RTL/cpu/rtl/decoder.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../AZPR_RTL/cpu/rtl/ctrl.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Found entity 1: bus_if" {  } { { "../AZPR_RTL/cpu/rtl/bus_if.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/bus_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../AZPR_RTL/cpu/rtl/alu.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_slave_mux " "Found entity 1: bus_slave_mux" {  } { { "../AZPR_RTL/bus/rtl/bus_slave_mux.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_slave_mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_master_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_master_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_master_mux " "Found entity 1: bus_master_mux" {  } { { "../AZPR_RTL/bus/rtl/bus_master_mux.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_master_mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbiter " "Found entity 1: bus_arbiter" {  } { { "../AZPR_RTL/bus/rtl/bus_arbiter.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_arbiter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr_dec " "Found entity 1: bus_addr_dec" {  } { { "../AZPR_RTL/bus/rtl/bus_addr_dec.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_addr_dec.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "../AZPR_RTL/bus/rtl/bus.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053519661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053519661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip_top " "Elaborating entity \"chip_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624053521722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen\"" {  } { { "../AZPR_RTL/top/rtl/chip_top.v" "clk_gen" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053521742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcm clk_gen:clk_gen\|altera_dcm:altera_dcm_inst " "Elaborating entity \"altera_dcm\" for hierarchy \"clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\"" {  } { { "../AZPR_RTL/top/rtl/clk_gen.v" "altera_dcm_inst" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/clk_gen.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053521763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component\"" {  } { { "../AZPR_RTL/altera/altera_dcm.v" "altpll_component" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053521954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component\"" {  } { { "../AZPR_RTL/altera/altera_dcm.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053521956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 50000 " "Parameter \"clk1_phase_shift\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altera_dcm " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altera_dcm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053521956 ""}  } { { "../AZPR_RTL/altera/altera_dcm.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624053521956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_dcm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_dcm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcm_altpll " "Found entity 1: altera_dcm_altpll" {  } { { "db/altera_dcm_altpll.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altera_dcm_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053522090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053522090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcm_altpll clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component\|altera_dcm_altpll:auto_generated " "Elaborating entity \"altera_dcm_altpll\" for hierarchy \"clk_gen:clk_gen\|altera_dcm:altera_dcm_inst\|altpll:altpll_component\|altera_dcm_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip chip:chip " "Elaborating entity \"chip\" for hierarchy \"chip:chip\"" {  } { { "../AZPR_RTL/top/rtl/chip_top.v" "chip" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu chip:chip\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"chip:chip\|cpu:cpu\"" {  } { { "../AZPR_RTL/top/rtl/chip.v" "cpu" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage chip:chip\|cpu:cpu\|if_stage:if_stage " "Elaborating entity \"if_stage\" for hierarchy \"chip:chip\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "if_stage" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if chip:chip\|cpu:cpu\|if_stage:if_stage\|bus_if:bus_if " "Elaborating entity \"bus_if\" for hierarchy \"chip:chip\|cpu:cpu\|if_stage:if_stage\|bus_if:bus_if\"" {  } { { "../AZPR_RTL/cpu/rtl/if_stage.v" "bus_if" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_reg chip:chip\|cpu:cpu\|if_stage:if_stage\|if_reg:if_reg " "Elaborating entity \"if_reg\" for hierarchy \"chip:chip\|cpu:cpu\|if_stage:if_stage\|if_reg:if_reg\"" {  } { { "../AZPR_RTL/cpu/rtl/if_stage.v" "if_reg" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_stage chip:chip\|cpu:cpu\|id_stage:id_stage " "Elaborating entity \"id_stage\" for hierarchy \"chip:chip\|cpu:cpu\|id_stage:id_stage\"" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "id_stage" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder chip:chip\|cpu:cpu\|id_stage:id_stage\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"chip:chip\|cpu:cpu\|id_stage:id_stage\|decoder:decoder\"" {  } { { "../AZPR_RTL/cpu/rtl/id_stage.v" "decoder" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_reg chip:chip\|cpu:cpu\|id_stage:id_stage\|id_reg:id_reg " "Elaborating entity \"id_reg\" for hierarchy \"chip:chip\|cpu:cpu\|id_stage:id_stage\|id_reg:id_reg\"" {  } { { "../AZPR_RTL/cpu/rtl/id_stage.v" "id_reg" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage chip:chip\|cpu:cpu\|ex_stage:ex_stage " "Elaborating entity \"ex_stage\" for hierarchy \"chip:chip\|cpu:cpu\|ex_stage:ex_stage\"" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "ex_stage" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu chip:chip\|cpu:cpu\|ex_stage:ex_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"chip:chip\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\"" {  } { { "../AZPR_RTL/cpu/rtl/ex_stage.v" "alu" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_reg chip:chip\|cpu:cpu\|ex_stage:ex_stage\|ex_reg:ex_reg " "Elaborating entity \"ex_reg\" for hierarchy \"chip:chip\|cpu:cpu\|ex_stage:ex_stage\|ex_reg:ex_reg\"" {  } { { "../AZPR_RTL/cpu/rtl/ex_stage.v" "ex_reg" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage chip:chip\|cpu:cpu\|mem_stage:mem_stage " "Elaborating entity \"mem_stage\" for hierarchy \"chip:chip\|cpu:cpu\|mem_stage:mem_stage\"" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "mem_stage" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl chip:chip\|cpu:cpu\|mem_stage:mem_stage\|mem_ctrl:mem_ctrl " "Elaborating entity \"mem_ctrl\" for hierarchy \"chip:chip\|cpu:cpu\|mem_stage:mem_stage\|mem_ctrl:mem_ctrl\"" {  } { { "../AZPR_RTL/cpu/rtl/mem_stage.v" "mem_ctrl" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522758 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.v(44) " "Verilog HDL Case Statement information at mem_ctrl.v(44): all case item expressions in this case statement are onehot" {  } { { "../AZPR_RTL/cpu/rtl/mem_ctrl.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_ctrl.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624053522760 "|chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|mem_ctrl:mem_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_reg chip:chip\|cpu:cpu\|mem_stage:mem_stage\|mem_reg:mem_reg " "Elaborating entity \"mem_reg\" for hierarchy \"chip:chip\|cpu:cpu\|mem_stage:mem_stage\|mem_reg:mem_reg\"" {  } { { "../AZPR_RTL/cpu/rtl/mem_stage.v" "mem_reg" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl chip:chip\|cpu:cpu\|ctrl:ctrl " "Elaborating entity \"ctrl\" for hierarchy \"chip:chip\|cpu:cpu\|ctrl:ctrl\"" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "ctrl" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053522933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr chip:chip\|cpu:cpu\|gpr:gpr " "Elaborating entity \"gpr\" for hierarchy \"chip:chip\|cpu:cpu\|gpr:gpr\"" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "gpr" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523007 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i gpr.v(35) " "Verilog HDL Always Construct warning at gpr.v(35): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../AZPR_RTL/cpu/rtl/gpr.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/gpr.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624053523014 "|chip_top|chip:chip|cpu:cpu|gpr:gpr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spm chip:chip\|cpu:cpu\|spm:spm " "Elaborating entity \"spm\" for hierarchy \"chip:chip\|cpu:cpu\|spm:spm\"" {  } { { "../AZPR_RTL/cpu/rtl/cpu.v" "spm" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dpram chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram " "Elaborating entity \"altera_dpram\" for hierarchy \"chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\"" {  } { { "../AZPR_RTL/cpu/rtl/spm.v" "x_s3e_dpram" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/spm.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component\"" {  } { { "../AZPR_RTL/altera/altera_dpram.v" "altsyncram_component" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component\"" {  } { { "../AZPR_RTL/altera/altera_dpram.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component " "Instantiated megafunction \"chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523359 ""}  } { { "../AZPR_RTL/altera/altera_dpram.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624053523359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2e2 " "Found entity 1: altsyncram_h2e2" {  } { { "db/altsyncram_h2e2.tdf" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_h2e2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053523500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053523500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2e2 chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component\|altsyncram_h2e2:auto_generated " "Elaborating entity \"altsyncram_h2e2\" for hierarchy \"chip:chip\|cpu:cpu\|spm:spm\|altera_dpram:x_s3e_dpram\|altsyncram:altsyncram_component\|altsyncram_h2e2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom chip:chip\|rom:rom " "Elaborating entity \"rom\" for hierarchy \"chip:chip\|rom:rom\"" {  } { { "../AZPR_RTL/top/rtl/chip.v" "rom" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sprom chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom " "Elaborating entity \"altera_sprom\" for hierarchy \"chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\"" {  } { { "../AZPR_RTL/io/rom/rtl/rom.v" "x_s3e_sprom" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/rtl/rom.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component\"" {  } { { "../AZPR_RTL/altera/altera_sprom.v" "altsyncram_component" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component\"" {  } { { "../AZPR_RTL/altera/altera_sprom.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component " "Instantiated megafunction \"chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../AZPR_RTL/altera/minitop.mif " "Parameter \"init_file\" = \"../AZPR_RTL/altera/minitop.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624053523691 ""}  } { { "../AZPR_RTL/altera/altera_sprom.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624053523691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtb1 " "Found entity 1: altsyncram_dtb1" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_dtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624053523830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053523830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtb1 chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component\|altsyncram_dtb1:auto_generated " "Elaborating entity \"altsyncram_dtb1\" for hierarchy \"chip:chip\|rom:rom\|altera_sprom:x_s3e_sprom\|altsyncram:altsyncram_component\|altsyncram_dtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053523838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer chip:chip\|timer:timer " "Elaborating entity \"timer\" for hierarchy \"chip:chip\|timer:timer\"" {  } { { "../AZPR_RTL/top/rtl/chip.v" "timer" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart chip:chip\|uart:uart " "Elaborating entity \"uart\" for hierarchy \"chip:chip\|uart:uart\"" {  } { { "../AZPR_RTL/top/rtl/chip.v" "uart" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl chip:chip\|uart:uart\|uart_ctrl:uart_ctrl " "Elaborating entity \"uart_ctrl\" for hierarchy \"chip:chip\|uart:uart\|uart_ctrl:uart_ctrl\"" {  } { { "../AZPR_RTL/io/uart/rtl/uart.v" "uart_ctrl" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx chip:chip\|uart:uart\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"chip:chip\|uart:uart\|uart_tx:uart_tx\"" {  } { { "../AZPR_RTL/io/uart/rtl/uart.v" "uart_tx" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx chip:chip\|uart:uart\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"chip:chip\|uart:uart\|uart_rx:uart_rx\"" {  } { { "../AZPR_RTL/io/uart/rtl/uart.v" "uart_rx" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(30) " "Verilog HDL assignment warning at uart_rx.v(30): truncated value with size 32 to match size of target (9)" {  } { { "../AZPR_RTL/io/uart/rtl/uart_rx.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624053524257 "|chip_top|chip:chip|uart:uart|uart_rx:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(48) " "Verilog HDL assignment warning at uart_rx.v(48): truncated value with size 32 to match size of target (9)" {  } { { "../AZPR_RTL/io/uart/rtl/uart_rx.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624053524257 "|chip_top|chip:chip|uart:uart|uart_rx:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio chip:chip\|gpio:gpio " "Elaborating entity \"gpio\" for hierarchy \"chip:chip\|gpio:gpio\"" {  } { { "../AZPR_RTL/top/rtl/chip.v" "gpio" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus chip:chip\|bus:bus " "Elaborating entity \"bus\" for hierarchy \"chip:chip\|bus:bus\"" {  } { { "../AZPR_RTL/top/rtl/chip.v" "bus" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_arbiter chip:chip\|bus:bus\|bus_arbiter:bus_arbiter " "Elaborating entity \"bus_arbiter\" for hierarchy \"chip:chip\|bus:bus\|bus_arbiter:bus_arbiter\"" {  } { { "../AZPR_RTL/bus/rtl/bus.v" "bus_arbiter" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_master_mux chip:chip\|bus:bus\|bus_master_mux:bus_master_mux " "Elaborating entity \"bus_master_mux\" for hierarchy \"chip:chip\|bus:bus\|bus_master_mux:bus_master_mux\"" {  } { { "../AZPR_RTL/bus/rtl/bus.v" "bus_master_mux" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_addr_dec chip:chip\|bus:bus\|bus_addr_dec:bus_addr_dec " "Elaborating entity \"bus_addr_dec\" for hierarchy \"chip:chip\|bus:bus\|bus_addr_dec:bus_addr_dec\"" {  } { { "../AZPR_RTL/bus/rtl/bus.v" "bus_addr_dec" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_slave_mux chip:chip\|bus:bus\|bus_slave_mux:bus_slave_mux " "Elaborating entity \"bus_slave_mux\" for hierarchy \"chip:chip\|bus:bus\|bus_slave_mux:bus_slave_mux\"" {  } { { "../AZPR_RTL/bus/rtl/bus.v" "bus_slave_mux" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053524514 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../AZPR_RTL/io/uart/rtl/uart_tx.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_tx.v" 18 -1 0 } } { "../AZPR_RTL/cpu/rtl/bus_if.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/bus_if.v" 33 -1 0 } } { "../AZPR_RTL/cpu/rtl/bus_if.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/bus_if.v" 34 -1 0 } } { "../AZPR_RTL/io/timer/rtl/timer.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/timer/rtl/timer.v" 17 -1 0 } } { "../AZPR_RTL/io/uart/rtl/uart_ctrl.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_ctrl.v" 19 -1 0 } } { "../AZPR_RTL/io/rom/rtl/rom.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/rtl/rom.v" 18 -1 0 } } { "../AZPR_RTL/io/gpio/rtl/gpio.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/gpio/rtl/gpio.v" 20 -1 0 } } { "../AZPR_RTL/cpu/rtl/bus_if.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/bus_if.v" 31 -1 0 } } { "../AZPR_RTL/cpu/rtl/ctrl.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ctrl.v" 167 -1 0 } } { "../AZPR_RTL/cpu/rtl/ex_reg.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_reg.v" 37 -1 0 } } { "../AZPR_RTL/cpu/rtl/mem_reg.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_reg.v" 31 -1 0 } } { "../AZPR_RTL/cpu/rtl/id_reg.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_reg.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624053529220 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624053529220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624053530410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624053533964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624053534792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624053534792 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_in\[1\] " "No output dependent on input pin \"gpio_in\[1\]\"" {  } { { "../AZPR_RTL/top/rtl/chip_top.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624053535185 "|chip_top|gpio_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_in\[2\] " "No output dependent on input pin \"gpio_in\[2\]\"" {  } { { "../AZPR_RTL/top/rtl/chip_top.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624053535185 "|chip_top|gpio_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_in\[3\] " "No output dependent on input pin \"gpio_in\[3\]\"" {  } { { "../AZPR_RTL/top/rtl/chip_top.v" "" { Text "C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624053535185 "|chip_top|gpio_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624053535185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4891 " "Implemented 4891 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624053535185 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624053535185 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624053535185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4784 " "Implemented 4784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624053535185 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624053535185 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624053535185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624053535185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624053535220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 17:58:55 2021 " "Processing ended: Fri Jun 18 17:58:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624053535220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624053535220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624053535220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624053535220 ""}
