$date
	Wed Nov 27 22:37:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ula_tb $end
$var wire 1 ! flag $end
$var wire 8 " s [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % clk $end
$var reg 1 & clr $end
$var reg 3 ' op [2:0] $end
$var reg 1 ( pr $end
$scope module uut $end
$var wire 8 ) a [7:0] $end
$var wire 8 * b [7:0] $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 ! flag $end
$var wire 3 + op [2:0] $end
$var wire 1 ( pr $end
$var wire 8 , s_ula [7:0] $end
$var wire 8 - s [7:0] $end
$var wire 8 . en [7:0] $end
$var wire 8 / b_ula [7:0] $end
$var wire 8 0 a_ula [7:0] $end
$scope module decoder $end
$var wire 3 1 a [2:0] $end
$var wire 1 2 e $end
$var reg 8 3 d [7:0] $end
$upscope $end
$scope module u1 $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 8 4 d [7:0] $end
$var wire 1 ( pr $end
$var wire 8 5 q [7:0] $end
$scope begin genblk1[0] $end
$var parameter 2 6 i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 7 d $end
$var wire 1 ( pr $end
$var reg 1 8 q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 9 i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 : d $end
$var wire 1 ( pr $end
$var reg 1 ; q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 < i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 = d $end
$var wire 1 ( pr $end
$var reg 1 > q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 ? i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 @ d $end
$var wire 1 ( pr $end
$var reg 1 A q $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 B i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 C d $end
$var wire 1 ( pr $end
$var reg 1 D q $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 E i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 F d $end
$var wire 1 ( pr $end
$var reg 1 G q $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 H i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 I d $end
$var wire 1 ( pr $end
$var reg 1 J q $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 K i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 L d $end
$var wire 1 ( pr $end
$var reg 1 M q $end
$upscope $end
$upscope $end
$upscope $end
$scope module u10 $end
$var wire 8 N a [7:0] $end
$var wire 1 O en $end
$var wire 1 ! flag $end
$var wire 8 P s [7:0] $end
$var wire 8 Q t [7:0] $end
$var wire 8 R b [7:0] $end
$scope module u1 $end
$var wire 8 S a [7:0] $end
$var wire 1 T carry $end
$var wire 1 O en $end
$var reg 8 U b [7:0] $end
$var reg 1 V flag $end
$upscope $end
$upscope $end
$scope module u11 $end
$var wire 8 W a [7:0] $end
$var wire 1 X en $end
$var wire 1 ! flag $end
$var wire 8 Y s [7:0] $end
$var wire 8 Z t [7:0] $end
$var wire 8 [ b [7:0] $end
$scope module u1 $end
$var wire 8 \ a [7:0] $end
$var wire 1 ] carry $end
$var wire 1 X en $end
$var reg 8 ^ b [7:0] $end
$var reg 1 _ flag $end
$upscope $end
$upscope $end
$scope module u2 $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 8 ` d [7:0] $end
$var wire 1 ( pr $end
$var wire 8 a q [7:0] $end
$scope begin genblk1[0] $end
$var parameter 2 b i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 c d $end
$var wire 1 ( pr $end
$var reg 1 d q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 e i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 f d $end
$var wire 1 ( pr $end
$var reg 1 g q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 h i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 i d $end
$var wire 1 ( pr $end
$var reg 1 j q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 k i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 l d $end
$var wire 1 ( pr $end
$var reg 1 m q $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 n i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 o d $end
$var wire 1 ( pr $end
$var reg 1 p q $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 q i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 r d $end
$var wire 1 ( pr $end
$var reg 1 s q $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 t i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 u d $end
$var wire 1 ( pr $end
$var reg 1 v q $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 w i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 x d $end
$var wire 1 ( pr $end
$var reg 1 y q $end
$upscope $end
$upscope $end
$upscope $end
$scope module u3 $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 8 z d [7:0] $end
$var wire 1 ( pr $end
$var wire 8 { q [7:0] $end
$scope begin genblk1[0] $end
$var parameter 2 | i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 } d $end
$var wire 1 ( pr $end
$var reg 1 ~ q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 !" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 "" d $end
$var wire 1 ( pr $end
$var reg 1 #" q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 $" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 %" d $end
$var wire 1 ( pr $end
$var reg 1 &" q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 '" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 (" d $end
$var wire 1 ( pr $end
$var reg 1 )" q $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 *" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 +" d $end
$var wire 1 ( pr $end
$var reg 1 ," q $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 -" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 ." d $end
$var wire 1 ( pr $end
$var reg 1 /" q $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 0" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 1" d $end
$var wire 1 ( pr $end
$var reg 1 2" q $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 3" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 4" d $end
$var wire 1 ( pr $end
$var reg 1 5" q $end
$upscope $end
$upscope $end
$upscope $end
$scope module u4 $end
$var wire 8 6" a [7:0] $end
$var wire 8 7" b [7:0] $end
$var wire 1 8" en $end
$var wire 1 ! flag $end
$var wire 8 9" t [7:0] $end
$var wire 8 :" s [7:0] $end
$var wire 8 ;" c [7:0] $end
$scope module u1 $end
$var wire 1 <" a $end
$var wire 1 =" b $end
$var wire 1 >" c $end
$var wire 1 ?" s $end
$upscope $end
$scope module u2 $end
$var wire 1 @" a $end
$var wire 1 A" b $end
$var wire 1 B" cIn $end
$var wire 1 C" cOut $end
$var wire 1 D" s $end
$upscope $end
$scope module u3 $end
$var wire 1 E" a $end
$var wire 1 F" b $end
$var wire 1 G" cIn $end
$var wire 1 H" cOut $end
$var wire 1 I" s $end
$upscope $end
$scope module u4 $end
$var wire 1 J" a $end
$var wire 1 K" b $end
$var wire 1 L" cIn $end
$var wire 1 M" cOut $end
$var wire 1 N" s $end
$upscope $end
$scope module u5 $end
$var wire 1 O" a $end
$var wire 1 P" b $end
$var wire 1 Q" cIn $end
$var wire 1 R" cOut $end
$var wire 1 S" s $end
$upscope $end
$scope module u6 $end
$var wire 1 T" a $end
$var wire 1 U" b $end
$var wire 1 V" cIn $end
$var wire 1 W" cOut $end
$var wire 1 X" s $end
$upscope $end
$scope module u7 $end
$var wire 1 Y" a $end
$var wire 1 Z" b $end
$var wire 1 [" cIn $end
$var wire 1 \" cOut $end
$var wire 1 ]" s $end
$upscope $end
$scope module u8 $end
$var wire 1 ^" a $end
$var wire 1 _" b $end
$var wire 1 `" cIn $end
$var wire 1 a" cOut $end
$var wire 1 b" s $end
$upscope $end
$scope module u9 $end
$var wire 8 c" a [7:0] $end
$var wire 1 d" carry $end
$var wire 1 8" en $end
$var reg 8 e" b [7:0] $end
$var reg 1 f" flag $end
$upscope $end
$upscope $end
$scope module u5 $end
$var wire 8 g" a [7:0] $end
$var wire 8 h" b [7:0] $end
$var wire 1 i" en $end
$var wire 1 ! flag $end
$var wire 8 j" t [7:0] $end
$var wire 8 k" s [7:0] $end
$var wire 8 l" c [7:0] $end
$scope module u $end
$var wire 1 m" a $end
$var wire 1 n" b $end
$var wire 1 o" cIn $end
$var wire 1 p" cOut $end
$var wire 1 q" s $end
$upscope $end
$scope module u1 $end
$var wire 1 r" a $end
$var wire 1 s" b $end
$var wire 1 t" c $end
$var wire 1 u" s $end
$upscope $end
$scope module u2 $end
$var wire 1 v" a $end
$var wire 1 w" b $end
$var wire 1 x" cIn $end
$var wire 1 y" cOut $end
$var wire 1 z" s $end
$upscope $end
$scope module u3 $end
$var wire 1 {" a $end
$var wire 1 |" b $end
$var wire 1 }" cIn $end
$var wire 1 ~" cOut $end
$var wire 1 !# s $end
$upscope $end
$scope module u4 $end
$var wire 1 "# a $end
$var wire 1 ## b $end
$var wire 1 $# cIn $end
$var wire 1 %# cOut $end
$var wire 1 &# s $end
$upscope $end
$scope module u5 $end
$var wire 1 '# a $end
$var wire 1 (# b $end
$var wire 1 )# cIn $end
$var wire 1 *# cOut $end
$var wire 1 +# s $end
$upscope $end
$scope module u6 $end
$var wire 1 ,# a $end
$var wire 1 -# b $end
$var wire 1 .# cIn $end
$var wire 1 /# cOut $end
$var wire 1 0# s $end
$upscope $end
$scope module u7 $end
$var wire 1 1# a $end
$var wire 1 2# b $end
$var wire 1 3# cIn $end
$var wire 1 4# cOut $end
$var wire 1 5# s $end
$upscope $end
$scope module u8 $end
$var wire 8 6# a [7:0] $end
$var wire 1 7# carry $end
$var wire 1 i" en $end
$var reg 8 8# b [7:0] $end
$var reg 1 9# flag $end
$upscope $end
$upscope $end
$scope module u6 $end
$var wire 8 :# a [7:0] $end
$var wire 8 ;# b [7:0] $end
$var wire 1 <# en $end
$var wire 1 ! flag $end
$var wire 8 =# s [7:0] $end
$var wire 8 ># t [7:0] $end
$scope module u1 $end
$var wire 8 ?# a [7:0] $end
$var wire 1 @# carry $end
$var wire 1 <# en $end
$var reg 8 A# b [7:0] $end
$var reg 1 B# flag $end
$upscope $end
$upscope $end
$scope module u7 $end
$var wire 8 C# a [7:0] $end
$var wire 8 D# b [7:0] $end
$var wire 1 E# en $end
$var wire 1 ! flag $end
$var wire 8 F# s [7:0] $end
$var wire 8 G# t [7:0] $end
$scope module u1 $end
$var wire 8 H# a [7:0] $end
$var wire 1 I# carry $end
$var wire 1 E# en $end
$var reg 8 J# b [7:0] $end
$var reg 1 K# flag $end
$upscope $end
$upscope $end
$scope module u8 $end
$var wire 8 L# a [7:0] $end
$var wire 8 M# b [7:0] $end
$var wire 1 N# en $end
$var wire 1 ! flag $end
$var wire 8 O# s [7:0] $end
$var wire 8 P# t [7:0] $end
$scope module u1 $end
$var wire 8 Q# a [7:0] $end
$var wire 1 R# carry $end
$var wire 1 N# en $end
$var reg 8 S# b [7:0] $end
$var reg 1 T# flag $end
$upscope $end
$upscope $end
$scope module u9 $end
$var wire 8 U# a [7:0] $end
$var wire 8 V# b [7:0] $end
$var wire 1 W# en $end
$var wire 1 ! flag $end
$var wire 8 X# s [7:0] $end
$var wire 8 Y# t [7:0] $end
$scope module u1 $end
$var wire 8 Z# a [7:0] $end
$var wire 1 [# carry $end
$var wire 1 W# en $end
$var reg 8 \# b [7:0] $end
$var reg 1 ]# flag $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 3"
b110 0"
b101 -"
b100 *"
b11 '"
b10 $"
b1 !"
b0 |
b111 w
b110 t
b101 q
b100 n
b11 k
b10 h
b1 e
b0 b
b111 K
b110 H
b101 E
b100 B
b11 ?
b10 <
b1 9
b0 6
$end
#0
$dumpvars
z]#
bz \#
0[#
bx Z#
bx Y#
bx X#
0W#
bx V#
bx U#
zT#
bz S#
0R#
bx Q#
bx P#
bx O#
0N#
bx M#
bx L#
zK#
bz J#
0I#
b0x H#
b0x G#
bx F#
0E#
bx D#
bx C#
zB#
bz A#
0@#
b0x ?#
b0x >#
bx =#
0<#
bx ;#
bx :#
z9#
bz 8#
x7#
bx 6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
bx l"
bx k"
bx j"
0i"
bx h"
bx g"
xf"
bx e"
xd"
bx c"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
bx ;"
bx :"
bx 9"
18"
bx 7"
bx 6"
x5"
x4"
x2"
x1"
x/"
x."
x,"
x+"
x)"
x("
x&"
x%"
x#"
x""
x~
x}
bx {
bx z
xy
0x
xv
1u
xs
1r
xp
1o
xm
0l
xj
0i
xg
0f
xd
1c
bx a
b1110001 `
z_
bz ^
0]
bx \
bx [
bx Z
bx Y
0X
bx W
zV
bz U
0T
bx S
bx R
bx Q
bx P
0O
bx N
xM
0L
xJ
0I
xG
1F
xD
0C
xA
1@
x>
0=
x;
1:
x8
17
bx 5
b101011 4
b1 3
12
b0 1
bx 0
bx /
b1 .
bx -
bx ,
b0 +
b1110001 *
b101011 )
0(
b0 '
0&
0%
b1110001 $
b101011 #
bx "
x!
$end
#10
0."
0X"
0V"
1+"
0R"
1&#
0$#
05#
17#
1%"
14"
1S"
0~"
13#
1p"
0Q"
1b"
1/#
1I"
1("
0M"
1`"
0!#
1+#
10#
1q"
1G"
1\"
0}"
0)#
1.#
1o"
0""
01"
1C"
1N"
1z"
0y"
0%#
1*#
14#
0!
0f"
0L"
0]"
0d"
0x"
0}
0D"
0H"
1["
0a"
b11110000 l"
0t"
b10011100 ,
b10011100 P
b10011100 Y
b10011100 z
b10011100 9"
b10011100 j"
b10011100 =#
b10011100 F#
b10011100 O#
b10011100 X#
b10011100 e"
1B"
1W"
b10011100 :"
b10011100 c"
0?"
b1100011 ;"
1>"
b10111010 k"
b10111010 6#
0u"
b10100101 Z
b10100101 \
1<"
1r"
b1 >#
b1 ?#
b0 G#
b0 H#
1@"
1v"
0E"
0{"
1J"
1"#
0O"
0'#
1T"
1,#
0Y"
01#
0^"
0m"
1="
1s"
0A"
0w"
0F"
0|"
0K"
0##
1P"
1(#
1U"
1-#
1Z"
12#
0_"
0n"
b100001 P#
b100001 Q#
b1111011 Y#
b1111011 Z#
b1011010 Q
b1011010 S
18
1;
0>
1A
0D
1G
0J
b101011 0
b101011 5
b101011 N
b101011 W
b101011 6"
b101011 g"
b101011 :#
b101011 C#
b101011 L#
b101011 U#
0M
1d
0g
0j
0m
1p
1s
1v
b1110001 /
b1110001 R
b1110001 [
b1110001 a
b1110001 7"
b1110001 h"
b1110001 ;#
b1110001 D#
b1110001 M#
b1110001 V#
0y
1%
#20
0%
#30
15"
02"
0/"
1,"
1)"
1&"
0#"
b10011100 "
b10011100 -
b10011100 {
0~
1%
#40
0%
#50
1""
0%"
1."
19#
b10111010 8#
1!
zf"
b10111010 ,
b10111010 P
b10111010 Y
b10111010 z
b10111010 9"
b10111010 j"
b10111010 =#
b10111010 F#
b10111010 O#
b10111010 X#
bz e"
1i"
08"
b10 .
b10 3
1%
b1 '
b1 +
b1 1
#60
0%
#70
1/"
0&"
b10111010 "
b10111010 -
b10111010 {
1#"
1%
#80
0%
#90
1%
#100
1}
0""
0("
0+"
0."
04"
0B#
b1 A#
0!
z9#
b1 ,
b1 P
b1 Y
b1 z
b1 9"
b1 j"
b1 =#
b1 F#
b1 O#
b1 X#
bz 8#
1<#
0i"
b100 .
b100 3
0%
b10 '
b10 +
b10 1
#110
05"
0/"
0,"
0)"
0#"
b1 "
b1 -
b1 {
1~
1%
#120
0%
#130
1%
#140
0%
#150
0}
0K#
b0 J#
0!
zB#
b0 ,
b0 P
b0 Y
b0 z
b0 9"
b0 j"
b0 =#
b0 F#
b0 O#
b0 X#
bz A#
1E#
0<#
b1000 .
b1000 3
1%
b11 '
b11 +
b11 1
#160
0%
#170
b0 "
b0 -
b0 {
0~
1%
#180
0%
#190
1%
#200
1}
1."
0T#
b100001 S#
0!
zK#
b100001 ,
b100001 P
b100001 Y
b100001 z
b100001 9"
b100001 j"
b100001 =#
b100001 F#
b100001 O#
b100001 X#
bz J#
1N#
0E#
b10000 .
b10000 3
0%
b100 '
b100 +
b100 1
#210
1~
b100001 "
b100001 -
b100001 {
1/"
1%
#220
0%
#230
1%
#240
0%
#250
1""
1("
1+"
11"
0]#
b1111011 \#
0!
zT#
b1111011 ,
b1111011 P
b1111011 Y
b1111011 z
b1111011 9"
b1111011 j"
b1111011 =#
b1111011 F#
b1111011 O#
b1111011 X#
bz S#
1W#
0N#
b100000 .
b100000 3
1%
b101 '
b101 +
b101 1
#260
0%
#270
12"
1,"
1)"
b1111011 "
b1111011 -
b1111011 {
1#"
1%
#280
0%
#290
1%
#300
0}
0."
0V
b1011010 U
0!
z]#
b1011010 ,
b1011010 P
b1011010 Y
b1011010 z
b1011010 9"
b1011010 j"
b1011010 =#
b1011010 F#
b1011010 O#
b1011010 X#
bz \#
1O
0W#
b1000000 .
b1000000 3
0%
b110 '
b110 +
b110 1
#310
0/"
b1011010 "
b1011010 -
b1011010 {
0~
1%
#320
0%
#330
1%
#340
0%
#350
1}
0""
1%"
0("
0+"
1."
01"
14"
0_
b10100101 ^
0!
zV
b10100101 ,
b10100101 P
b10100101 Y
b10100101 z
b10100101 9"
b10100101 j"
b10100101 =#
b10100101 F#
b10100101 O#
b10100101 X#
bz U
1X
0O
b10000000 .
b10000000 3
1%
b111 '
b111 +
b111 1
#360
0%
#370
1~
0#"
1&"
0)"
0,"
1/"
02"
b10100101 "
b10100101 -
b10100101 {
15"
1%
#380
0%
#390
1%
#400
0%
