Dan Alexandrescu , Lorena Anghel , Michael Nicolaidis, New Methods for Evaluating the Impact of Single Event Transients in VDSM ICs, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.99-107, November 06-08, 2002
R. Iris Bahar , Joseph Mundy , Jie Chen, A Probabilistic-Based Design Methodology for Nanoscale Computation, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.480, November 09-13, 2003[doi>10.1109/ICCAD.2003.17]
R. Iris Bahar , Erica A. Frohm , Charles M. Gaona , Gary D. Hachtel , Enrico Macii , Abelardo Pardo , Fabio Somenzi, Algebraic decision diagrams and their applications, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.188-191, November 07-11, 1993, Santa Clara, California, USA
Brglez, F., Pownall, P., and Hum, R. 1984. Applications of testability analysis: From ATPG to critical delay path tracing. In Proceedings of the International Test Conference. 705--712.
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Chow, C. and Liu, C. 1968. Approximating discrete probability distributions with dependence trees. IEEE Trans. Inform. Theo. 14, 11, 462--467.
Clarke, E., Fujita, M., and Zhao, X. 1996. Multi-terminal binary decision diagrams and hybrid decision diagrams. In Representations of Discrete Functions, T. Sasao and M. Fujita, Eds., Kluwer Academic Publishers, 93--108.
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
Yuvraj Singh Dhillon , Abdulkadir Utku Diril , Abhijit Chatterjee, Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits, Proceedings of the conference on Design, Automation and Test in Europe, p.288-293, March 07-11, 2005[doi>10.1109/DATE.2005.274]
Sebastian Egner , Markus PÃ¼schel , Thomas Beth, Decomposing a permutation into a conjugated tensor product, Proceedings of the 1997 international symposium on Symbolic and algebraic computation, p.101-108, July 21-23, 1997, Kihei, Maui, Hawaii, USA[doi>10.1145/258726.258761]
Ercolani, S., Favalli, M., Damiani, M., Olivio, P., and Rico, B. 1989. Estimate of signal probability in combinational logic networks. In Proceedings of the European Test Conference. 132--38.
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
Jie Han , P. Jonker, A system architecture solution for unreliable nanoelectronic devices, IEEE Transactions on Nanotechnology, v.1 n.4, p.201-208, December 2002[doi>10.1109/TNANO.2002.807393]
Andrew Hinton , Marta Kwiatkowska , Gethin Norman , David Parker, PRISM: a tool for automatic verification of probabilistic systems, Proceedings of the 12th international conference on Tools and Algorithms for the Construction and Analysis of Systems, March 25-April 02, 2006, Vienna, Austria[doi>10.1007/11691372_29]
Jain, J., Bitner, J., Fussell, D. S., and Abraham, J. A. 1992. Functional partitioning for verification and related problems. In Proceedings of the Brown MIT VLSI Conference. 210--226.
Jawahar Jain , James Bitner , Magdy S. Abadir , Jacob A. Abraham , Donald S. Fussell, Indexed BDDs: Algorithmic Advances in Techniques to Represent and Verify Boolean Functions, IEEE Transactions on Computers, v.46 n.11, p.1230-1245, November 1997[doi>10.1109/12.644298]
Smita Krishnaswamy , Igor L. Markov , John P. Hayes, Logic Circuits Testing for Transient Faults, Proceedings of the 10th IEEE European Symposium on Test, p.102-107, May 22-25, 2005[doi>10.1109/ETS.2005.27]
Smita Krishnaswamy , George F. Viamontes , Igor L. Markov , John P. Hayes, Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices, Proceedings of the conference on Design, Automation and Test in Europe, p.282-287, March 07-11, 2005[doi>10.1109/DATE.2005.47]
S. Kullback, S. and Leibler, R. A. 1951. On information and sufficiency. Annals of Math. Stat. 22, 1, 79--86.
Levin, V. L. 1964. Probability analysis of combination systems and their reliability. Engin. Cybern. 6, 78--84.
Malvestuto, F. M. 1991. Approximating discrete probability distributions with decomposable models. IEEE Trans. Syst. Man, Cybern. 21, 5, 1287--1894.
Natasa Miskov-Zivanov , Diana Marculescu, MARS-C: modeling and reduction of soft errors in combinational circuits, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147104]
Mohanram, K. and Touba, N. A. 2003. Cost-effective approach for reducing soft error failure rate in logic circuits. In Proceedings of the International Test Conference. 893--901.
Mohanram, K. 2005. Simulation of transients caused by single-event upsets in combinational logic. In Proceedings of the International Test Conference.
G. Norman , D. Parker , M. Kwiatkowska , S. Shukla, Evaluating the reliability of NAND multiplexing with PRISM, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.10, p.1629-1637, November 2006[doi>10.1109/TCAD.2005.852033]
Omana, M., Papasso, G., Rossi, D., and Metra, C. 2003. A model for transient fault propagation in combinatorial logic. In Proceedings of the International Online Testing Symposium. 111--115.
K. P. Parker , E. J. McCluskey, Probabilistic Treatment of General Combinational Networks, IEEE Transactions on Computers, v.24 n.6, p.668-670, June 1975[doi>10.1109/T-C.1975.224279]
Patel, K. N., Hayes, J. P., and Markov, I. L. 2003. Evaluating circuit reliability under probabilistic gate-level fault models. In Proceedings of the International Workshop on Logic and Synthesis. 59--64.
N. Pippenger, Reliable computation by formulas in the presence of noise, IEEE Transactions on Information Theory, v.34 n.2, p.194-197, March 1988[doi>10.1109/18.2628]
Savir, J., Ditlow, G., and Bardell, P. H. 1983. Random pattern testability. In Proceedings of the IEEE Symposium on Fault Tolerant Computing. 80--89.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Rajagopalan Srinivasan , Sandeep K. Gupta , Melvin A. Breuer, An efficient partitioning strategy for pseudo-exhaustive testing, Proceedings of the 30th international Design Automation Conference, p.242-248, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164880]
George F. Viamontes , Igor L. Markov , John P. Hayes, Improving Gate-Level Simulation of Quantum Circuits, Quantum Information Processing, v.2 n.5, p.347-380, October 2003[doi>10.1023/B:QINP.0000022725.70000.4a]
George F. Viamontes , Manoj Rajagopalan , Igor L. Markov , John P. Hayes, Gate-level simulation of quantum circuits, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119829]
von Neumann, J. 1956. Probabilistic logics and synthesis of reliable organisms from unreliable components. In Automata Studies, C.E. Shannon and J. McCarthy Eds., Princeton University Press, 43--98.
Bin Zhang , Wei-Shen Wang , Michael Orshansky, FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs, Proceedings of the 7th International Symposium on Quality Electronic Design, p.755-760, March 27-29, 2006[doi>10.1109/ISQED.2006.64]
Ming Zhang , N. R. Shanbhag, A soft error rate analysis (SERA) methodology, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.111-118, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382553]
Chong Zhao , Xiaoliang Bai , Sujit Dey, A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996804]
