/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  reg [21:0] _03_;
  wire [13:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [26:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [24:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_59z;
  wire [4:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = in_data[41] | ~(celloutsig_0_9z[0]);
  assign celloutsig_0_4z = celloutsig_0_2z[4] | ~(in_data[81]);
  assign celloutsig_0_44z = celloutsig_0_25z | ~(celloutsig_0_36z);
  assign celloutsig_0_49z = celloutsig_0_21z[17] | ~(celloutsig_0_35z[0]);
  assign celloutsig_0_50z = _00_ | ~(celloutsig_0_42z[9]);
  assign celloutsig_1_2z = celloutsig_1_1z[0] | ~(celloutsig_1_1z[2]);
  assign celloutsig_1_4z = celloutsig_1_0z[2] | ~(celloutsig_1_3z[15]);
  assign celloutsig_1_6z = celloutsig_1_1z[0] | ~(celloutsig_1_5z[1]);
  assign celloutsig_1_7z = in_data[98] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_10z = celloutsig_1_7z | ~(celloutsig_1_2z);
  assign celloutsig_0_7z = in_data[60] | ~(celloutsig_0_6z[5]);
  assign celloutsig_0_11z = _01_ | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_12z = celloutsig_0_4z | ~(celloutsig_0_8z[9]);
  assign celloutsig_0_22z = celloutsig_0_2z[1] | ~(celloutsig_0_9z[1]);
  assign celloutsig_0_25z = celloutsig_0_20z[3] | ~(celloutsig_0_21z[15]);
  assign celloutsig_0_29z = celloutsig_0_12z | ~(celloutsig_0_20z[3]);
  assign celloutsig_0_30z = celloutsig_0_22z | ~(celloutsig_0_15z[2]);
  reg [7:0] _21_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _21_ <= 8'h00;
    else _21_ <= { celloutsig_0_2z[9:8], celloutsig_0_1z };
  assign { _00_, _02_[6:5], _01_, _02_[3:0] } = _21_;
  reg [9:0] _22_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 10'h000;
    else _22_ <= in_data[174:165];
  assign out_data[105:96] = _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _03_ <= 22'h000000;
    else _03_ <= { celloutsig_0_2z[5:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_1z[2:0] % { 1'h1, celloutsig_0_2z[8:7] };
  assign celloutsig_1_0z = in_data[137:135] % { 1'h1, in_data[102:101] };
  assign celloutsig_0_6z = { celloutsig_0_1z[5:3], celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[4:0] };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_3z[15:10], celloutsig_1_6z } % { 1'h1, celloutsig_1_14z[0], celloutsig_1_9z };
  assign celloutsig_0_9z = celloutsig_0_6z[3:0] % { 1'h1, celloutsig_0_2z[10:8] };
  assign celloutsig_0_10z = celloutsig_0_0z[13:5] % { 1'h1, celloutsig_0_0z[2:1], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[17:12] % { 1'h1, celloutsig_0_0z[4:0] };
  assign celloutsig_0_14z = celloutsig_0_0z[7:4] % { 1'h1, _02_[3:2], celloutsig_0_7z };
  assign celloutsig_0_19z = { celloutsig_0_6z[4:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_15z } % { 1'h1, in_data[86:69], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[22:0] % { 1'h1, in_data[66:51], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[51:38] - in_data[45:32];
  assign celloutsig_0_35z = { celloutsig_0_6z[4:3], celloutsig_0_29z } - celloutsig_0_24z[4:2];
  assign celloutsig_0_42z = { in_data[62:58], celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_36z } - celloutsig_0_27z[23:13];
  assign celloutsig_0_59z = celloutsig_0_19z[25:19] - { celloutsig_0_24z[4:3], celloutsig_0_49z, celloutsig_0_44z, celloutsig_0_50z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_60z = { celloutsig_0_14z, celloutsig_0_49z } - { celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_1_1z = celloutsig_1_0z - in_data[120:118];
  assign celloutsig_1_3z = { in_data[120:104], celloutsig_1_2z } - { in_data[128:115], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z[2], celloutsig_1_2z, celloutsig_1_4z } - celloutsig_1_0z;
  assign celloutsig_1_9z = { celloutsig_1_5z[0], celloutsig_1_8z } - celloutsig_1_3z[9:5];
  assign celloutsig_1_14z = { in_data[153:151], celloutsig_1_2z, celloutsig_1_10z } - celloutsig_1_9z;
  assign celloutsig_0_8z = { celloutsig_0_2z[16], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z } - { celloutsig_0_0z[7:3], celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_12z, _00_, _02_[6:5], _01_, _02_[3:0] } - { _02_[1], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_16z = { in_data[27:26], celloutsig_0_9z } - { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_20z = celloutsig_0_1z[4:1] - celloutsig_0_6z[5:2];
  assign celloutsig_0_21z = { celloutsig_0_0z[13], celloutsig_0_0z, celloutsig_0_20z } - { _03_[15:6], celloutsig_0_12z, _00_, _02_[6:5], _01_, _02_[3:0] };
  assign celloutsig_0_24z = { celloutsig_0_21z[18:14], celloutsig_0_7z, celloutsig_0_7z } - { celloutsig_0_1z[4], celloutsig_0_16z };
  assign celloutsig_0_27z = { _03_[13:4], celloutsig_0_10z, celloutsig_0_6z } - in_data[84:60];
  assign { _02_[7], _02_[4] } = { _00_, _01_ };
  assign { out_data[134:128], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
