****************************************
Report : timing
        -path_type short
        -delay_type max
        -max_paths 50
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 01:26:14 2024
****************************************

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.48      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.48      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_11_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_11_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.43



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_11_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_11_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_13_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_13_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_13_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_11_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_11_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_13_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_13_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_13_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_23_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_23_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_9_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_9_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_9_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_13_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_13_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_13_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_23_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_23_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_18_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_18_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_9_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_9_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_9_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_23_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_23_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_9_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_9_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_9_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_17_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_17_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_17_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_10_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.45      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_10_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.45      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_18_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_18_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_17_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_17_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_17_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_16_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_16_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_16_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_16_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_16_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_16_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_17_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_17_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_17_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.45      4.52 f
  data arrival time                                                              4.52

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.52
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.45


1
