# system info riscv_simulation on 2020.05.15.20:45:22
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1589568305
#
#
# Files generated for riscv_simulation on 2020.05.15.20:45:22
files:
filepath,kind,attributes,module,is_top
simulation/riscv_simulation.vhd,VHDL,,riscv_simulation,true
simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
simulation/submodules/riscv_simulation_onchip_memory2_0.vhd,VHDL,,riscv_simulation_onchip_memory2_0,false
simulation/submodules/riscv_simulation_pio_0.vhd,VHDL,,riscv_simulation_pio_0,false
simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
simulation/submodules/Global-p.vhd,VHDL,,Core,false
simulation/submodules/RISCV-p.vhd,VHDL,,Core,false
simulation/submodules/Core-e.vhd,VHDL,,Core,false
simulation/submodules/Core-Rtl-a.vhd,VHDL,,Core,false
simulation/submodules/riscv_simulation_mm_interconnect_0.v,VERILOG,,riscv_simulation_mm_interconnect_0,false
simulation/submodules/riscv_simulation_mm_interconnect_1.v,VERILOG,,riscv_simulation_mm_interconnect_1,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/riscv_simulation_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_router,false
simulation/submodules/riscv_simulation_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_router_001,false
simulation/submodules/riscv_simulation_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_cmd_demux,false
simulation/submodules/riscv_simulation_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_cmd_mux,false
simulation/submodules/riscv_simulation_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_rsp_demux,false
simulation/submodules/riscv_simulation_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_rsp_mux,false
simulation/submodules/riscv_simulation_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,riscv_simulation_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/riscv_simulation_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_1_router,false
simulation/submodules/riscv_simulation_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_1_router_001,false
simulation/submodules/riscv_simulation_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_1_cmd_demux,false
simulation/submodules/riscv_simulation_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_1_cmd_mux,false
simulation/submodules/riscv_simulation_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_1_rsp_mux,false
simulation/submodules/riscv_simulation_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,riscv_simulation_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
riscv_simulation.clock_source_0,altera_avalon_clock_source
riscv_simulation.onchip_memory2_0,riscv_simulation_onchip_memory2_0
riscv_simulation.pio_0,riscv_simulation_pio_0
riscv_simulation.reset_source_0,altera_avalon_reset_source
riscv_simulation.rv32ui_fsmd_0,Core
riscv_simulation.mm_interconnect_0,riscv_simulation_mm_interconnect_0
riscv_simulation.mm_interconnect_0.rv32ui_fsmd_0_data_translator,altera_merlin_master_translator
riscv_simulation.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
riscv_simulation.mm_interconnect_0.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
riscv_simulation.mm_interconnect_0.rv32ui_fsmd_0_data_agent,altera_merlin_master_agent
riscv_simulation.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
riscv_simulation.mm_interconnect_0.onchip_memory2_0_s2_agent,altera_merlin_slave_agent
riscv_simulation.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
riscv_simulation.mm_interconnect_0.onchip_memory2_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
riscv_simulation.mm_interconnect_0.router,riscv_simulation_mm_interconnect_0_router
riscv_simulation.mm_interconnect_0.router_001,riscv_simulation_mm_interconnect_0_router_001
riscv_simulation.mm_interconnect_0.router_002,riscv_simulation_mm_interconnect_0_router_001
riscv_simulation.mm_interconnect_0.cmd_demux,riscv_simulation_mm_interconnect_0_cmd_demux
riscv_simulation.mm_interconnect_0.cmd_mux,riscv_simulation_mm_interconnect_0_cmd_mux
riscv_simulation.mm_interconnect_0.cmd_mux_001,riscv_simulation_mm_interconnect_0_cmd_mux
riscv_simulation.mm_interconnect_0.rsp_demux,riscv_simulation_mm_interconnect_0_rsp_demux
riscv_simulation.mm_interconnect_0.rsp_demux_001,riscv_simulation_mm_interconnect_0_rsp_demux
riscv_simulation.mm_interconnect_0.rsp_mux,riscv_simulation_mm_interconnect_0_rsp_mux
riscv_simulation.mm_interconnect_0.avalon_st_adapter,riscv_simulation_mm_interconnect_0_avalon_st_adapter
riscv_simulation.mm_interconnect_0.avalon_st_adapter.error_adapter_0,riscv_simulation_mm_interconnect_0_avalon_st_adapter_error_adapter_0
riscv_simulation.mm_interconnect_0.avalon_st_adapter_001,riscv_simulation_mm_interconnect_0_avalon_st_adapter
riscv_simulation.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,riscv_simulation_mm_interconnect_0_avalon_st_adapter_error_adapter_0
riscv_simulation.mm_interconnect_1,riscv_simulation_mm_interconnect_1
riscv_simulation.mm_interconnect_1.rv32ui_fsmd_0_instruction_translator,altera_merlin_master_translator
riscv_simulation.mm_interconnect_1.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
riscv_simulation.mm_interconnect_1.rv32ui_fsmd_0_instruction_agent,altera_merlin_master_agent
riscv_simulation.mm_interconnect_1.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
riscv_simulation.mm_interconnect_1.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
riscv_simulation.mm_interconnect_1.router,riscv_simulation_mm_interconnect_1_router
riscv_simulation.mm_interconnect_1.router_001,riscv_simulation_mm_interconnect_1_router_001
riscv_simulation.mm_interconnect_1.cmd_demux,riscv_simulation_mm_interconnect_1_cmd_demux
riscv_simulation.mm_interconnect_1.rsp_demux,riscv_simulation_mm_interconnect_1_cmd_demux
riscv_simulation.mm_interconnect_1.cmd_mux,riscv_simulation_mm_interconnect_1_cmd_mux
riscv_simulation.mm_interconnect_1.rsp_mux,riscv_simulation_mm_interconnect_1_rsp_mux
riscv_simulation.mm_interconnect_1.avalon_st_adapter,riscv_simulation_mm_interconnect_0_avalon_st_adapter
riscv_simulation.mm_interconnect_1.avalon_st_adapter.error_adapter_0,riscv_simulation_mm_interconnect_0_avalon_st_adapter_error_adapter_0
riscv_simulation.rst_controller,altera_reset_controller
