#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec  8 17:07:00 2024
# Process ID: 2475
# Current directory: /home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/vivado.log
# Journal file: /home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/vivado.jou
# Running On        :eecs-digital-45
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :20044 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.203 ; gain = 35.840 ; free physical = 13232 ; free virtual = 18747
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2505
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.734 ; gain = 404.680 ; free physical = 12114 ; free virtual = 17666
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_coordinator.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_coordinator.sv:7]
WARNING: [Synth 8-10180] variable 'i_avail' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_coordinator.sv:24]
WARNING: [Synth 8-10180] variable 'i_oldest' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_coordinator.sv:25]
WARNING: [Synth 8-10180] variable 'i' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_coordinator.sv:50]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:12]
WARNING: [Synth 8-9661] initial value of parameter 'BRAM_DEPTH' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:13]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:14]
WARNING: [Synth 8-9661] initial value of parameter 'MMEM_MAX_DEPTH' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:15]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:12]
WARNING: [Synth 8-6901] identifier 'NUM_OSCILLATORS' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:13]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:13]
WARNING: [Synth 8-6901] identifier 'SAMPLE_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:14]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:15]
WARNING: [Synth 8-6901] identifier 'sending_data' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:24]
WARNING: [Synth 8-6901] identifier 'uart_tx_data' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:25]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:59]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:65]
WARNING: [Synth 8-6901] identifier 'uart_tx_busy' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:68]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:71]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/oscillator.sv:138]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/oscillator.sv:138]
	Parameter WW_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/oscillator.sv:138]
INFO: [Synth 8-6157] synthesizing module 'ui_handler' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/ui_handler.sv:4]
	Parameter WW_WIDTH bound to: 18 - type: integer 
	Parameter WS_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_handler' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/ui_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'midi_reader' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/uart_receive.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_reader.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'midi_reader' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_processor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/midi_processor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wave_loader' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:10]
	Parameter NUM_OSCILLATORS bound to: 4 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 26214 - type: integer 
	Parameter WW_WIDTH bound to: 18 - type: integer 
	Parameter MMEM_MAX_DEPTH bound to: 1000000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 26214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:134]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:143]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:134]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:143]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:134]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:143]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:134]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:143]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 26214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: sine.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'sine.mem' is read successfully [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:108]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:169]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:178]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:203]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:212]
INFO: [Synth 8-6155] done synthesizing module 'wave_loader' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:10]
INFO: [Synth 8-6157] synthesizing module 'i2s_clk_wiz_44100' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2s_clk_wiz_44100' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/i2s_tx.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/i2s_tx.sv:32]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_25mhz' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/25mhz_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_25mhz' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/25mhz_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bytes_screen' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:74]
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/uart_transmit.sv:2]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/uart_transmit.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/uart_transmit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'bytes_screen' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/bytes_screen.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element prev_pot_in_reg was removed.  [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/ui_handler.sv:25]
WARNING: [Synth 8-6014] Unused sequential element prev_writing_reg was removed.  [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/wave_loader.sv:61]
WARNING: [Synth 8-3848] Net playback_rates[3] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/top_level.sv:123]
WARNING: [Synth 8-3848] Net playback_rates[2] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/top_level.sv:123]
WARNING: [Synth 8-3848] Net playback_rates[1] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/top_level.sv:123]
WARNING: [Synth 8-3848] Net viz_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/hdl/top_level.sv:149]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port osc_is_on_in[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytes_screen_index_in[17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytes_screen_index_in[16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytes_screen_index_in[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.484 ; gain = 534.430 ; free physical = 11976 ; free virtual = 17531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2295.328 ; gain = 549.273 ; free physical = 11976 ; free virtual = 17531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2295.328 ; gain = 549.273 ; free physical = 11976 ; free virtual = 17531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2295.328 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17531
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.074 ; gain = 0.000 ; free physical = 11961 ; free virtual = 17530
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2425.074 ; gain = 0.000 ; free physical = 11961 ; free virtual = 17530
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11958 ; free virtual = 17528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11958 ; free virtual = 17528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11958 ; free virtual = 17528
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bytes_screen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 | 00000000000000000000000000000000
                  iSTATE |                              001 | 00000000000000000000000000000001
                 iSTATE0 |                              010 | 00000000000000000000000000000010
                 iSTATE1 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_receive'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
                   TRANS |                              010 | 00000000000000000000000000000001
                  FINISH |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000001
                  WAVWID |                              001 | 00000000000000000000000000000010
             WAVWID_SEND |                              010 | 00000000000000000000000000000011
                  OSCIDX |                              011 | 00000000000000000000000000000100
             OSCIDX_SEND |                              100 | 00000000000000000000000000000101
                  WAVDAT |                              101 | 00000000000000000000000000000110
             WAVDAT_SEND |                              110 | 00000000000000000000000000000111
        LAST_WAVDAT_SEND |                              111 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bytes_screen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11944 ; free virtual = 17516
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'genblk1[1].osc_inst' (oscillator) to 'genblk1[2].osc_inst'
INFO: [Synth 8-223] decloning instance 'genblk1[1].osc_inst' (oscillator) to 'genblk1[3].osc_inst'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 33    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---RAMs : 
	             409K Bit	(26214 X 16 bit)          RAMs := 7     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 6     
	   8 Input   48 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   8 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 46    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[0].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[1].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[1].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[2].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[2].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[3].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[3].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/main_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/visual_select_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/visual_select_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/bytes_screen_ram/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11918 ; free virtual = 17500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------------+---------------+----------------+
|Module Name | RTL Object                            | Depth x Width | Implemented As | 
+------------+---------------------------------------+---------------+----------------+
|top_level   | processor_main/cycles_between_samples | 256x15        | LUT            | 
+------------+---------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | memio/osc_gen[0].oscillator_ram/BRAM_reg | 25 K x 16(READ_FIRST)  | W |   | 25 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|top_level   | memio/main_ram/BRAM_reg                  | 25 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|top_level   | memio/bytes_screen_ram/BRAM_reg          | 25 K x 16(READ_FIRST)  | W |   | 25 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11912 ; free virtual = 17501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11917 ; free virtual = 17506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | memio/osc_gen[0].oscillator_ram/BRAM_reg | 25 K x 16(READ_FIRST)  | W |   | 25 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|top_level   | memio/main_ram/BRAM_reg                  | 25 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|top_level   | memio/bytes_screen_ram/BRAM_reg          | 25 K x 16(READ_FIRST)  | W |   | 25 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11918 ; free virtual = 17507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11933 ; free virtual = 17522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11933 ; free virtual = 17522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11933 ; free virtual = 17522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11933 ; free virtual = 17522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11933 ; free virtual = 17522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11933 ; free virtual = 17522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    53|
|3     |LUT1     |     8|
|4     |LUT2     |    89|
|5     |LUT3     |    45|
|6     |LUT4     |   139|
|7     |LUT5     |    36|
|8     |LUT6     |    96|
|9     |RAMB36E1 |    48|
|26    |FDCE     |    32|
|27    |FDPE     |     7|
|28    |FDRE     |   307|
|29    |FDSE     |     2|
|30    |IBUF     |    19|
|31    |OBUF     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.074 ; gain = 679.020 ; free physical = 11933 ; free virtual = 17522
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2425.074 ; gain = 549.273 ; free physical = 11932 ; free virtual = 17521
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.082 ; gain = 679.020 ; free physical = 11932 ; free virtual = 17521
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2425.082 ; gain = 0.000 ; free physical = 12218 ; free virtual = 17810
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.082 ; gain = 0.000 ; free physical = 12218 ; free virtual = 17811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a02724e0
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 95 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2425.082 ; gain = 1026.941 ; free physical = 12218 ; free virtual = 17811
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2140.887; main = 1856.310; forked = 434.543
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3443.699; main = 2425.078; forked = 1018.621
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2425.082 ; gain = 0.000 ; free physical = 12192 ; free virtual = 17800
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2457.090 ; gain = 32.008 ; free physical = 12184 ; free virtual = 17792

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 20e5cd08e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.090 ; gain = 0.000 ; free physical = 12184 ; free virtual = 17792

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20e5cd08e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20e5cd08e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546
Phase 1 Initialization | Checksum: 20e5cd08e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20e5cd08e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20e5cd08e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546
Phase 2 Timer Update And Timing Data Collection | Checksum: 20e5cd08e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 195682c5f

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546
Retarget | Checksum: 195682c5f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 195682c5f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546
Constant propagation | Checksum: 195682c5f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 177dc8fa1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17546
Sweep | Checksum: 177dc8fa1
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 177dc8fa1

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547
BUFG optimization | Checksum: 177dc8fa1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 177dc8fa1

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547
Shift Register Optimization | Checksum: 177dc8fa1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a7d7686f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547
Post Processing Netlist | Checksum: 1a7d7686f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2d9de21ac

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2d9de21ac

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547
Phase 9 Finalization | Checksum: 2d9de21ac

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2d9de21ac

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2683.090 ; gain = 0.000 ; free physical = 11938 ; free virtual = 17547

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 32 Total Ports: 96
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 21fe1db1b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11908 ; free virtual = 17522
Ending Power Optimization Task | Checksum: 21fe1db1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 127.137 ; free physical = 11908 ; free virtual = 17522

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 209fa2a56

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11909 ; free virtual = 17523
Ending Final Cleanup Task | Checksum: 209fa2a56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11908 ; free virtual = 17522

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11908 ; free virtual = 17522
Ending Netlist Obfuscation Task | Checksum: 209fa2a56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11908 ; free virtual = 17522
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.227 ; gain = 385.145 ; free physical = 11908 ; free virtual = 17522
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11912 ; free virtual = 17527
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ae81bf36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11912 ; free virtual = 17527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11912 ; free virtual = 17527

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c244c38a

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11908 ; free virtual = 17526

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2250265fb

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17524

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2250265fb

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17524
Phase 1 Placer Initialization | Checksum: 2250265fb

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17524

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fcda6f8f

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17524

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29ffcab10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11904 ; free virtual = 17524

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 29ffcab10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11904 ; free virtual = 17524

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1af6023df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11892 ; free virtual = 17512

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 42 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11888 ; free virtual = 17510

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22c8f23a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11888 ; free virtual = 17510
Phase 2.4 Global Placement Core | Checksum: 21f6b49c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11889 ; free virtual = 17511
Phase 2 Global Placement | Checksum: 21f6b49c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11889 ; free virtual = 17511

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 241141c29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 223231d72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ffd97979

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2967611d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 243a228dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21c3f8397

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a1e4ec51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513
Phase 3 Detail Placement | Checksum: 1a1e4ec51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27929b1ca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.289 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1609c6856

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 243e63c90

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513
Phase 4.1.1.1 BUFG Insertion | Checksum: 27929b1ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.289. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22325ed20

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513
Phase 4.1 Post Commit Optimization | Checksum: 22325ed20

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17513

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22325ed20

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11891 ; free virtual = 17514

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22325ed20

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11891 ; free virtual = 17514
Phase 4.3 Placer Reporting | Checksum: 22325ed20

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11891 ; free virtual = 17514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11891 ; free virtual = 17514

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11891 ; free virtual = 17514
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dc4ad02c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11891 ; free virtual = 17514
Ending Placer Task | Checksum: 1a192b47c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11891 ; free virtual = 17514
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c974815e ConstDB: 0 ShapeSum: 2d8cffe8 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 6d90d105 | NumContArr: ce9931d0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c17bf80f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11907 ; free virtual = 17531

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c17bf80f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c17bf80f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 320d936f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.325  | TNS=0.000  | WHS=-0.157 | THS=-9.501 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 710
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 710
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 251fd485b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 251fd485b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3738ef656

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531
Phase 4 Initial Routing | Checksum: 3738ef656

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.754  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 29208f0de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11906 ; free virtual = 17531

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.754  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 3438726e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531
Phase 5 Rip-up And Reroute | Checksum: 3438726e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 3438726e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 3438726e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531
Phase 6 Delay and Skew Optimization | Checksum: 3438726e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.761  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 33b70c8ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531
Phase 7 Post Hold Fix | Checksum: 33b70c8ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.818305 %
  Global Horizontal Routing Utilization  = 0.642244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 33b70c8ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17531

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 33b70c8ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17530

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3038201d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17530

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 3038201d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11905 ; free virtual = 17530

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.763  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2c9c770a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11904 ; free virtual = 17530
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 14.95 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: ff9f1876

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11904 ; free virtual = 17530
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ff9f1876

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11904 ; free virtual = 17530

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 11904 ; free virtual = 17530
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/93baab13aa6945a2bad5677e4604bf56/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11470400 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2892.539 ; gain = 82.312 ; free physical = 11748 ; free virtual = 17387
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 17:08:46 2024...
