# Generated by vmake version 10.5b

# Define path to each library
LIB_SV_STD = /usr/local/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../sv_std
LIB_WORK = work

# Define path to each design unit
SV_STD__std = $(LIB_SV_STD)/_lib.qdb
WORK__tb_top = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_new_sdram_controller_0_input_efifo_module = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_new_sdram_controller_0 = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_rsp_mux = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_rsp_demux = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_router_default_decode = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_router_002_default_decode = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_router_002 = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_router = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_cmd_mux = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_cmd_demux = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0_avalon_st_adapter = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys_mm_interconnect_0 = $(LIB_WORK)/_lib.qdb
WORK__sdram_qsys = $(LIB_WORK)/_lib.qdb
WORK__sdr = $(LIB_WORK)/_lib.qdb
WORK__memif_top = $(LIB_WORK)/_lib.qdb
WORK__avm_write_control = $(LIB_WORK)/_lib.qdb
WORK__avm_read_control = $(LIB_WORK)/_lib.qdb
WORK__altera_wrap_burst_converter = $(LIB_WORK)/_lib.qdb
WORK__altera_reset_synchronizer = $(LIB_WORK)/_lib.qdb
WORK__altera_reset_controller = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_slave_translator = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_slave_agent = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_master_translator = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_master_agent = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_uncompressor = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter_uncompressed_only = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter_subtractor = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter_new = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter_min = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter_burstwrap_increment = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter_adder = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter_13_1 = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_burst_adapter = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_arbitrator = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_arb_adder = $(LIB_WORK)/_lib.qdb
WORK__altera_merlin_address_alignment = $(LIB_WORK)/_lib.qdb
WORK__altera_incr_burst_converter = $(LIB_WORK)/_lib.qdb
WORK__altera_default_burst_converter = $(LIB_WORK)/_lib.qdb
WORK__altera_avalon_st_pipeline_stage = $(LIB_WORK)/_lib.qdb
WORK__altera_avalon_st_pipeline_base = $(LIB_WORK)/_lib.qdb
WORK__altera_avalon_sc_fifo = $(LIB_WORK)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_WORK)/_lib.qdb

$(LIB_WORK)/_lib.qdb : ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_avalon_sc_fifo.v \
		 ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_default_burst_converter.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_incr_burst_converter.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_address_alignment.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_arbitrator.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_master_agent.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_master_translator.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_slave_agent.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_slave_translator.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_reset_controller.v \
		 ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_reset_synchronizer.v \
		 ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_wrap_burst_converter.sv \
		$(SV_STD__std) ../../../hdl/source/memif/read/avm_read_control.v \
		 ../../../hdl/source/memif/write/avm_write_control.v \
		 ../../../hdl/source/memif/memif_top.v ./sdram_model/sdr.v \
		 ./sdram_model/sdr_parameters.vh ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/sdram_qsys.v \
		 ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0.v \
		 ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter.v \
		 ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_cmd_demux.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_cmd_mux.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_router_002.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_router.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_rsp_demux.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_rsp_mux.sv \
		$(SV_STD__std) ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_new_sdram_controller_0.v \
		 ./tb_top.v
	$(VLOG) -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_avalon_sc_fifo.v
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_default_burst_converter.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_incr_burst_converter.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_address_alignment.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_arbitrator.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_master_agent.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_master_translator.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_slave_agent.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_merlin_slave_translator.sv
	$(VLOG) -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_reset_controller.v
	$(VLOG) -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_reset_synchronizer.v
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/altera_wrap_burst_converter.sv
	$(VLOG) ../../../hdl/source/memif/read/avm_read_control.v
	$(VLOG) ../../../hdl/source/memif/write/avm_write_control.v
	$(VLOG) ../../../hdl/source/memif/memif_top.v
	$(VLOG) +define+den512Mb +define+sg75 \
		 +define+x16 ./sdram_model/sdr.v
	$(VLOG) -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/sdram_qsys.v
	$(VLOG) -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0.v
	$(VLOG) -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter.v
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_cmd_demux.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_cmd_mux.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_router_002.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_router.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_rsp_demux.sv
	$(VLOG) -sv -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_mm_interconnect_0_rsp_mux.sv
	$(VLOG) -quiet ../../../hdl/qsys/sdram_qsys/sdram_qsys/simulation/submodules/sdram_qsys_new_sdram_controller_0.v
	$(VLOG) ./tb_top.v

