set_location M_this_data_count_q_RNO[0] 16 25 4 # SB_LUT4 (LogicCell: M_this_data_count_q[0]_LC_0)
set_location M_this_data_count_q[0] 16 25 4 # SB_DFFE (LogicCell: M_this_data_count_q[0]_LC_0)
set_location M_this_data_count_q_RNO_0[10] 14 26 2 # SB_LUT4 (LogicCell: M_this_data_count_q_RNO_0[10]_LC_1)
set_location M_this_data_count_q_cry_c[10] 14 26 2 # SB_CARRY (LogicCell: M_this_data_count_q_RNO_0[10]_LC_1)
set_location M_this_data_count_q_RNO_0[13] 14 26 5 # SB_LUT4 (LogicCell: M_this_data_count_q_RNO_0[13]_LC_2)
set_location M_this_data_count_q_RNO_0[6] 14 25 6 # SB_LUT4 (LogicCell: M_this_data_count_q_RNO_0[6]_LC_3)
set_location M_this_data_count_q_cry_c[6] 14 25 6 # SB_CARRY (LogicCell: M_this_data_count_q_RNO_0[6]_LC_3)
set_location M_this_data_count_q_RNO[1] 16 25 7 # SB_LUT4 (LogicCell: M_this_data_count_q[1]_LC_4)
set_location M_this_data_count_q[1] 16 25 7 # SB_DFFE (LogicCell: M_this_data_count_q[1]_LC_4)
set_location M_this_data_count_q_RNO[10] 14 24 3 # SB_LUT4 (LogicCell: M_this_data_count_q[10]_LC_5)
set_location M_this_data_count_q[10] 14 24 3 # SB_DFFE (LogicCell: M_this_data_count_q[10]_LC_5)
set_location M_this_data_count_q_RNO[11] 15 26 2 # SB_LUT4 (LogicCell: M_this_data_count_q[11]_LC_6)
set_location M_this_data_count_q[11] 15 26 2 # SB_DFFE (LogicCell: M_this_data_count_q[11]_LC_6)
set_location M_this_data_count_q_RNO[12] 15 26 3 # SB_LUT4 (LogicCell: M_this_data_count_q[12]_LC_7)
set_location M_this_data_count_q[12] 15 26 3 # SB_DFFE (LogicCell: M_this_data_count_q[12]_LC_7)
set_location M_this_data_count_q_RNO[13] 14 23 3 # SB_LUT4 (LogicCell: M_this_data_count_q[13]_LC_8)
set_location M_this_data_count_q[13] 14 23 3 # SB_DFFE (LogicCell: M_this_data_count_q[13]_LC_8)
set_location M_this_data_count_q_RNO[2] 15 26 7 # SB_LUT4 (LogicCell: M_this_data_count_q[2]_LC_9)
set_location M_this_data_count_q[2] 15 26 7 # SB_DFFE (LogicCell: M_this_data_count_q[2]_LC_9)
set_location M_this_data_count_q_RNO[3] 15 25 5 # SB_LUT4 (LogicCell: M_this_data_count_q[3]_LC_10)
set_location M_this_data_count_q[3] 15 25 5 # SB_DFFE (LogicCell: M_this_data_count_q[3]_LC_10)
set_location M_this_data_count_q_RNO[4] 15 25 2 # SB_LUT4 (LogicCell: M_this_data_count_q[4]_LC_11)
set_location M_this_data_count_q[4] 15 25 2 # SB_DFFE (LogicCell: M_this_data_count_q[4]_LC_11)
set_location M_this_data_count_q_RNO[5] 15 25 3 # SB_LUT4 (LogicCell: M_this_data_count_q[5]_LC_12)
set_location M_this_data_count_q[5] 15 25 3 # SB_DFFE (LogicCell: M_this_data_count_q[5]_LC_12)
set_location M_this_data_count_q_RNO[6] 15 25 0 # SB_LUT4 (LogicCell: M_this_data_count_q[6]_LC_13)
set_location M_this_data_count_q[6] 15 25 0 # SB_DFFE (LogicCell: M_this_data_count_q[6]_LC_13)
set_location M_this_data_count_q_RNO[7] 15 25 4 # SB_LUT4 (LogicCell: M_this_data_count_q[7]_LC_14)
set_location M_this_data_count_q[7] 15 25 4 # SB_DFFE (LogicCell: M_this_data_count_q[7]_LC_14)
set_location M_this_data_count_q_RNO[8] 15 26 5 # SB_LUT4 (LogicCell: M_this_data_count_q[8]_LC_15)
set_location M_this_data_count_q[8] 15 26 5 # SB_DFFE (LogicCell: M_this_data_count_q[8]_LC_15)
set_location M_this_data_count_q_RNO[9] 15 27 0 # SB_LUT4 (LogicCell: M_this_data_count_q[9]_LC_16)
set_location M_this_data_count_q[9] 15 27 0 # SB_DFFE (LogicCell: M_this_data_count_q[9]_LC_16)
set_location M_this_map_address_q_RNO[0] 9 23 0 # SB_LUT4 (LogicCell: M_this_map_address_q[0]_LC_17)
set_location M_this_map_address_q[0] 9 23 0 # SB_DFFSR (LogicCell: M_this_map_address_q[0]_LC_17)
set_location un1_M_this_map_address_q_cry_0_c 9 23 0 # SB_CARRY (LogicCell: M_this_map_address_q[0]_LC_17)
set_location M_this_map_address_q_RNO[1] 9 23 1 # SB_LUT4 (LogicCell: M_this_map_address_q[1]_LC_18)
set_location M_this_map_address_q[1] 9 23 1 # SB_DFFSR (LogicCell: M_this_map_address_q[1]_LC_18)
set_location un1_M_this_map_address_q_cry_1_c 9 23 1 # SB_CARRY (LogicCell: M_this_map_address_q[1]_LC_18)
set_location M_this_map_address_q_RNO[2] 9 23 2 # SB_LUT4 (LogicCell: M_this_map_address_q[2]_LC_19)
set_location M_this_map_address_q[2] 9 23 2 # SB_DFFSR (LogicCell: M_this_map_address_q[2]_LC_19)
set_location un1_M_this_map_address_q_cry_2_c 9 23 2 # SB_CARRY (LogicCell: M_this_map_address_q[2]_LC_19)
set_location M_this_map_address_q_RNO[3] 9 23 3 # SB_LUT4 (LogicCell: M_this_map_address_q[3]_LC_20)
set_location M_this_map_address_q[3] 9 23 3 # SB_DFFSR (LogicCell: M_this_map_address_q[3]_LC_20)
set_location un1_M_this_map_address_q_cry_3_c 9 23 3 # SB_CARRY (LogicCell: M_this_map_address_q[3]_LC_20)
set_location M_this_map_address_q_RNO[4] 9 23 4 # SB_LUT4 (LogicCell: M_this_map_address_q[4]_LC_21)
set_location M_this_map_address_q[4] 9 23 4 # SB_DFFSR (LogicCell: M_this_map_address_q[4]_LC_21)
set_location un1_M_this_map_address_q_cry_4_c 9 23 4 # SB_CARRY (LogicCell: M_this_map_address_q[4]_LC_21)
set_location M_this_map_address_q_RNO[5] 9 23 5 # SB_LUT4 (LogicCell: M_this_map_address_q[5]_LC_22)
set_location M_this_map_address_q[5] 9 23 5 # SB_DFFSR (LogicCell: M_this_map_address_q[5]_LC_22)
set_location un1_M_this_map_address_q_cry_5_c 9 23 5 # SB_CARRY (LogicCell: M_this_map_address_q[5]_LC_22)
set_location M_this_map_address_q_RNO[6] 9 23 6 # SB_LUT4 (LogicCell: M_this_map_address_q[6]_LC_23)
set_location M_this_map_address_q[6] 9 23 6 # SB_DFFSR (LogicCell: M_this_map_address_q[6]_LC_23)
set_location un1_M_this_map_address_q_cry_6_c 9 23 6 # SB_CARRY (LogicCell: M_this_map_address_q[6]_LC_23)
set_location M_this_map_address_q_RNO[7] 9 23 7 # SB_LUT4 (LogicCell: M_this_map_address_q[7]_LC_24)
set_location M_this_map_address_q[7] 9 23 7 # SB_DFFSR (LogicCell: M_this_map_address_q[7]_LC_24)
set_location un1_M_this_map_address_q_cry_7_c 9 23 7 # SB_CARRY (LogicCell: M_this_map_address_q[7]_LC_24)
set_location M_this_map_address_q_RNO[8] 9 24 0 # SB_LUT4 (LogicCell: M_this_map_address_q[8]_LC_25)
set_location M_this_map_address_q[8] 9 24 0 # SB_DFFSR (LogicCell: M_this_map_address_q[8]_LC_25)
set_location un1_M_this_map_address_q_cry_8_c 9 24 0 # SB_CARRY (LogicCell: M_this_map_address_q[8]_LC_25)
set_location M_this_map_address_q_RNO[9] 9 24 1 # SB_LUT4 (LogicCell: M_this_map_address_q[9]_LC_26)
set_location M_this_map_address_q[9] 9 24 1 # SB_DFFSR (LogicCell: M_this_map_address_q[9]_LC_26)
set_location M_this_oam_address_q_RNI13IA1_0[1] 21 21 0 # SB_LUT4 (LogicCell: M_this_oam_address_q_RNI13IA1_0[1]_LC_27)
set_location M_this_oam_address_q_RNI13IA1[1] 24 21 4 # SB_LUT4 (LogicCell: M_this_oam_address_q_RNI13IA1[1]_LC_28)
set_location M_this_oam_address_q_RNI13IA1_1[1] 19 21 6 # SB_LUT4 (LogicCell: M_this_oam_address_q_RNI13IA1_1[1]_LC_29)
set_location M_this_oam_address_q_RNO[0] 23 18 5 # SB_LUT4 (LogicCell: M_this_oam_address_q[0]_LC_30)
set_location M_this_oam_address_q[0] 23 18 5 # SB_DFF (LogicCell: M_this_oam_address_q[0]_LC_30)
set_location M_this_oam_address_q_RNO_0[4] 22 18 4 # SB_LUT4 (LogicCell: M_this_oam_address_q_RNO_0[4]_LC_31)
set_location M_this_oam_address_q_RNO_0[5] 23 20 6 # SB_LUT4 (LogicCell: M_this_oam_address_q_RNO_0[5]_LC_32)
set_location M_this_oam_address_q_RNO[1] 20 18 4 # SB_LUT4 (LogicCell: M_this_oam_address_q[1]_LC_33)
set_location M_this_oam_address_q[1] 20 18 4 # SB_DFF (LogicCell: M_this_oam_address_q[1]_LC_33)
set_location M_this_oam_address_q_RNO[2] 22 20 6 # SB_LUT4 (LogicCell: M_this_oam_address_q[2]_LC_34)
set_location M_this_oam_address_q[2] 22 20 6 # SB_DFF (LogicCell: M_this_oam_address_q[2]_LC_34)
set_location M_this_oam_address_q_RNO[3] 23 20 5 # SB_LUT4 (LogicCell: M_this_oam_address_q[3]_LC_35)
set_location M_this_oam_address_q[3] 23 20 5 # SB_DFF (LogicCell: M_this_oam_address_q[3]_LC_35)
set_location M_this_oam_address_q_RNO[4] 22 18 5 # SB_LUT4 (LogicCell: M_this_oam_address_q[4]_LC_36)
set_location M_this_oam_address_q[4] 22 18 5 # SB_DFF (LogicCell: M_this_oam_address_q[4]_LC_36)
set_location M_this_oam_address_q_RNO[5] 23 20 4 # SB_LUT4 (LogicCell: M_this_oam_address_q[5]_LC_37)
set_location M_this_oam_address_q[5] 23 20 4 # SB_DFF (LogicCell: M_this_oam_address_q[5]_LC_37)
set_location M_this_sprites_address_q_RNIQ61C7[0] 19 22 0 # SB_LUT4 (LogicCell: M_this_sprites_address_q_RNIQ61C7[0]_LC_38)
set_location un1_M_this_sprites_address_q_cry_0_c 19 22 0 # SB_CARRY (LogicCell: M_this_sprites_address_q_RNIQ61C7[0]_LC_38)
set_location M_this_state_q_RNI0F523_0[6] 14 20 2 # SB_LUT4 (LogicCell: M_this_state_q_RNI0F523_0[6]_LC_39)
set_location M_this_state_q_RNI0F523[6] 15 21 3 # SB_LUT4 (LogicCell: M_this_state_q_RNI0F523[6]_LC_40)
set_location M_this_state_q_RNIDU2V1[6] 15 21 2 # SB_LUT4 (LogicCell: M_this_state_q_RNIDU2V1[6]_LC_41)
set_location M_this_state_q_RNIG01L[12] 15 22 6 # SB_LUT4 (LogicCell: M_this_state_q_RNIG01L[12]_LC_42)
set_location M_this_state_q_RNILT531[12] 22 21 4 # SB_LUT4 (LogicCell: M_this_state_q_RNILT531[12]_LC_43)
set_location M_this_state_q_RNIOE1S[11] 15 22 0 # SB_LUT4 (LogicCell: M_this_state_q_RNIOE1S[11]_LC_44)
set_location M_this_state_q_RNO[0] 17 22 3 # SB_LUT4 (LogicCell: M_this_state_q[0]_LC_45)
set_location M_this_state_q[0] 17 22 3 # SB_DFFSS (LogicCell: M_this_state_q[0]_LC_45)
set_location M_this_state_q_RNO_0[0] 17 22 2 # SB_LUT4 (LogicCell: M_this_state_q_RNO_0[0]_LC_46)
set_location M_this_state_q_RNO_0[2] 16 24 0 # SB_LUT4 (LogicCell: M_this_state_q_RNO_0[2]_LC_47)
set_location M_this_state_q_RNO[10] 16 22 4 # SB_LUT4 (LogicCell: M_this_state_q[10]_LC_48)
set_location M_this_state_q[10] 16 22 4 # SB_DFFSR (LogicCell: M_this_state_q[10]_LC_48)
set_location M_this_state_q_RNO[12] 16 23 7 # SB_LUT4 (LogicCell: M_this_state_q[12]_LC_49)
set_location M_this_state_q[12] 16 23 7 # SB_DFFSR (LogicCell: M_this_state_q[12]_LC_49)
set_location M_this_state_q_RNO_1[0] 17 22 1 # SB_LUT4 (LogicCell: M_this_state_q_RNO_1[0]_LC_50)
set_location M_this_state_q_RNO[2] 16 23 0 # SB_LUT4 (LogicCell: M_this_state_q[2]_LC_51)
set_location M_this_state_q[2] 16 23 0 # SB_DFFSR (LogicCell: M_this_state_q[2]_LC_51)
set_location M_this_state_q_RNO[3] 17 22 4 # SB_LUT4 (LogicCell: M_this_state_q[3]_LC_52)
set_location M_this_state_q[3] 17 22 4 # SB_DFFSR (LogicCell: M_this_state_q[3]_LC_52)
set_location M_this_state_q_RNO[7] 18 23 2 # SB_LUT4 (LogicCell: M_this_state_q[7]_LC_53)
set_location M_this_state_q[7] 18 23 2 # SB_DFFSR (LogicCell: M_this_state_q[7]_LC_53)
set_location M_this_state_q_RNO[8] 16 22 0 # SB_LUT4 (LogicCell: M_this_state_q[8]_LC_54)
set_location M_this_state_q[8] 16 22 0 # SB_DFFSR (LogicCell: M_this_state_q[8]_LC_54)
set_location M_this_substate_q_RNO 16 23 1 # SB_LUT4 (LogicCell: M_this_substate_q_LC_55)
set_location M_this_substate_q 16 23 1 # SB_DFFSR (LogicCell: M_this_substate_q_LC_55)
set_location M_this_substate_q_RNO_0 20 23 3 # SB_LUT4 (LogicCell: M_this_substate_q_RNO_0_LC_56)
set_location M_this_substate_q_RNO_1 19 21 5 # SB_LUT4 (LogicCell: M_this_substate_q_RNO_1_LC_57)
set_location M_this_substate_q_RNO_2 22 23 3 # SB_LUT4 (LogicCell: M_this_substate_q_RNO_2_LC_58)
set_location M_this_substate_q_RNO_3 20 25 1 # SB_LUT4 (LogicCell: M_this_substate_q_RNO_3_LC_59)
set_location port_data_ibuf_RNIC68K4[5] 20 23 6 # SB_LUT4 (LogicCell: port_data_ibuf_RNIC68K4[5]_LC_60)
set_location this_oam_ram.mem_mem_0_0_RNISG75 21 17 2 # SB_LUT4 (LogicCell: this_oam_ram.mem_mem_0_0_RNISG75_LC_61)
set_location this_oam_ram.mem_mem_0_0_RNISG75_0 21 17 1 # SB_LUT4 (LogicCell: this_oam_ram.mem_mem_0_0_RNISG75_0_LC_62)
set_location this_oam_ram.mem_mem_0_1_RNITG75 24 16 4 # SB_LUT4 (LogicCell: this_oam_ram.mem_mem_0_1_RNITG75_LC_63)
set_location this_oam_ram.mem_mem_0_1_RNITG75_0 24 19 7 # SB_LUT4 (LogicCell: this_oam_ram.mem_mem_0_1_RNITG75_0_LC_64)
set_location this_pixel_clk.M_counter_q_RNO[0] 15 18 3 # SB_LUT4 (LogicCell: this_pixel_clk.M_counter_q[0]_LC_65)
set_location this_pixel_clk.M_counter_q[0] 15 18 3 # SB_DFFSR (LogicCell: this_pixel_clk.M_counter_q[0]_LC_65)
set_location this_pixel_clk.M_counter_q_RNO[1] 14 18 5 # SB_LUT4 (LogicCell: this_pixel_clk.M_counter_q[1]_LC_66)
set_location this_pixel_clk.M_counter_q[1] 14 18 5 # SB_DFF (LogicCell: this_pixel_clk.M_counter_q[1]_LC_66)
set_location this_ppu.M_count_q_RNIDE0G[2] 16 20 6 # SB_LUT4 (LogicCell: this_ppu.M_count_q_RNIDE0G[2]_LC_67)
set_location this_ppu.M_count_q_RNIKM001[1] 16 18 1 # SB_LUT4 (LogicCell: this_ppu.M_count_q_RNIKM001[1]_LC_68)
set_location this_ppu.M_count_q_RNIL508[7] 17 18 2 # SB_LUT4 (LogicCell: this_ppu.M_count_q_RNIL508[7]_LC_69)
set_location this_ppu.M_count_q_RNO[0] 17 18 7 # SB_LUT4 (LogicCell: this_ppu.M_count_q[0]_LC_70)
set_location this_ppu.M_count_q[0] 17 18 7 # SB_DFF (LogicCell: this_ppu.M_count_q[0]_LC_70)
set_location this_ppu.M_count_q_RNO_0[7] 16 19 7 # SB_LUT4 (LogicCell: this_ppu.M_count_q_RNO_0[7]_LC_71)
set_location this_ppu.M_count_q_RNO[1] 17 19 2 # SB_LUT4 (LogicCell: this_ppu.M_count_q[1]_LC_72)
set_location this_ppu.M_count_q[1] 17 19 2 # SB_DFF (LogicCell: this_ppu.M_count_q[1]_LC_72)
set_location this_ppu.M_count_q_RNO[2] 16 20 5 # SB_LUT4 (LogicCell: this_ppu.M_count_q[2]_LC_73)
set_location this_ppu.M_count_q[2] 16 20 5 # SB_DFF (LogicCell: this_ppu.M_count_q[2]_LC_73)
set_location this_ppu.M_count_q_RNO[3] 17 20 7 # SB_LUT4 (LogicCell: this_ppu.M_count_q[3]_LC_74)
set_location this_ppu.M_count_q[3] 17 20 7 # SB_DFF (LogicCell: this_ppu.M_count_q[3]_LC_74)
set_location this_ppu.M_count_q_RNO[4] 16 20 4 # SB_LUT4 (LogicCell: this_ppu.M_count_q[4]_LC_75)
set_location this_ppu.M_count_q[4] 16 20 4 # SB_DFF (LogicCell: this_ppu.M_count_q[4]_LC_75)
set_location this_ppu.M_count_q_RNO[5] 16 20 0 # SB_LUT4 (LogicCell: this_ppu.M_count_q[5]_LC_76)
set_location this_ppu.M_count_q[5] 16 20 0 # SB_DFF (LogicCell: this_ppu.M_count_q[5]_LC_76)
set_location this_ppu.M_count_q_RNO[6] 16 20 2 # SB_LUT4 (LogicCell: this_ppu.M_count_q[6]_LC_77)
set_location this_ppu.M_count_q[6] 16 20 2 # SB_DFF (LogicCell: this_ppu.M_count_q[6]_LC_77)
set_location this_ppu.M_count_q_RNO[7] 16 18 2 # SB_LUT4 (LogicCell: this_ppu.M_count_q[7]_LC_78)
set_location this_ppu.M_count_q[7] 16 18 2 # SB_DFFSR (LogicCell: this_ppu.M_count_q[7]_LC_78)
set_location this_ppu.M_haddress_q_RNI4S061[1] 21 17 6 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q_RNI4S061[1]_LC_79)
set_location this_ppu.M_haddress_q_RNI70261[2] 20 17 0 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q_RNI70261[2]_LC_80)
set_location this_ppu.M_haddress_q_RNI81A2G[4] 19 17 4 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q_RNI81A2G[4]_LC_81)
set_location this_ppu.M_haddress_q_RNI88B5[0] 20 17 4 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q_RNI88B5[0]_LC_82)
set_location this_ppu.M_haddress_q_RNIRHU1G[1] 19 17 3 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q_RNIRHU1G[1]_LC_83)
set_location this_ppu.M_haddress_q_RNIVK7O[0] 20 17 5 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q_RNIVK7O[0]_LC_84)
set_location this_ppu.M_haddress_q_RNO[0] 20 17 3 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[0]_LC_85)
set_location this_ppu.M_haddress_q[0] 20 17 3 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[0]_LC_85)
set_location this_ppu.M_haddress_q_RNO[1] 20 17 2 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[1]_LC_86)
set_location this_ppu.M_haddress_q[1] 20 17 2 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[1]_LC_86)
set_location this_ppu.M_haddress_q_RNO[2] 20 17 1 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[2]_LC_87)
set_location this_ppu.M_haddress_q[2] 20 17 1 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[2]_LC_87)
set_location this_ppu.M_haddress_q_RNO[3] 20 17 6 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[3]_LC_88)
set_location this_ppu.M_haddress_q[3] 20 17 6 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[3]_LC_88)
set_location this_ppu.M_haddress_q_RNO[4] 20 17 7 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[4]_LC_89)
set_location this_ppu.M_haddress_q[4] 20 17 7 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[4]_LC_89)
set_location this_ppu.M_haddress_q_RNO[5] 18 18 1 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[5]_LC_90)
set_location this_ppu.M_haddress_q[5] 18 18 1 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[5]_LC_90)
set_location this_ppu.M_haddress_q_RNO[6] 18 18 2 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[6]_LC_91)
set_location this_ppu.M_haddress_q[6] 18 18 2 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[6]_LC_91)
set_location this_ppu.M_haddress_q_RNO[7] 18 18 0 # SB_LUT4 (LogicCell: this_ppu.M_haddress_q[7]_LC_92)
set_location this_ppu.M_haddress_q[7] 18 18 0 # SB_DFFSR (LogicCell: this_ppu.M_haddress_q[7]_LC_92)
set_location this_ppu.M_oam_idx_q_RNI3VF[4] 20 19 5 # SB_LUT4 (LogicCell: this_ppu.M_oam_idx_q_RNI3VF[4]_LC_93)
set_location this_ppu.M_oam_idx_q_RNIHI6C2[2] 20 19 4 # SB_LUT4 (LogicCell: this_ppu.M_oam_idx_q_RNIHI6C2[2]_LC_94)
set_location this_ppu.M_oam_idx_q_RNO[0] 20 19 0 # SB_LUT4 (LogicCell: this_ppu.M_oam_idx_q[0]_LC_95)
set_location this_ppu.M_oam_idx_q[0] 20 19 0 # SB_DFF (LogicCell: this_ppu.M_oam_idx_q[0]_LC_95)
set_location this_ppu.M_oam_idx_q_RNO[1] 20 19 7 # SB_LUT4 (LogicCell: this_ppu.M_oam_idx_q[1]_LC_96)
set_location this_ppu.M_oam_idx_q[1] 20 19 7 # SB_DFF (LogicCell: this_ppu.M_oam_idx_q[1]_LC_96)
set_location this_ppu.M_oam_idx_q_RNO[2] 20 18 3 # SB_LUT4 (LogicCell: this_ppu.M_oam_idx_q[2]_LC_97)
set_location this_ppu.M_oam_idx_q[2] 20 18 3 # SB_DFF (LogicCell: this_ppu.M_oam_idx_q[2]_LC_97)
set_location this_ppu.M_oam_idx_q_RNO[3] 20 18 6 # SB_LUT4 (LogicCell: this_ppu.M_oam_idx_q[3]_LC_98)
set_location this_ppu.M_oam_idx_q[3] 20 18 6 # SB_DFF (LogicCell: this_ppu.M_oam_idx_q[3]_LC_98)
set_location this_ppu.M_oam_idx_q_RNO[4] 20 18 2 # SB_LUT4 (LogicCell: this_ppu.M_oam_idx_q[4]_LC_99)
set_location this_ppu.M_oam_idx_q[4] 20 18 2 # SB_DFF (LogicCell: this_ppu.M_oam_idx_q[4]_LC_99)
set_location this_ppu.M_state_q_RNI01PG1_0[1] 17 19 3 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI01PG1_0[1]_LC_100)
set_location this_ppu.M_state_q_RNI01PG1[1] 20 18 5 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI01PG1[1]_LC_101)
set_location this_ppu.M_state_q_RNI22N1G[5] 19 16 2 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI22N1G[5]_LC_102)
set_location this_ppu.M_state_q_RNI42KTA[0] 20 16 2 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI42KTA[0]_LC_103)
set_location this_ppu.M_state_q_RNI43UU_0[6] 14 17 4 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI43UU_0[6]_LC_104)
set_location this_ppu.M_state_q_RNI43UU_1[6] 16 15 4 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI43UU_1[6]_LC_105)
set_location this_ppu.M_state_q_RNI43UU_2[6] 13 15 6 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI43UU_2[6]_LC_106)
set_location this_ppu.M_state_q_RNI43UU[6] 13 13 6 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI43UU[6]_LC_107)
set_location this_ppu.M_state_q_RNI4GQN4[0] 17 18 6 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI4GQN4[0]_LC_108)
set_location this_ppu.M_state_q_RNI4HJ86[0] 17 20 5 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI4HJ86[0]_LC_109)
set_location this_ppu.M_state_q_RNI4L615[0] 17 20 6 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI4L615[0]_LC_110)
set_location this_ppu.M_state_q_RNI53UU_0[6] 18 17 4 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg[13]_LC_111)
set_location this_sprites_ram.mem_radreg[13] 18 17 4 # SB_DFF (LogicCell: this_sprites_ram.mem_radreg[13]_LC_111)
set_location this_ppu.M_state_q_RNI53UU_1[6] 23 16 6 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg[12]_LC_112)
set_location this_sprites_ram.mem_radreg[12] 23 16 6 # SB_DFF (LogicCell: this_sprites_ram.mem_radreg[12]_LC_112)
set_location this_ppu.M_state_q_RNI53UU_2[6] 19 15 7 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg[11]_LC_113)
set_location this_sprites_ram.mem_radreg[11] 19 15 7 # SB_DFF (LogicCell: this_sprites_ram.mem_radreg[11]_LC_113)
set_location this_ppu.M_state_q_RNI53UU[6] 22 15 0 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNI53UU[6]_LC_114)
set_location this_ppu.M_state_q_RNIGJUB2[3] 20 19 3 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNIGJUB2[3]_LC_115)
set_location this_ppu.M_state_q_RNIGL6V4[0] 19 18 4 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNIGL6V4[0]_LC_116)
set_location this_ppu.M_state_q_RNO[0] 17 18 3 # SB_LUT4 (LogicCell: this_ppu.M_state_q[0]_LC_117)
set_location this_ppu.M_state_q[0] 17 18 3 # SB_DFF (LogicCell: this_ppu.M_state_q[0]_LC_117)
set_location this_ppu.M_state_q_RNO_0[1] 20 16 5 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNO_0[1]_LC_118)
set_location this_ppu.M_state_q_RNO_0[2] 21 19 7 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNO_0[2]_LC_119)
set_location this_ppu.M_state_q_RNO_0[6] 20 20 3 # SB_LUT4 (LogicCell: this_ppu.M_state_q_RNO_0[6]_LC_120)
set_location this_ppu.M_state_q_RNO[1] 20 16 6 # SB_LUT4 (LogicCell: this_ppu.M_state_q[1]_LC_121)
set_location this_ppu.M_state_q[1] 20 16 6 # SB_DFF (LogicCell: this_ppu.M_state_q[1]_LC_121)
set_location this_ppu.M_state_q_RNO[2] 21 19 2 # SB_LUT4 (LogicCell: this_ppu.M_state_q[2]_LC_122)
set_location this_ppu.M_state_q[2] 21 19 2 # SB_DFF (LogicCell: this_ppu.M_state_q[2]_LC_122)
set_location this_ppu.M_state_q_RNO[3] 20 19 2 # SB_LUT4 (LogicCell: this_ppu.M_state_q[3]_LC_123)
set_location this_ppu.M_state_q[3] 20 19 2 # SB_DFF (LogicCell: this_ppu.M_state_q[3]_LC_123)
set_location this_ppu.M_state_q_RNO[4] 20 19 6 # SB_LUT4 (LogicCell: this_ppu.M_state_q[4]_LC_124)
set_location this_ppu.M_state_q[4] 20 19 6 # SB_DFF (LogicCell: this_ppu.M_state_q[4]_LC_124)
set_location this_ppu.M_state_q_RNO[5] 20 19 1 # SB_LUT4 (LogicCell: this_ppu.M_state_q[5]_LC_125)
set_location this_ppu.M_state_q[5] 20 19 1 # SB_DFF (LogicCell: this_ppu.M_state_q[5]_LC_125)
set_location this_ppu.M_state_q_RNO[6] 19 16 3 # SB_LUT4 (LogicCell: this_ppu.M_state_q[6]_LC_126)
set_location this_ppu.M_state_q[6] 19 16 3 # SB_DFF (LogicCell: this_ppu.M_state_q[6]_LC_126)
set_location this_ppu.M_state_q_RNO[7] 15 17 3 # SB_LUT4 (LogicCell: this_ppu.M_state_q[7]_LC_127)
set_location this_ppu.M_state_q[7] 15 17 3 # SB_DFF (LogicCell: this_ppu.M_state_q[7]_LC_127)
set_location this_ppu.M_vaddress_q_RNIFH3G1[1] 22 15 1 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q_RNIFH3G1[1]_LC_128)
set_location this_ppu.M_vaddress_q_RNIGPJH5[4] 22 16 7 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q_RNIGPJH5[4]_LC_129)
set_location this_ppu.M_vaddress_q_RNIIL4G1[2] 23 17 0 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q_RNIIL4G1[2]_LC_130)
set_location this_ppu.M_vaddress_q_RNINGCA[0] 23 17 3 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q_RNINGCA[0]_LC_131)
set_location this_ppu.M_vaddress_q_RNIPG425[1] 21 16 7 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q_RNIPG425[1]_LC_132)
set_location this_ppu.M_vaddress_q_RNIS5A21[0] 23 17 4 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q_RNIS5A21[0]_LC_133)
set_location this_ppu.M_vaddress_q_RNO[0] 23 17 6 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[0]_LC_134)
set_location this_ppu.M_vaddress_q[0] 23 17 6 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[0]_LC_134)
set_location this_ppu.M_vaddress_q_RNO[1] 22 15 2 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[1]_LC_135)
set_location this_ppu.M_vaddress_q[1] 22 15 2 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[1]_LC_135)
set_location this_ppu.M_vaddress_q_RNO[2] 23 17 1 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[2]_LC_136)
set_location this_ppu.M_vaddress_q[2] 23 17 1 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[2]_LC_136)
set_location this_ppu.M_vaddress_q_RNO[3] 23 17 2 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[3]_LC_137)
set_location this_ppu.M_vaddress_q[3] 23 17 2 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[3]_LC_137)
set_location this_ppu.M_vaddress_q_RNO[4] 23 17 5 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[4]_LC_138)
set_location this_ppu.M_vaddress_q[4] 23 17 5 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[4]_LC_138)
set_location this_ppu.M_vaddress_q_RNO[5] 22 15 4 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[5]_LC_139)
set_location this_ppu.M_vaddress_q[5] 22 15 4 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[5]_LC_139)
set_location this_ppu.M_vaddress_q_RNO[6] 22 15 6 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[6]_LC_140)
set_location this_ppu.M_vaddress_q[6] 22 15 6 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[6]_LC_140)
set_location this_ppu.M_vaddress_q_RNO[7] 22 15 7 # SB_LUT4 (LogicCell: this_ppu.M_vaddress_q[7]_LC_141)
set_location this_ppu.M_vaddress_q[7] 22 15 7 # SB_DFFSR (LogicCell: this_ppu.M_vaddress_q[7]_LC_141)
set_location this_ppu.un1_M_haddress_q_2_cry_0_c_inv 21 18 0 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_0_c_inv_LC_142)
set_location this_ppu.un1_M_haddress_q_2_cry_0_c 21 18 0 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_0_c_inv_LC_142)
set_location this_ppu.un1_M_haddress_q_2_cry_1_c_inv 21 18 1 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_1_c_inv_LC_143)
set_location this_ppu.un1_M_haddress_q_2_cry_1_c 21 18 1 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_1_c_inv_LC_143)
set_location this_ppu.un1_M_haddress_q_2_cry_2_c_inv 21 18 2 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_2_c_inv_LC_144)
set_location this_ppu.un1_M_haddress_q_2_cry_2_c 21 18 2 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_2_c_inv_LC_144)
set_location this_ppu.un1_M_haddress_q_2_cry_3_c_inv 21 18 3 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_3_c_inv_LC_145)
set_location this_ppu.un1_M_haddress_q_2_cry_3_c 21 18 3 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_3_c_inv_LC_145)
set_location this_ppu.un1_M_haddress_q_2_cry_4_c_inv 21 18 4 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_4_c_inv_LC_146)
set_location this_ppu.un1_M_haddress_q_2_cry_4_c 21 18 4 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_4_c_inv_LC_146)
set_location this_ppu.un1_M_haddress_q_2_cry_5_c_inv 21 18 5 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_5_c_inv_LC_147)
set_location this_ppu.un1_M_haddress_q_2_cry_5_c 21 18 5 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_5_c_inv_LC_147)
set_location this_ppu.un1_M_haddress_q_2_cry_6_c_inv 21 18 6 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_6_c_inv_LC_148)
set_location this_ppu.un1_M_haddress_q_2_cry_6_c 21 18 6 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_6_c_inv_LC_148)
set_location this_ppu.un1_M_haddress_q_2_cry_7_c_RNIFEE22 21 19 0 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_7_c_RNIFEE22_LC_149)
set_location this_ppu.un1_M_haddress_q_2_cry_7_c_inv 21 18 7 # SB_LUT4 (LogicCell: this_ppu.un1_M_haddress_q_2_cry_7_c_inv_LC_150)
set_location this_ppu.un1_M_haddress_q_2_cry_7_c 21 18 7 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_2_cry_7_c_inv_LC_150)
set_location this_ppu.un1_M_vaddress_q_3_cry_0_c_inv 22 17 0 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_0_c_inv_LC_151)
set_location this_ppu.un1_M_vaddress_q_3_cry_0_c 22 17 0 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_0_c_inv_LC_151)
set_location this_ppu.un1_M_vaddress_q_3_cry_1_c_inv 22 17 1 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_1_c_inv_LC_152)
set_location this_ppu.un1_M_vaddress_q_3_cry_1_c 22 17 1 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_1_c_inv_LC_152)
set_location this_ppu.un1_M_vaddress_q_3_cry_2_c_inv 22 17 2 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_2_c_inv_LC_153)
set_location this_ppu.un1_M_vaddress_q_3_cry_2_c 22 17 2 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_2_c_inv_LC_153)
set_location this_ppu.un1_M_vaddress_q_3_cry_3_c_inv 22 17 3 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_3_c_inv_LC_154)
set_location this_ppu.un1_M_vaddress_q_3_cry_3_c 22 17 3 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_3_c_inv_LC_154)
set_location this_ppu.un1_M_vaddress_q_3_cry_4_c_inv 22 17 4 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_4_c_inv_LC_155)
set_location this_ppu.un1_M_vaddress_q_3_cry_4_c 22 17 4 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_4_c_inv_LC_155)
set_location this_ppu.un1_M_vaddress_q_3_cry_5_c_inv 22 17 5 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_5_c_inv_LC_156)
set_location this_ppu.un1_M_vaddress_q_3_cry_5_c 22 17 5 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_5_c_inv_LC_156)
set_location this_ppu.un1_M_vaddress_q_3_cry_6_c_inv 22 17 6 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_6_c_inv_LC_157)
set_location this_ppu.un1_M_vaddress_q_3_cry_6_c 22 17 6 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_6_c_inv_LC_157)
set_location this_ppu.un1_M_vaddress_q_3_cry_7_c_inv 22 17 7 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_7_c_inv_LC_158)
set_location this_ppu.un1_M_vaddress_q_3_cry_7_c 22 17 7 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_7_c_inv_LC_158)
set_location this_ppu.un1_M_vaddress_q_cry_7_c_RNI6VRP1 22 20 0 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_cry_7_c_RNI6VRP1_LC_159)
set_location this_ppu.un1_oam_data_1_ac0_1 24 18 3 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_1_ac0_1_LC_160)
set_location this_ppu.un1_oam_data_1_axbxc1 21 17 5 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_1_axbxc1_LC_161)
set_location this_ppu.un1_oam_data_1_axbxc2 22 18 1 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_1_axbxc2_LC_162)
set_location this_ppu.un1_oam_data_1_axbxc3 24 17 1 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_1_axbxc3_LC_163)
set_location this_ppu.un1_oam_data_1_axbxc4 24 18 4 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_1_axbxc4_LC_164)
set_location this_ppu.un1_oam_data_ac0_1 24 18 6 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_ac0_1_LC_165)
set_location this_ppu.un1_oam_data_axbxc1 24 18 1 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_axbxc1_LC_166)
set_location this_ppu.un1_oam_data_axbxc2 24 19 6 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_axbxc2_LC_167)
set_location this_ppu.un1_oam_data_axbxc3 24 19 1 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_axbxc3_LC_168)
set_location this_ppu.un1_oam_data_axbxc4 24 18 7 # SB_LUT4 (LogicCell: this_ppu.un1_oam_data_axbxc4_LC_169)
set_location this_ppu.un2_hscroll_cry_0_c_RNICE4J 21 16 1 # SB_LUT4 (LogicCell: this_ppu.un2_hscroll_cry_0_c_RNICE4J_LC_170)
set_location this_ppu.un2_hscroll_cry_1_c 21 16 1 # SB_CARRY (LogicCell: this_ppu.un2_hscroll_cry_0_c_RNICE4J_LC_170)
set_location this_ppu.un2_hscroll_cry_0_c_inv 21 16 0 # SB_LUT4 (LogicCell: this_ppu.un2_hscroll_cry_0_c_inv_LC_171)
set_location this_ppu.un2_hscroll_cry_0_c 21 16 0 # SB_CARRY (LogicCell: this_ppu.un2_hscroll_cry_0_c_inv_LC_171)
set_location this_ppu.un2_hscroll_cry_1_c_RNIEH5J 21 16 2 # SB_LUT4 (LogicCell: this_ppu.un2_hscroll_cry_1_c_RNIEH5J_LC_172)
set_location this_ppu.un2_vscroll_cry_0_c_RNI9R5O 23 16 1 # SB_LUT4 (LogicCell: this_ppu.un2_vscroll_cry_0_c_RNI9R5O_LC_173)
set_location this_ppu.un2_vscroll_cry_1_c 23 16 1 # SB_CARRY (LogicCell: this_ppu.un2_vscroll_cry_0_c_RNI9R5O_LC_173)
set_location this_ppu.un2_vscroll_cry_0_c_inv 23 16 0 # SB_LUT4 (LogicCell: this_ppu.un2_vscroll_cry_0_c_inv_LC_174)
set_location this_ppu.un2_vscroll_cry_0_c 23 16 0 # SB_CARRY (LogicCell: this_ppu.un2_vscroll_cry_0_c_inv_LC_174)
set_location this_ppu.un2_vscroll_cry_1_c_RNIBU6O 23 16 2 # SB_LUT4 (LogicCell: this_ppu.un2_vscroll_cry_1_c_RNIBU6O_LC_175)
set_location this_ppu.un9lto7_4 24 17 3 # SB_LUT4 (LogicCell: this_ppu.un9lto7_4_LC_176)
set_location this_ppu.un9lto7_5 24 17 0 # SB_LUT4 (LogicCell: this_ppu.un9lto7_5_LC_177)
set_location this_ppu.vram_en_i_a2_0 19 16 1 # SB_LUT4 (LogicCell: this_ppu.vram_en_i_a2_0_LC_178)
set_location this_reset_cond.M_stage_q_RNIC68K4[9] 10 24 7 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q_RNIC68K4[9]_LC_179)
set_location this_reset_cond.M_stage_q_RNO[0] 19 18 3 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[0]_LC_180)
set_location this_reset_cond.M_stage_q[0] 19 18 3 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[0]_LC_180)
set_location this_reset_cond.M_stage_q_RNO[1] 19 18 0 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[1]_LC_181)
set_location this_reset_cond.M_stage_q[1] 19 18 0 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[1]_LC_181)
set_location this_reset_cond.M_stage_q_RNO[2] 17 16 3 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[2]_LC_182)
set_location this_reset_cond.M_stage_q[2] 17 16 3 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[2]_LC_182)
set_location this_reset_cond.M_stage_q_RNO[3] 18 16 2 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[3]_LC_183)
set_location this_reset_cond.M_stage_q[3] 18 16 2 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[3]_LC_183)
set_location this_reset_cond.M_stage_q_RNO[4] 18 16 4 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[4]_LC_184)
set_location this_reset_cond.M_stage_q[4] 18 16 4 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[4]_LC_184)
set_location this_reset_cond.M_stage_q_RNO[5] 17 17 2 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[5]_LC_185)
set_location this_reset_cond.M_stage_q[5] 17 17 2 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[5]_LC_185)
set_location this_reset_cond.M_stage_q_RNO[6] 17 17 0 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[6]_LC_186)
set_location this_reset_cond.M_stage_q[6] 17 17 0 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[6]_LC_186)
set_location this_reset_cond.M_stage_q_RNO[7] 17 17 6 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[7]_LC_187)
set_location this_reset_cond.M_stage_q[7] 17 17 6 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[7]_LC_187)
set_location this_reset_cond.M_stage_q_RNO[8] 17 17 5 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[8]_LC_188)
set_location this_reset_cond.M_stage_q[8] 17 17 5 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[8]_LC_188)
set_location this_reset_cond.M_stage_q_RNO[9] 16 20 7 # SB_LUT4 (LogicCell: this_reset_cond.M_stage_q[9]_LC_189)
set_location this_reset_cond.M_stage_q[9] 16 20 7 # SB_DFF (LogicCell: this_reset_cond.M_stage_q[9]_LC_189)
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P 18 15 4 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_0_0_RNIJ62P_LC_190)
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P_0 21 15 1 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_0_0_RNIJ62P_0_LC_191)
set_location this_sprites_ram.mem_mem_0_0_wclke_3 20 15 5 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_0_0_wclke_3_LC_192)
set_location this_sprites_ram.mem_mem_0_1_RNIL62P 18 17 1 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_0_1_RNIL62P_LC_193)
set_location this_sprites_ram.mem_mem_0_1_RNIL62P_0 20 16 1 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_0_1_RNIL62P_0_LC_194)
set_location this_sprites_ram.mem_mem_1_0_RNILA4P 18 15 3 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_1_0_RNILA4P_LC_195)
set_location this_sprites_ram.mem_mem_1_0_RNILA4P_0 19 15 4 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_1_0_RNILA4P_0_LC_196)
set_location this_sprites_ram.mem_mem_1_0_wclke_3 21 16 3 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_1_0_wclke_3_LC_197)
set_location this_sprites_ram.mem_mem_1_1_RNINA4P 19 17 0 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_1_1_RNINA4P_LC_198)
set_location this_sprites_ram.mem_mem_1_1_RNINA4P_0 24 15 2 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_1_1_RNINA4P_0_LC_199)
set_location this_sprites_ram.mem_mem_2_0_RNINE6P 18 15 2 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_2_0_RNINE6P_LC_200)
set_location this_sprites_ram.mem_mem_2_0_RNINE6P_0 21 15 5 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_2_0_RNINE6P_0_LC_201)
set_location this_sprites_ram.mem_mem_2_0_wclke_3 24 15 5 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_2_0_wclke_3_LC_202)
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P 21 17 0 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_2_1_RNIPE6P_LC_203)
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P_0 19 17 6 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_2_1_RNIPE6P_0_LC_204)
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P 18 15 1 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_3_0_RNIPI8P_LC_205)
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P_0 20 15 7 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_3_0_RNIPI8P_0_LC_206)
set_location this_sprites_ram.mem_mem_3_0_wclke_3 20 18 0 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_3_0_wclke_3_LC_207)
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P 18 17 7 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_3_1_RNIRI8P_LC_208)
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P_0 19 17 7 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_3_1_RNIRI8P_0_LC_209)
set_location this_sprites_ram.mem_mem_4_0_wclke_3 20 22 0 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_4_0_wclke_3_LC_210)
set_location this_sprites_ram.mem_mem_5_0_wclke_3 21 21 5 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_5_0_wclke_3_LC_211)
set_location this_sprites_ram.mem_mem_6_0_wclke_3 24 24 5 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_6_0_wclke_3_LC_212)
set_location this_sprites_ram.mem_mem_7_0_wclke_3 22 24 6 # SB_LUT4 (LogicCell: this_sprites_ram.mem_mem_7_0_wclke_3_LC_213)
set_location this_sprites_ram.mem_radreg_RNI1MK12_0[12] 18 15 5 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNI1MK12_0[12]_LC_214)
set_location this_sprites_ram.mem_radreg_RNI1MK12[12] 21 15 2 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNI1MK12[12]_LC_215)
set_location this_sprites_ram.mem_radreg_RNI5MK12_0[12] 18 17 2 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNI5MK12_0[12]_LC_216)
set_location this_sprites_ram.mem_radreg_RNI5MK12[12] 19 16 4 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNI5MK12[12]_LC_217)
set_location this_sprites_ram.mem_radreg_RNIAJNR3_0[11] 18 15 6 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNIAJNR3_0[11]_LC_218)
set_location this_sprites_ram.mem_radreg_RNIAJNR3[11] 20 15 0 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNIAJNR3[11]_LC_219)
set_location this_sprites_ram.mem_radreg_RNIIJNR3_0[11] 18 17 3 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNIIJNR3_0[11]_LC_220)
set_location this_sprites_ram.mem_radreg_RNIIJNR3[11] 19 16 0 # SB_LUT4 (LogicCell: this_sprites_ram.mem_radreg_RNIIJNR3[11]_LC_221)
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m10 7 18 6 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m10_LC_222)
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m16 17 16 6 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m16_LC_223)
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m19 14 17 6 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m19_LC_224)
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m2 14 17 1 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m2_LC_225)
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m22 14 18 4 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m22_LC_226)
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m6 14 17 7 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m6_LC_227)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNINUEH[0] 6 18 5 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNINUEH[0]_LC_228)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIOVEH[1] 6 18 7 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIOVEH[1]_LC_229)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIP0FH[2] 14 18 6 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIP0FH[2]_LC_230)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIQ1FH[3] 13 22 0 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIQ1FH[3]_LC_231)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIR2FH[4] 11 22 7 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIR2FH[4]_LC_232)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIS3FH[5] 14 21 2 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIS3FH[5]_LC_233)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[0] 14 18 1 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[0]_LC_234)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[0] 14 18 1 # SB_DFF (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[0]_LC_234)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[1] 14 19 0 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[1]_LC_235)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[1] 14 19 0 # SB_DFF (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[1]_LC_235)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[2] 14 19 7 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[2]_LC_236)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[2] 14 19 7 # SB_DFF (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[2]_LC_236)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[3] 15 19 0 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[3]_LC_237)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[3] 15 19 0 # SB_DFF (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[3]_LC_237)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[4] 14 19 4 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[4]_LC_238)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[4] 14 19 4 # SB_DFF (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[4]_LC_238)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[5] 14 19 3 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[5]_LC_239)
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[5] 14 19 3 # SB_DFF (LogicCell: this_vga_ramdac.M_this_rgb_d_3_0_dreg[5]_LC_239)
set_location this_vga_ramdac.M_this_rgb_q_ret_RNO 14 19 6 # SB_LUT4 (LogicCell: this_vga_ramdac.M_this_rgb_q_ret_LC_240)
set_location this_vga_ramdac.M_this_rgb_q_ret 14 19 6 # SB_DFF (LogicCell: this_vga_ramdac.M_this_rgb_q_ret_LC_240)
set_location this_vga_signals.G_330 14 18 3 # SB_LUT4 (LogicCell: this_vga_signals.G_330_LC_241)
set_location this_vga_signals.M_hcounter_q_RNI3H6I[2] 11 22 2 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNI3H6I[2]_LC_242)
set_location this_vga_signals.M_hcounter_q_RNI3O9R[1] 12 23 6 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNI3O9R[1]_LC_243)
set_location this_vga_signals.M_hcounter_q_RNI58GD1[0] 11 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNI58GD1[0]_LC_244)
set_location this_vga_signals.M_hcounter_q_RNI58GD1_0[0] 11 22 3 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNI58GD1_0[0]_LC_245)
set_location this_vga_signals.M_hcounter_q_RNI7BUL75[2] 11 21 7 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNI7BUL75[2]_LC_246)
set_location this_vga_signals.M_hcounter_q_RNIF4AR[7] 11 22 0 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNIF4AR[7]_LC_247)
set_location this_vga_signals.M_hcounter_q_RNIFPJM1[5] 12 23 7 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNIFPJM1[5]_LC_248)
set_location this_vga_signals.M_hcounter_q_RNII3DE13[2] 11 21 6 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNII3DE13[2]_LC_249)
set_location this_vga_signals.M_hcounter_q_RNIKCQ82[7] 11 22 4 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNIKCQ82[7]_LC_250)
set_location this_vga_signals.M_hcounter_q_RNILR5N4[8] 9 17 1 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_RNILR5N4[8]_LC_251)
set_location this_vga_signals.M_hcounter_q_RNO[0] 10 22 7 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[0]_LC_252)
set_location this_vga_signals.M_hcounter_q[0] 10 22 7 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[0]_LC_252)
set_location this_vga_signals.M_hcounter_q_RNO[1] 10 22 6 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[1]_LC_253)
set_location this_vga_signals.M_hcounter_q[1] 10 22 6 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[1]_LC_253)
set_location this_vga_signals.M_hcounter_q_RNO[2] 11 23 1 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[2]_LC_254)
set_location this_vga_signals.M_hcounter_q[2] 11 23 1 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[2]_LC_254)
set_location this_vga_signals.un1_M_hcounter_d_cry_2_c 11 23 1 # SB_CARRY (LogicCell: this_vga_signals.M_hcounter_q[2]_LC_254)
set_location this_vga_signals.M_hcounter_q_RNO[3] 11 23 2 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[3]_LC_255)
set_location this_vga_signals.M_hcounter_q[3] 11 23 2 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[3]_LC_255)
set_location this_vga_signals.un1_M_hcounter_d_cry_3_c 11 23 2 # SB_CARRY (LogicCell: this_vga_signals.M_hcounter_q[3]_LC_255)
set_location this_vga_signals.M_hcounter_q_RNO[4] 11 23 3 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[4]_LC_256)
set_location this_vga_signals.M_hcounter_q[4] 11 23 3 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[4]_LC_256)
set_location this_vga_signals.un1_M_hcounter_d_cry_4_c 11 23 3 # SB_CARRY (LogicCell: this_vga_signals.M_hcounter_q[4]_LC_256)
set_location this_vga_signals.M_hcounter_q_RNO[5] 11 23 4 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[5]_LC_257)
set_location this_vga_signals.M_hcounter_q[5] 11 23 4 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[5]_LC_257)
set_location this_vga_signals.un1_M_hcounter_d_cry_5_c 11 23 4 # SB_CARRY (LogicCell: this_vga_signals.M_hcounter_q[5]_LC_257)
set_location this_vga_signals.M_hcounter_q_RNO[6] 11 23 5 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[6]_LC_258)
set_location this_vga_signals.M_hcounter_q[6] 11 23 5 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[6]_LC_258)
set_location this_vga_signals.un1_M_hcounter_d_cry_6_c 11 23 5 # SB_CARRY (LogicCell: this_vga_signals.M_hcounter_q[6]_LC_258)
set_location this_vga_signals.M_hcounter_q_RNO[7] 11 23 6 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[7]_LC_259)
set_location this_vga_signals.M_hcounter_q[7] 11 23 6 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[7]_LC_259)
set_location this_vga_signals.un1_M_hcounter_d_cry_7_c 11 23 6 # SB_CARRY (LogicCell: this_vga_signals.M_hcounter_q[7]_LC_259)
set_location this_vga_signals.M_hcounter_q_RNO[8] 11 23 7 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q[8]_LC_260)
set_location this_vga_signals.M_hcounter_q[8] 11 23 7 # SB_DFFSR (LogicCell: this_vga_signals.M_hcounter_q[8]_LC_260)
set_location this_vga_signals.un1_M_hcounter_d_cry_8_c 11 23 7 # SB_CARRY (LogicCell: this_vga_signals.M_hcounter_q[8]_LC_260)
set_location this_vga_signals.M_hcounter_q_esr_RNI13H13[9] 10 21 2 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNI13H13[9]_LC_261)
set_location this_vga_signals.M_hcounter_q_esr_RNI18DB6[9] 12 22 7 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNI18DB6[9]_LC_262)
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021_0[9] 12 23 3 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNI3L021_0[9]_LC_263)
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021[9] 12 23 0 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNI3L021[9]_LC_264)
set_location this_vga_signals.M_hcounter_q_esr_RNI49VKF[9] 12 21 2 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNI49VKF[9]_LC_265)
set_location this_vga_signals.M_hcounter_q_esr_RNI9V9QB[9] 9 17 3 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNI9V9QB[9]_LC_266)
set_location this_vga_signals.M_hcounter_q_esr_RNIC8KO2[9] 11 21 2 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNIC8KO2[9]_LC_267)
set_location this_vga_signals.M_hcounter_q_esr_RNIGJMLD1[9] 7 18 5 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNIGJMLD1[9]_LC_268)
set_location this_vga_signals.M_hcounter_q_esr_RNII65L3[9] 11 21 0 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNII65L3[9]_LC_269)
set_location this_vga_signals.M_hcounter_q_esr_RNIIHKHP3[9] 12 21 5 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNIIHKHP3[9]_LC_270)
set_location this_vga_signals.M_hcounter_q_esr_RNIR18F4[9] 13 21 0 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNIR18F4[9]_LC_271)
set_location this_vga_signals.M_hcounter_q_esr_RNIS6TO[9] 10 21 3 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNIS6TO[9]_LC_272)
set_location this_vga_signals.M_hcounter_q_esr_RNIU8TO[9] 10 24 4 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNIU8TO[9]_LC_273)
set_location this_vga_signals.M_hcounter_q_esr_RNO_0[9] 10 23 1 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr_RNO_0[9]_LC_274)
set_location this_vga_signals.M_hcounter_q_esr_RNO[9] 11 24 0 # SB_LUT4 (LogicCell: this_vga_signals.M_hcounter_q_esr[9]_LC_275)
set_location this_vga_signals.M_hcounter_q_esr[9] 11 24 0 # SB_DFFESR (LogicCell: this_vga_signals.M_hcounter_q_esr[9]_LC_275)
set_location this_vga_signals.M_lcounter_q_RNI6R6E[0] 18 18 4 # SB_LUT4 (LogicCell: this_vga_signals.M_lcounter_q_RNI6R6E[0]_LC_276)
set_location this_vga_signals.M_lcounter_q_RNIL33N6[1] 17 19 0 # SB_LUT4 (LogicCell: this_vga_signals.M_lcounter_q_RNIL33N6[1]_LC_277)
set_location this_vga_signals.M_lcounter_q_RNO[0] 17 19 1 # SB_LUT4 (LogicCell: this_vga_signals.M_lcounter_q[0]_LC_278)
set_location this_vga_signals.M_lcounter_q[0] 17 19 1 # SB_DFF (LogicCell: this_vga_signals.M_lcounter_q[0]_LC_278)
set_location this_vga_signals.M_lcounter_q_RNO_0[1] 17 19 5 # SB_LUT4 (LogicCell: this_vga_signals.M_lcounter_q_RNO_0[1]_LC_279)
set_location this_vga_signals.M_lcounter_q_RNO[1] 17 19 6 # SB_LUT4 (LogicCell: this_vga_signals.M_lcounter_q[1]_LC_280)
set_location this_vga_signals.M_lcounter_q[1] 17 19 6 # SB_DFF (LogicCell: this_vga_signals.M_lcounter_q[1]_LC_280)
set_location this_vga_signals.M_pcounter_q_0_e_RNIQLNN4[1] 14 20 6 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_0_e_RNIQLNN4[1]_LC_281)
set_location this_vga_signals.M_pcounter_q_0_e_RNITGFO3[0] 14 20 4 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_0_e_RNITGFO3[0]_LC_282)
set_location this_vga_signals.M_pcounter_q_ret_1_RNIEKLV2 13 21 7 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_ret_1_RNIEKLV2_LC_283)
set_location this_vga_signals.M_pcounter_q_ret_1_RNO 14 21 6 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_ret_1_LC_284)
set_location this_vga_signals.M_pcounter_q_ret_1 14 21 6 # SB_DFF (LogicCell: this_vga_signals.M_pcounter_q_ret_1_LC_284)
set_location this_vga_signals.M_pcounter_q_ret_2_RNIH7PG8 14 19 5 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_ret_2_RNIH7PG8_LC_285)
set_location this_vga_signals.M_pcounter_q_ret_2_RNO 14 19 2 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_ret_2_LC_286)
set_location this_vga_signals.M_pcounter_q_ret_2 14 19 2 # SB_DFF (LogicCell: this_vga_signals.M_pcounter_q_ret_2_LC_286)
set_location this_vga_signals.M_pcounter_q_ret_RNIAOTU3 13 21 3 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_ret_RNIAOTU3_LC_287)
set_location this_vga_signals.M_pcounter_q_ret_RNO 14 20 7 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_ret_LC_288)
set_location this_vga_signals.M_pcounter_q_ret 14 20 7 # SB_DFF (LogicCell: this_vga_signals.M_pcounter_q_ret_LC_288)
set_location this_vga_signals.M_this_data_count_qe_0_i 15 24 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_data_count_qe_0_i_LC_289)
set_location this_vga_signals.M_this_external_address_d_0_sqmuxa_1_2 17 23 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_external_address_d_0_sqmuxa_1_2_LC_290)
set_location this_vga_signals.M_this_external_address_d_0_sqmuxa_1_3 17 22 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_external_address_d_0_sqmuxa_1_3_LC_291)
set_location this_vga_signals.M_this_external_address_q_3[0] 26 23 1 # SB_LUT4 (LogicCell: M_this_external_address_q[0]_LC_292)
set_location M_this_external_address_q[0] 26 23 1 # SB_DFFSR (LogicCell: M_this_external_address_q[0]_LC_292)
set_location this_vga_signals.M_this_external_address_q_3[1] 26 23 2 # SB_LUT4 (LogicCell: M_this_external_address_q[1]_LC_293)
set_location M_this_external_address_q[1] 26 23 2 # SB_DFFSR (LogicCell: M_this_external_address_q[1]_LC_293)
set_location this_vga_signals.M_this_external_address_q_3[2] 26 23 3 # SB_LUT4 (LogicCell: M_this_external_address_q[2]_LC_294)
set_location M_this_external_address_q[2] 26 23 3 # SB_DFFSR (LogicCell: M_this_external_address_q[2]_LC_294)
set_location this_vga_signals.M_this_external_address_q_3[3] 26 23 4 # SB_LUT4 (LogicCell: M_this_external_address_q[3]_LC_295)
set_location M_this_external_address_q[3] 26 23 4 # SB_DFFSR (LogicCell: M_this_external_address_q[3]_LC_295)
set_location this_vga_signals.M_this_external_address_q_3[4] 26 23 5 # SB_LUT4 (LogicCell: M_this_external_address_q[4]_LC_296)
set_location M_this_external_address_q[4] 26 23 5 # SB_DFFSR (LogicCell: M_this_external_address_q[4]_LC_296)
set_location this_vga_signals.M_this_external_address_q_3[5] 26 23 6 # SB_LUT4 (LogicCell: M_this_external_address_q[5]_LC_297)
set_location M_this_external_address_q[5] 26 23 6 # SB_DFFSR (LogicCell: M_this_external_address_q[5]_LC_297)
set_location this_vga_signals.M_this_external_address_q_3[6] 26 23 7 # SB_LUT4 (LogicCell: M_this_external_address_q[6]_LC_298)
set_location M_this_external_address_q[6] 26 23 7 # SB_DFFSR (LogicCell: M_this_external_address_q[6]_LC_298)
set_location this_vga_signals.M_this_external_address_q_3[7] 26 22 1 # SB_LUT4 (LogicCell: M_this_external_address_q[7]_LC_299)
set_location M_this_external_address_q[7] 26 22 1 # SB_DFFSR (LogicCell: M_this_external_address_q[7]_LC_299)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[10] 26 23 0 # SB_LUT4 (LogicCell: M_this_external_address_q[10]_LC_300)
set_location M_this_external_address_q[10] 26 23 0 # SB_DFFSR (LogicCell: M_this_external_address_q[10]_LC_300)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[11] 26 22 0 # SB_LUT4 (LogicCell: M_this_external_address_q[11]_LC_301)
set_location M_this_external_address_q[11] 26 22 0 # SB_DFFSR (LogicCell: M_this_external_address_q[11]_LC_301)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[12] 26 22 2 # SB_LUT4 (LogicCell: M_this_external_address_q[12]_LC_302)
set_location M_this_external_address_q[12] 26 22 2 # SB_DFFSR (LogicCell: M_this_external_address_q[12]_LC_302)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[13] 26 22 3 # SB_LUT4 (LogicCell: M_this_external_address_q[13]_LC_303)
set_location M_this_external_address_q[13] 26 22 3 # SB_DFFSR (LogicCell: M_this_external_address_q[13]_LC_303)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[14] 26 22 4 # SB_LUT4 (LogicCell: M_this_external_address_q[14]_LC_304)
set_location M_this_external_address_q[14] 26 22 4 # SB_DFFSR (LogicCell: M_this_external_address_q[14]_LC_304)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[15] 26 22 7 # SB_LUT4 (LogicCell: M_this_external_address_q[15]_LC_305)
set_location M_this_external_address_q[15] 26 22 7 # SB_DFFSR (LogicCell: M_this_external_address_q[15]_LC_305)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[8] 26 22 6 # SB_LUT4 (LogicCell: M_this_external_address_q[8]_LC_306)
set_location M_this_external_address_q[8] 26 22 6 # SB_DFFSR (LogicCell: M_this_external_address_q[8]_LC_306)
set_location this_vga_signals.M_this_external_address_q_3_i_m2[9] 21 23 0 # SB_LUT4 (LogicCell: M_this_external_address_q[9]_LC_307)
set_location M_this_external_address_q[9] 21 23 0 # SB_DFFSR (LogicCell: M_this_external_address_q[9]_LC_307)
set_location this_vga_signals.M_this_map_ram_write_data_i[0] 13 25 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[0]_LC_308)
set_location this_vga_signals.M_this_map_ram_write_data_i[1] 12 25 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[1]_LC_309)
set_location this_vga_signals.M_this_map_ram_write_data_i[2] 12 25 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[2]_LC_310)
set_location this_vga_signals.M_this_map_ram_write_data_i[3] 9 25 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[3]_LC_311)
set_location this_vga_signals.M_this_map_ram_write_data_i[4] 14 27 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[4]_LC_312)
set_location this_vga_signals.M_this_map_ram_write_data_i[5] 9 26 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[5]_LC_313)
set_location this_vga_signals.M_this_map_ram_write_data_i[6] 9 26 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[6]_LC_314)
set_location this_vga_signals.M_this_map_ram_write_data_i[7] 14 27 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_map_ram_write_data_i[7]_LC_315)
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3[11] 26 18 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_0_a3[11]_LC_316)
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3[23] 26 20 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_0_a3[23]_LC_317)
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3[27] 26 20 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_0_a3[27]_LC_318)
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3[28] 21 19 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_0_a3[28]_LC_319)
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3[30] 24 21 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_0_a3[30]_LC_320)
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3[31] 24 19 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_0_a3[31]_LC_321)
set_location this_vga_signals.M_this_oam_ram_write_data_0_sqmuxa_i_o3 24 19 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_0_sqmuxa_i_o3_LC_322)
set_location this_vga_signals.M_this_oam_ram_write_data[14] 26 18 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data[14]_LC_323)
set_location this_vga_signals.M_this_oam_ram_write_data[15] 23 15 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data[15]_LC_324)
set_location this_vga_signals.M_this_oam_ram_write_data[16] 24 19 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data[16]_LC_325)
set_location this_vga_signals.M_this_oam_ram_write_data[22] 24 19 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data[22]_LC_326)
set_location this_vga_signals.M_this_oam_ram_write_data[8] 26 16 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data[8]_LC_327)
set_location this_vga_signals.M_this_oam_ram_write_data_i[0] 26 17 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[0]_LC_328)
set_location this_vga_signals.M_this_oam_ram_write_data_i[1] 26 17 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[1]_LC_329)
set_location this_vga_signals.M_this_oam_ram_write_data_i[10] 23 20 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[10]_LC_330)
set_location this_vga_signals.M_this_oam_ram_write_data_i[12] 26 17 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[12]_LC_331)
set_location this_vga_signals.M_this_oam_ram_write_data_i[13] 22 21 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[13]_LC_332)
set_location this_vga_signals.M_this_oam_ram_write_data_i[17] 24 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[17]_LC_333)
set_location this_vga_signals.M_this_oam_ram_write_data_i[18] 24 19 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[18]_LC_334)
set_location this_vga_signals.M_this_oam_ram_write_data_i[19] 23 20 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[19]_LC_335)
set_location this_vga_signals.M_this_oam_ram_write_data_i[2] 26 18 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[2]_LC_336)
set_location this_vga_signals.M_this_oam_ram_write_data_i[20] 21 19 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[20]_LC_337)
set_location this_vga_signals.M_this_oam_ram_write_data_i[21] 23 21 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[21]_LC_338)
set_location this_vga_signals.M_this_oam_ram_write_data_i[24] 26 17 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[24]_LC_339)
set_location this_vga_signals.M_this_oam_ram_write_data_i[25] 26 20 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[25]_LC_340)
set_location this_vga_signals.M_this_oam_ram_write_data_i[26] 26 20 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[26]_LC_341)
set_location this_vga_signals.M_this_oam_ram_write_data_i[29] 19 21 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[29]_LC_342)
set_location this_vga_signals.M_this_oam_ram_write_data_i[3] 23 20 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[3]_LC_343)
set_location this_vga_signals.M_this_oam_ram_write_data_i[4] 23 18 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[4]_LC_344)
set_location this_vga_signals.M_this_oam_ram_write_data_i[5] 27 19 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[5]_LC_345)
set_location this_vga_signals.M_this_oam_ram_write_data_i[6] 24 18 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[6]_LC_346)
set_location this_vga_signals.M_this_oam_ram_write_data_i[7] 22 18 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[7]_LC_347)
set_location this_vga_signals.M_this_oam_ram_write_data_i[9] 26 18 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_oam_ram_write_data_i[9]_LC_348)
set_location this_vga_signals.M_this_sprites_address_d_5_m[10] 20 25 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_5_m[10]_LC_349)
set_location this_vga_signals.M_this_sprites_address_d_5_m[11] 21 22 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_5_m[11]_LC_350)
set_location this_vga_signals.M_this_sprites_address_d_5_m[12] 20 21 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_5_m[12]_LC_351)
set_location this_vga_signals.M_this_sprites_address_d_5_m[13] 18 21 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_5_m[13]_LC_352)
set_location this_vga_signals.M_this_sprites_address_d_5_m[7] 19 25 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_5_m[7]_LC_353)
set_location this_vga_signals.M_this_sprites_address_d_5_m[8] 21 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_5_m[8]_LC_354)
set_location this_vga_signals.M_this_sprites_address_d_5_m[9] 18 24 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_5_m[9]_LC_355)
set_location this_vga_signals.M_this_sprites_address_d_8_m[0] 20 21 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_8_m[0]_LC_356)
set_location this_vga_signals.M_this_sprites_address_d_8_m[1] 17 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_8_m[1]_LC_357)
set_location this_vga_signals.M_this_sprites_address_d_8_m[2] 17 24 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_8_m[2]_LC_358)
set_location this_vga_signals.M_this_sprites_address_d_8_m[3] 19 24 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_8_m[3]_LC_359)
set_location this_vga_signals.M_this_sprites_address_d_8_m[4] 18 24 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_8_m[4]_LC_360)
set_location this_vga_signals.M_this_sprites_address_d_8_m[5] 18 21 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_8_m[5]_LC_361)
set_location this_vga_signals.M_this_sprites_address_d_8_m[6] 18 21 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_d_8_m[6]_LC_362)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[0] 20 22 5 # SB_LUT4 (LogicCell: M_this_sprites_address_q[0]_LC_363)
set_location M_this_sprites_address_q[0] 20 22 5 # SB_DFFSR (LogicCell: M_this_sprites_address_q[0]_LC_363)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[1] 21 23 5 # SB_LUT4 (LogicCell: M_this_sprites_address_q[1]_LC_364)
set_location M_this_sprites_address_q[1] 21 23 5 # SB_DFFSR (LogicCell: M_this_sprites_address_q[1]_LC_364)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[10] 20 24 7 # SB_LUT4 (LogicCell: M_this_sprites_address_q[10]_LC_365)
set_location M_this_sprites_address_q[10] 20 24 7 # SB_DFFSR (LogicCell: M_this_sprites_address_q[10]_LC_365)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[11] 20 22 1 # SB_LUT4 (LogicCell: M_this_sprites_address_q[11]_LC_366)
set_location M_this_sprites_address_q[11] 20 22 1 # SB_DFFSR (LogicCell: M_this_sprites_address_q[11]_LC_366)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[12] 20 22 3 # SB_LUT4 (LogicCell: M_this_sprites_address_q[12]_LC_367)
set_location M_this_sprites_address_q[12] 20 22 3 # SB_DFFSR (LogicCell: M_this_sprites_address_q[12]_LC_367)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[13] 20 22 2 # SB_LUT4 (LogicCell: M_this_sprites_address_q[13]_LC_368)
set_location M_this_sprites_address_q[13] 20 22 2 # SB_DFFSR (LogicCell: M_this_sprites_address_q[13]_LC_368)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[2] 19 24 4 # SB_LUT4 (LogicCell: M_this_sprites_address_q[2]_LC_369)
set_location M_this_sprites_address_q[2] 19 24 4 # SB_DFFSR (LogicCell: M_this_sprites_address_q[2]_LC_369)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[3] 19 24 7 # SB_LUT4 (LogicCell: M_this_sprites_address_q[3]_LC_370)
set_location M_this_sprites_address_q[3] 19 24 7 # SB_DFFSR (LogicCell: M_this_sprites_address_q[3]_LC_370)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[4] 21 24 0 # SB_LUT4 (LogicCell: M_this_sprites_address_q[4]_LC_371)
set_location M_this_sprites_address_q[4] 21 24 0 # SB_DFFSR (LogicCell: M_this_sprites_address_q[4]_LC_371)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[5] 18 22 1 # SB_LUT4 (LogicCell: M_this_sprites_address_q[5]_LC_372)
set_location M_this_sprites_address_q[5] 18 22 1 # SB_DFFSR (LogicCell: M_this_sprites_address_q[5]_LC_372)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[6] 18 22 4 # SB_LUT4 (LogicCell: M_this_sprites_address_q[6]_LC_373)
set_location M_this_sprites_address_q[6] 18 22 4 # SB_DFFSR (LogicCell: M_this_sprites_address_q[6]_LC_373)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[7] 19 25 4 # SB_LUT4 (LogicCell: M_this_sprites_address_q[7]_LC_374)
set_location M_this_sprites_address_q[7] 19 25 4 # SB_DFFSR (LogicCell: M_this_sprites_address_q[7]_LC_374)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[8] 21 23 2 # SB_LUT4 (LogicCell: M_this_sprites_address_q[8]_LC_375)
set_location M_this_sprites_address_q[8] 21 23 2 # SB_DFFSR (LogicCell: M_this_sprites_address_q[8]_LC_375)
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[9] 19 24 1 # SB_LUT4 (LogicCell: M_this_sprites_address_q[9]_LC_376)
set_location M_this_sprites_address_q[9] 19 24 1 # SB_DFFSR (LogicCell: M_this_sprites_address_q[9]_LC_376)
set_location this_vga_signals.M_this_sprites_address_q_m[0] 18 21 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[0]_LC_377)
set_location this_vga_signals.M_this_sprites_address_q_m[1] 21 23 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[1]_LC_378)
set_location this_vga_signals.M_this_sprites_address_q_m[10] 20 24 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[10]_LC_379)
set_location this_vga_signals.M_this_sprites_address_q_m[11] 20 23 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[11]_LC_380)
set_location this_vga_signals.M_this_sprites_address_q_m[12] 20 24 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[12]_LC_381)
set_location this_vga_signals.M_this_sprites_address_q_m[13] 20 24 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[13]_LC_382)
set_location this_vga_signals.M_this_sprites_address_q_m[2] 19 24 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[2]_LC_383)
set_location this_vga_signals.M_this_sprites_address_q_m[3] 20 23 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[3]_LC_384)
set_location this_vga_signals.M_this_sprites_address_q_m[4] 20 25 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[4]_LC_385)
set_location this_vga_signals.M_this_sprites_address_q_m[5] 18 22 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[5]_LC_386)
set_location this_vga_signals.M_this_sprites_address_q_m[6] 16 21 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[6]_LC_387)
set_location this_vga_signals.M_this_sprites_address_q_m[7] 19 25 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[7]_LC_388)
set_location this_vga_signals.M_this_sprites_address_q_m[8] 20 23 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[8]_LC_389)
set_location this_vga_signals.M_this_sprites_address_q_m[9] 19 24 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_address_q_m[9]_LC_390)
set_location this_vga_signals.M_this_sprites_ram_write_data[0] 17 24 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_ram_write_data[0]_LC_391)
set_location this_vga_signals.M_this_sprites_ram_write_data[1] 21 24 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_ram_write_data[1]_LC_392)
set_location this_vga_signals.M_this_sprites_ram_write_data[2] 20 21 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_ram_write_data[2]_LC_393)
set_location this_vga_signals.M_this_sprites_ram_write_data[3] 18 19 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_ram_write_data[3]_LC_394)
set_location this_vga_signals.M_this_sprites_ram_write_data_sn_m2 18 24 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_ram_write_data_sn_m2_LC_395)
set_location this_vga_signals.M_this_sprites_ram_write_en_iv[0] 20 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_sprites_ram_write_en_iv[0]_LC_396)
set_location this_vga_signals.M_this_start_address_delay_in_0_i[0] 17 21 5 # SB_LUT4 (LogicCell: this_start_data_delay.M_last_q_LC_397)
set_location this_start_data_delay.M_last_q 17 21 5 # SB_DFF (LogicCell: this_start_data_delay.M_last_q_LC_397)
set_location this_vga_signals.M_this_start_data_delay_out_m[0] 17 21 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_start_data_delay_out_m[0]_LC_398)
set_location this_vga_signals.M_this_state_d21_1 22 23 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d21_1_LC_399)
set_location this_vga_signals.M_this_state_d21_6 21 21 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d21_6_LC_400)
set_location this_vga_signals.M_this_state_d21_6_x 22 20 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d21_6_x_LC_401)
set_location this_vga_signals.M_this_state_d22 21 22 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d22_LC_402)
set_location this_vga_signals.M_this_state_d24 21 22 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d24_LC_403)
set_location this_vga_signals.M_this_state_d24_1 22 24 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d24_1_LC_404)
set_location this_vga_signals.M_this_state_d55 16 26 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d55_LC_405)
set_location this_vga_signals.M_this_state_d55_6 16 26 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d55_6_LC_406)
set_location this_vga_signals.M_this_state_d55_7 16 26 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d55_7_LC_407)
set_location this_vga_signals.M_this_state_d55_8 15 26 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d55_8_LC_408)
set_location this_vga_signals.M_this_state_d55_9 15 25 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d55_9_LC_409)
set_location this_vga_signals.M_this_state_d_0_sqmuxa_i 18 23 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d_0_sqmuxa_i_LC_410)
set_location this_vga_signals.M_this_state_d_2_sqmuxa 17 24 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d_2_sqmuxa_LC_411)
set_location this_vga_signals.M_this_state_d_2_sqmuxa_0 18 23 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_d_2_sqmuxa_0_LC_412)
set_location this_vga_signals.M_this_state_q_ns_0_a3_0[0] 17 23 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_a3_0[0]_LC_413)
set_location this_vga_signals.M_this_state_q_ns_0_a3_0_0[1] 17 24 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_a3_0_0[1]_LC_414)
set_location this_vga_signals.M_this_state_q_ns_0_a3_3_0[0] 12 24 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_a3_3_0[0]_LC_415)
set_location this_vga_signals.M_this_state_q_ns_0_a3_5_220 19 23 7 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_a3_5_220_LC_416)
set_location this_vga_signals.M_this_state_q_ns_0_i_0_i[6] 18 23 7 # SB_LUT4 (LogicCell: M_this_state_q[6]_LC_417)
set_location M_this_state_q[6] 18 23 7 # SB_DFFSR (LogicCell: M_this_state_q[6]_LC_417)
set_location this_vga_signals.M_this_state_q_ns_0_i_0_i[9] 16 23 2 # SB_LUT4 (LogicCell: M_this_state_q[9]_LC_418)
set_location M_this_state_q[9] 16 23 2 # SB_DFFSR (LogicCell: M_this_state_q[9]_LC_418)
set_location this_vga_signals.M_this_state_q_ns_0_i[1] 16 23 6 # SB_LUT4 (LogicCell: M_this_state_q[1]_LC_419)
set_location M_this_state_q[1] 16 23 6 # SB_DFFSR (LogicCell: M_this_state_q[1]_LC_419)
set_location this_vga_signals.M_this_state_q_ns_0_i[11] 16 23 4 # SB_LUT4 (LogicCell: M_this_state_q[11]_LC_420)
set_location M_this_state_q[11] 16 23 4 # SB_DFFSR (LogicCell: M_this_state_q[11]_LC_420)
set_location this_vga_signals.M_this_state_q_ns_0_i_1[4] 16 24 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_i_1[4]_LC_421)
set_location this_vga_signals.M_this_state_q_ns_0_i[4] 16 24 3 # SB_LUT4 (LogicCell: M_this_state_q[4]_LC_422)
set_location M_this_state_q[4] 16 24 3 # SB_DFFSR (LogicCell: M_this_state_q[4]_LC_422)
set_location this_vga_signals.M_this_state_q_ns_0_i[5] 16 23 5 # SB_LUT4 (LogicCell: M_this_state_q[5]_LC_423)
set_location M_this_state_q[5] 16 23 5 # SB_DFFSR (LogicCell: M_this_state_q[5]_LC_423)
set_location this_vga_signals.M_this_state_q_ns_0_i_a3_0[6] 18 21 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_i_a3_0[6]_LC_424)
set_location this_vga_signals.M_this_state_q_ns_0_i_a3_0[9] 15 24 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_i_a3_0[9]_LC_425)
set_location this_vga_signals.M_this_state_q_ns_0_o2[0] 17 21 3 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_o2[0]_LC_426)
set_location this_vga_signals.M_this_state_q_ns_0_o2[1] 16 24 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_o2[1]_LC_427)
set_location this_vga_signals.M_this_state_q_ns_0_o3_0[0] 17 21 4 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_o3_0[0]_LC_428)
set_location this_vga_signals.M_this_state_q_ns_0_o3[1] 17 21 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_o3[1]_LC_429)
set_location this_vga_signals.M_this_state_q_ns_0_o3_1_0_o2_3[0] 17 25 2 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_o3_1_0_o2_3[0]_LC_430)
set_location this_vga_signals.M_this_state_q_ns_0_o3_1[11] 17 23 6 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_o3_1[11]_LC_431)
set_location this_vga_signals.M_this_state_q_ns_0_o3_2[0] 17 22 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_0_o3_2[0]_LC_432)
set_location this_vga_signals.M_this_state_q_ns_i_o3_0[10] 16 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_i_o3_0[10]_LC_433)
set_location this_vga_signals.M_this_state_q_ns_i_o3_0[2] 16 21 0 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_i_o3_0[2]_LC_434)
set_location this_vga_signals.M_this_state_q_ns_i_o3_0[7] 18 23 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_ns_i_o3_0[7]_LC_435)
set_location this_vga_signals.M_this_state_q_tr27_i_o3 15 21 5 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_tr27_i_o3_LC_436)
set_location this_vga_signals.M_this_state_q_tr32_i_o3 19 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_this_state_q_tr32_i_o3_LC_437)
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIBS0H 11 17 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_5_rep1_esr_RNIBS0H_LC_438)
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIBS0H_0 10 17 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_5_rep1_esr_RNIBS0H_0_LC_439)
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIHKHB 11 17 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_5_rep1_esr_RNIHKHB_LC_440)
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIHKHB_0 11 17 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_5_rep1_esr_RNIHKHB_0_LC_441)
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIHKHB_1 11 17 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_5_rep1_esr_RNIHKHB_1_LC_442)
set_location this_vga_signals.M_vcounter_q_8_rep1_esr_RNICPER 10 18 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_8_rep1_esr_RNICPER_LC_443)
set_location this_vga_signals.M_vcounter_q_9_rep1_esr_RNI79KC 10 18 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_9_rep1_esr_RNI79KC_LC_444)
set_location this_vga_signals.M_vcounter_q_RNI0FHHA4[2] 12 19 7 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNI0FHHA4[2]_LC_445)
set_location this_vga_signals.M_vcounter_q_RNI2KDQ22[3] 12 19 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNI2KDQ22[3]_LC_446)
set_location this_vga_signals.M_vcounter_q_RNI5FISK[2] 11 20 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNI5FISK[2]_LC_447)
set_location this_vga_signals.M_vcounter_q_RNI7QQL1[1] 9 20 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNI7QQL1[1]_LC_448)
set_location this_vga_signals.M_vcounter_q_RNIANU4Q[3] 12 19 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIANU4Q[3]_LC_449)
set_location this_vga_signals.M_vcounter_q_RNIC2H0Q9[1] 11 19 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIC2H0Q9[1]_LC_450)
set_location this_vga_signals.M_vcounter_q_RNICSHP[2] 9 20 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNICSHP[2]_LC_451)
set_location this_vga_signals.M_vcounter_q_RNIHM8LF[3] 11 20 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIHM8LF[3]_LC_452)
set_location this_vga_signals.M_vcounter_q_RNIMRO4P[3] 12 18 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIMRO4P[3]_LC_453)
set_location this_vga_signals.M_vcounter_q_RNIO70OS4[1] 9 19 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIO70OS4[1]_LC_454)
set_location this_vga_signals.M_vcounter_q_RNIOIKI4Q[1] 9 17 7 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]_LC_455)
set_location this_vga_signals.M_vcounter_q_RNIOV1AF[3] 11 20 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIOV1AF[3]_LC_456)
set_location this_vga_signals.M_vcounter_q_RNIQC7Q91[2] 11 20 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIQC7Q91[2]_LC_457)
set_location this_vga_signals.M_vcounter_q_RNIQVHO1[0] 14 17 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIQVHO1[0]_LC_458)
set_location this_vga_signals.M_vcounter_q_RNITVMCU[3] 12 19 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNITVMCU[3]_LC_459)
set_location this_vga_signals.M_vcounter_q_RNIUC6F91[1] 12 18 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_RNIUC6F91[1]_LC_460)
set_location this_vga_signals.M_vcounter_q_RNO[0] 13 17 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q[0]_LC_461)
set_location this_vga_signals.M_vcounter_q[0] 13 17 0 # SB_DFFSR (LogicCell: this_vga_signals.M_vcounter_q[0]_LC_461)
set_location this_vga_signals.un1_M_vcounter_q_cry_0_c 13 17 0 # SB_CARRY (LogicCell: this_vga_signals.M_vcounter_q[0]_LC_461)
set_location this_vga_signals.M_vcounter_q_RNO[1] 13 17 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q[1]_LC_462)
set_location this_vga_signals.M_vcounter_q[1] 13 17 1 # SB_DFFSR (LogicCell: this_vga_signals.M_vcounter_q[1]_LC_462)
set_location this_vga_signals.un1_M_vcounter_q_cry_1_c 13 17 1 # SB_CARRY (LogicCell: this_vga_signals.M_vcounter_q[1]_LC_462)
set_location this_vga_signals.M_vcounter_q_RNO[2] 13 17 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q[2]_LC_463)
set_location this_vga_signals.M_vcounter_q[2] 13 17 2 # SB_DFFSR (LogicCell: this_vga_signals.M_vcounter_q[2]_LC_463)
set_location this_vga_signals.un1_M_vcounter_q_cry_2_c 13 17 2 # SB_CARRY (LogicCell: this_vga_signals.M_vcounter_q[2]_LC_463)
set_location this_vga_signals.M_vcounter_q_RNO[3] 13 17 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q[3]_LC_464)
set_location this_vga_signals.M_vcounter_q[3] 13 17 3 # SB_DFFSR (LogicCell: this_vga_signals.M_vcounter_q[3]_LC_464)
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c 13 17 3 # SB_CARRY (LogicCell: this_vga_signals.M_vcounter_q[3]_LC_464)
set_location this_vga_signals.M_vcounter_q_esr_RNI1FF84[6] 9 20 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNI1FF84[6]_LC_465)
set_location this_vga_signals.M_vcounter_q_esr_RNI542T3[9] 15 17 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNI542T3[9]_LC_466)
set_location this_vga_signals.M_vcounter_q_esr_RNI67JU6[9] 15 17 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNI67JU6[9]_LC_467)
set_location this_vga_signals.M_vcounter_q_esr_RNI81G42[8] 10 20 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNI81G42[8]_LC_468)
set_location this_vga_signals.M_vcounter_q_esr_RNIBTPQ2[6] 15 17 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIBTPQ2[6]_LC_469)
set_location this_vga_signals.M_vcounter_q_esr_RNICHRV3[8] 16 18 4 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNICHRV3[8]_LC_470)
set_location this_vga_signals.M_vcounter_q_esr_RNIHT721[6] 10 20 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIHT721[6]_LC_471)
set_location this_vga_signals.M_vcounter_q_esr_RNIIDLD1[8] 15 17 4 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIIDLD1[8]_LC_472)
set_location this_vga_signals.M_vcounter_q_esr_RNIIDLD1[9] 9 20 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIIDLD1[9]_LC_473)
set_location this_vga_signals.M_vcounter_q_esr_RNIJ8O74_0[5] 11 18 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIJ8O74_0[5]_LC_474)
set_location this_vga_signals.M_vcounter_q_esr_RNIJ8O74[5] 11 20 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIJ8O74[5]_LC_475)
set_location this_vga_signals.M_vcounter_q_esr_RNIKCDU5[9] 3 16 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIKCDU5[9]_LC_476)
set_location this_vga_signals.M_vcounter_q_esr_RNIKT7S2_0[9] 5 21 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIKT7S2_0[9]_LC_477)
set_location this_vga_signals.M_vcounter_q_esr_RNIKT7S2[9] 10 20 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIKT7S2[9]_LC_478)
set_location this_vga_signals.M_vcounter_q_esr_RNILIQM_0[5] 10 19 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNILIQM_0[5]_LC_479)
set_location this_vga_signals.M_vcounter_q_esr_RNILIQM_1[5] 10 16 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNILIQM_1[5]_LC_480)
set_location this_vga_signals.M_vcounter_q_esr_RNILIQM[5] 10 20 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNILIQM[5]_LC_481)
set_location this_vga_signals.M_vcounter_q_esr_RNIP5821[9] 9 21 7 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIP5821[9]_LC_482)
set_location this_vga_signals.M_vcounter_q_esr_RNIR1G77[9] 1 17 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr_RNIR1G77[9]_LC_483)
set_location this_vga_signals.M_vcounter_q_fast_esr_RNI1TB1[9] 10 18 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr_RNI1TB1[9]_LC_484)
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIPKB1[4] 10 18 4 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr_RNIPKB1[4]_LC_485)
set_location this_vga_signals.N_326_i_i_a2 15 23 7 # SB_LUT4 (LogicCell: this_vga_signals.N_326_i_i_a2_LC_486)
set_location this_vga_signals.N_419_i_i_0_1 15 24 1 # SB_LUT4 (LogicCell: this_vga_signals.N_419_i_i_0_1_LC_487)
set_location this_vga_signals.N_419_i_i_0_a2 16 25 3 # SB_LUT4 (LogicCell: this_vga_signals.N_419_i_i_0_a2_LC_488)
set_location this_vga_signals.N_419_i_i_0_o2 17 21 7 # SB_LUT4 (LogicCell: this_vga_signals.N_419_i_i_0_o2_LC_489)
set_location this_vga_signals.N_610_0_i 14 26 7 # SB_LUT4 (LogicCell: this_vga_signals.N_610_0_i_LC_490)
set_location this_vga_signals.port_data_rw_0_i 1 21 5 # SB_LUT4 (LogicCell: this_vga_signals.port_data_rw_0_i_LC_491)
set_location this_vga_signals.un1_M_this_state_q_11_0_i 16 22 3 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_this_state_q_11_0_i_LC_492)
set_location this_vga_signals.un1_M_this_state_q_12_0_i 18 21 2 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_this_state_q_12_0_i_LC_493)
set_location this_vga_signals.un1_M_this_state_q_12_0_m2 17 22 6 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_this_state_q_12_0_m2_LC_494)
set_location this_vga_signals.un1_M_this_state_q_12_0_o3 18 21 1 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_this_state_q_12_0_o3_LC_495)
set_location this_vga_signals.un1_M_this_state_q_14 18 24 0 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_this_state_q_14_LC_496)
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OH 13 17 4 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OH_LC_497)
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c 13 17 4 # SB_CARRY (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OH_LC_497)
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PH 13 17 5 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PH_LC_498)
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c 13 17 5 # SB_CARRY (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PH_LC_498)
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQH 13 17 6 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQH_LC_499)
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c 13 17 6 # SB_CARRY (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQH_LC_499)
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERH 13 17 7 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERH_LC_500)
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c 13 17 7 # SB_CARRY (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERH_LC_500)
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSH 13 18 0 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSH_LC_501)
set_location this_vga_signals.un1_M_vcounter_q_cry_8_c 13 18 0 # SB_CARRY (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSH_LC_501)
set_location this_vga_signals.un1_M_vcounter_q_cry_8_c_RNITKTH 13 18 1 # SB_LUT4 (LogicCell: this_vga_signals.un1_M_vcounter_q_cry_8_c_RNITKTH_LC_502)
set_location this_vga_signals.un20_i_a2[3] 16 22 2 # SB_LUT4 (LogicCell: this_vga_signals.un20_i_a2[3]_LC_503)
set_location this_vga_signals.un20_i_a2_sx[3] 16 22 1 # SB_LUT4 (LogicCell: this_vga_signals.un20_i_a2_sx[3]_LC_504)
set_location this_vga_signals.un20_i_a2_x[3] 15 22 1 # SB_LUT4 (LogicCell: this_vga_signals.un20_i_a2_x[3]_LC_505)
set_location this_vga_signals.un22_i_a2_0_o2 17 23 0 # SB_LUT4 (LogicCell: this_vga_signals.un22_i_a2_0_o2_LC_506)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_ac0_4 12 23 2 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_ac0_4_LC_507)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_c3 12 22 0 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_c3_LC_508)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc1 12 22 1 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc1_LC_509)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2 12 22 4 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_LC_510)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_ns 12 22 3 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_ns_LC_511)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_x0 12 23 1 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_x0_LC_512)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_x1 12 22 2 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_x1_LC_513)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_3 12 23 4 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_3_LC_514)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3 12 21 0 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_LC_515)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axb1 12 21 6 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axb1_LC_516)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3 12 21 3 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3_LC_517)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3_1 11 21 4 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3_1_LC_518)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_ac0_3_0 12 21 4 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_ac0_3_0_LC_519)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3_0 12 21 1 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3_0_LC_520)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3_0_0 12 22 5 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3_0_0_LC_521)
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un89_sum_c3_0_1 11 21 5 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_generate_plus.mult1_un89_sum_c3_0_1_LC_522)
set_location this_vga_signals.un4_haddress.if_m2_0 11 21 3 # SB_LUT4 (LogicCell: this_vga_signals.un4_haddress.if_m2_0_LC_523)
set_location this_vga_signals.un5_vaddress.g0 9 17 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_LC_524)
set_location this_vga_signals.un5_vaddress.g0_0 9 20 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_0_LC_525)
set_location this_vga_signals.un5_vaddress.g0_0_0 9 19 0 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_0_0_LC_526)
set_location this_vga_signals.un5_vaddress.g0_1 9 20 3 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_1_LC_527)
set_location this_vga_signals.un5_vaddress.g0_11 10 16 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_11_LC_528)
set_location this_vga_signals.un5_vaddress.g0_12 9 19 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_12_LC_529)
set_location this_vga_signals.un5_vaddress.g0_13_ns 12 18 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_13_ns_LC_530)
set_location this_vga_signals.un5_vaddress.g0_13_x0 12 18 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_13_x0_LC_531)
set_location this_vga_signals.un5_vaddress.g0_13_x1 12 19 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_13_x1_LC_532)
set_location this_vga_signals.un5_vaddress.g0_14 12 19 0 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_14_LC_533)
set_location this_vga_signals.un5_vaddress.g0_15 11 19 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_15_LC_534)
set_location this_vga_signals.un5_vaddress.g0_16 10 17 0 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_16_LC_535)
set_location this_vga_signals.un5_vaddress.g0_17 11 20 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_17_LC_536)
set_location this_vga_signals.un5_vaddress.g0_18 11 17 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_18_LC_537)
set_location this_vga_signals.un5_vaddress.g0_19 9 19 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_19_LC_538)
set_location this_vga_signals.un5_vaddress.g0_1_0_a2 9 19 3 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_1_0_a2_LC_539)
set_location this_vga_signals.un5_vaddress.g0_2 12 20 0 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_2_LC_540)
set_location this_vga_signals.un5_vaddress.g0_20 11 17 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_20_LC_541)
set_location this_vga_signals.un5_vaddress.g0_21 11 17 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_21_LC_542)
set_location this_vga_signals.un5_vaddress.g0_23 10 21 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_23_LC_543)
set_location this_vga_signals.un5_vaddress.g0_24 10 19 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_24_LC_544)
set_location this_vga_signals.un5_vaddress.g0_25 10 19 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_25_LC_545)
set_location this_vga_signals.un5_vaddress.g0_26 12 17 0 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_26_LC_546)
set_location this_vga_signals.un5_vaddress.g0_2_0 9 20 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_2_0_LC_547)
set_location this_vga_signals.un5_vaddress.g0_2_0_a2 12 20 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_2_0_a2_LC_548)
set_location this_vga_signals.un5_vaddress.g0_2_0_a2_1 12 18 3 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_2_0_a2_1_LC_549)
set_location this_vga_signals.un5_vaddress.g0_3_0_a2 12 20 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_3_0_a2_LC_550)
set_location this_vga_signals.un5_vaddress.g0_3_ns 12 17 3 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_3_ns_LC_551)
set_location this_vga_signals.un5_vaddress.g0_3_x0 12 17 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_3_x0_LC_552)
set_location this_vga_signals.un5_vaddress.g0_3_x1 12 18 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_3_x1_LC_553)
set_location this_vga_signals.un5_vaddress.g0_4 10 20 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_4_LC_554)
set_location this_vga_signals.un5_vaddress.g0_4_0_a2 12 17 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_4_0_a2_LC_555)
set_location this_vga_signals.un5_vaddress.g0_5 10 16 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_5_LC_556)
set_location this_vga_signals.un5_vaddress.g0_6 10 20 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_6_LC_557)
set_location this_vga_signals.un5_vaddress.g0_6_0 10 20 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_6_0_LC_558)
set_location this_vga_signals.un5_vaddress.g0_7 10 19 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_7_LC_559)
set_location this_vga_signals.un5_vaddress.g0_9 11 18 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_9_LC_560)
set_location this_vga_signals.un5_vaddress.g0_i_0 11 20 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_0_LC_561)
set_location this_vga_signals.un5_vaddress.g0_i_m2 9 17 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_m2_LC_562)
set_location this_vga_signals.un5_vaddress.g0_i_m2_0 11 20 3 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_m2_0_LC_563)
set_location this_vga_signals.un5_vaddress.g0_i_o2 12 17 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_o2_LC_564)
set_location this_vga_signals.un5_vaddress.g0_i_x4_0 12 20 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_x4_0_LC_565)
set_location this_vga_signals.un5_vaddress.g0_i_x4_0_a2_1 10 20 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_x4_0_a2_1_LC_566)
set_location this_vga_signals.un5_vaddress.g0_i_x4_3 12 17 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_x4_3_LC_567)
set_location this_vga_signals.un5_vaddress.g0_i_x4_4 12 20 3 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_x4_4_LC_568)
set_location this_vga_signals.un5_vaddress.g0_i_x4_4_1 12 20 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g0_i_x4_4_1_LC_569)
set_location this_vga_signals.un5_vaddress.g1 9 20 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g1_LC_570)
set_location this_vga_signals.un5_vaddress.g1_0 10 19 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g1_0_LC_571)
set_location this_vga_signals.un5_vaddress.g1_1 12 17 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g1_1_LC_572)
set_location this_vga_signals.un5_vaddress.g1_2 9 19 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g1_2_LC_573)
set_location this_vga_signals.un5_vaddress.g2 9 19 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g2_LC_574)
set_location this_vga_signals.un5_vaddress.g2_0 12 20 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g2_0_LC_575)
set_location this_vga_signals.un5_vaddress.g2_1 9 19 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.g2_1_LC_576)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3 11 18 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_LC_577)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_0_2_1 11 18 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_0_2_1_LC_578)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_0 11 18 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_0_LC_579)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_1 11 18 0 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_1_LC_580)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_axb1 10 18 1 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_axb1_LC_581)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un47_sum_ac0_3 11 18 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un47_sum_ac0_3_LC_582)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_ac0_3_d 10 19 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_ac0_3_d_LC_583)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axb2 11 19 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axb2_LC_584)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_ns 11 19 3 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_ns_LC_585)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_x0 11 19 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_x0_LC_586)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_ns 12 19 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_ns_LC_587)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_x0 12 18 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_x0_LC_588)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_x1 12 19 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_x1_LC_589)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_axbxc3 12 20 6 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_axbxc3_LC_590)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_ac0_2 12 18 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_ac0_2_LC_591)
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_571 11 19 7 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_571_LC_592)
set_location this_vga_signals.un5_vaddress.if_m8_0 11 19 5 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_m8_0_LC_593)
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1 11 19 4 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_m8_0_a3_1_LC_594)
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1_1_1 10 17 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_m8_0_a3_1_1_1_LC_595)
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_a7 10 18 2 # SB_LUT4 (LogicCell: this_vga_signals.un5_vaddress.if_m8_0_a3_a7_LC_596)
set_location un1_M_this_external_address_q_cry_10_c_RNIIOGB 24 23 3 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_10_c_RNIIOGB_LC_597)
set_location un1_M_this_external_address_q_cry_11_c 24 23 3 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_10_c_RNIIOGB_LC_597)
set_location un1_M_this_external_address_q_cry_11_c_RNIKRHB 24 23 4 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_11_c_RNIKRHB_LC_598)
set_location un1_M_this_external_address_q_cry_12_c 24 23 4 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_11_c_RNIKRHB_LC_598)
set_location un1_M_this_external_address_q_cry_12_c_RNIMUIB 24 23 5 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_12_c_RNIMUIB_LC_599)
set_location un1_M_this_external_address_q_cry_13_c 24 23 5 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_12_c_RNIMUIB_LC_599)
set_location un1_M_this_external_address_q_cry_13_c_RNIO1KB 24 23 6 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_13_c_RNIO1KB_LC_600)
set_location un1_M_this_external_address_q_cry_14_c 24 23 6 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_13_c_RNIO1KB_LC_600)
set_location un1_M_this_external_address_q_cry_14_c_RNIQ4LB 24 23 7 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_14_c_RNIQ4LB_LC_601)
set_location un1_M_this_external_address_q_cry_7_c_RNIU5OB 24 23 0 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_7_c_RNIU5OB_LC_602)
set_location un1_M_this_external_address_q_cry_8_c 24 23 0 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_7_c_RNIU5OB_LC_602)
set_location un1_M_this_external_address_q_cry_8_c_RNI09PB 24 23 1 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_8_c_RNI09PB_LC_603)
set_location un1_M_this_external_address_q_cry_9_c 24 23 1 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_8_c_RNI09PB_LC_603)
set_location un1_M_this_external_address_q_cry_9_c_RNI9RGK 24 23 2 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_9_c_RNI9RGK_LC_604)
set_location un1_M_this_external_address_q_cry_10_c 24 23 2 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_9_c_RNI9RGK_LC_604)
set_location un1_M_this_sprites_address_q_cry_0_c_RNIUIDH 19 22 1 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_0_c_RNIUIDH_LC_605)
set_location un1_M_this_sprites_address_q_cry_1_c 19 22 1 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_0_c_RNIUIDH_LC_605)
set_location un1_M_this_sprites_address_q_cry_10_c_RNI09GE 19 23 3 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_10_c_RNI09GE_LC_606)
set_location un1_M_this_sprites_address_q_cry_11_c 19 23 3 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_10_c_RNI09GE_LC_606)
set_location un1_M_this_sprites_address_q_cry_11_c_RNI2CHE 19 23 4 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_11_c_RNI2CHE_LC_607)
set_location un1_M_this_sprites_address_q_cry_12_c 19 23 4 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_11_c_RNI2CHE_LC_607)
set_location un1_M_this_sprites_address_q_cry_12_c_RNI4FIE 19 23 5 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_12_c_RNI4FIE_LC_608)
set_location un1_M_this_sprites_address_q_cry_1_c_RNI0MEH 19 22 2 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_1_c_RNI0MEH_LC_609)
set_location un1_M_this_sprites_address_q_cry_2_c 19 22 2 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_1_c_RNI0MEH_LC_609)
set_location un1_M_this_sprites_address_q_cry_2_c_RNI2PFH 19 22 3 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_2_c_RNI2PFH_LC_610)
set_location un1_M_this_sprites_address_q_cry_3_c 19 22 3 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_2_c_RNI2PFH_LC_610)
set_location un1_M_this_sprites_address_q_cry_3_c_RNI4SGH 19 22 4 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_3_c_RNI4SGH_LC_611)
set_location un1_M_this_sprites_address_q_cry_4_c 19 22 4 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_3_c_RNI4SGH_LC_611)
set_location un1_M_this_sprites_address_q_cry_4_c_RNI6VHH 19 22 5 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_4_c_RNI6VHH_LC_612)
set_location un1_M_this_sprites_address_q_cry_5_c 19 22 5 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_4_c_RNI6VHH_LC_612)
set_location un1_M_this_sprites_address_q_cry_5_c_RNI82JH 19 22 6 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_5_c_RNI82JH_LC_613)
set_location un1_M_this_sprites_address_q_cry_6_c 19 22 6 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_5_c_RNI82JH_LC_613)
set_location un1_M_this_sprites_address_q_cry_6_c_RNIA5KH 19 22 7 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_6_c_RNIA5KH_LC_614)
set_location un1_M_this_sprites_address_q_cry_7_c 19 22 7 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_6_c_RNIA5KH_LC_614)
set_location un1_M_this_sprites_address_q_cry_7_c_RNIC8LH 19 23 0 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_7_c_RNIC8LH_LC_615)
set_location un1_M_this_sprites_address_q_cry_8_c 19 23 0 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_7_c_RNIC8LH_LC_615)
set_location un1_M_this_sprites_address_q_cry_8_c_RNIEBMH 19 23 1 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_8_c_RNIEBMH_LC_616)
set_location un1_M_this_sprites_address_q_cry_9_c 19 23 1 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_8_c_RNIEBMH_LC_616)
set_location un1_M_this_sprites_address_q_cry_9_c_RNIN4NQ 19 23 2 # SB_LUT4 (LogicCell: un1_M_this_sprites_address_q_cry_9_c_RNIN4NQ_LC_617)
set_location un1_M_this_sprites_address_q_cry_10_c 19 23 2 # SB_CARRY (LogicCell: un1_M_this_sprites_address_q_cry_9_c_RNIN4NQ_LC_617)
set_location M_this_data_tmp_q_esr_0_THRU_LUT4_0 26 17 1 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[0]_LC_618)
set_location M_this_data_tmp_q_esr[0] 26 17 1 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[0]_LC_618)
set_location M_this_data_tmp_q_esr_1_THRU_LUT4_0 26 17 4 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[1]_LC_619)
set_location M_this_data_tmp_q_esr[1] 26 17 4 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[1]_LC_619)
set_location M_this_data_tmp_q_esr_10_THRU_LUT4_0 23 22 6 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[10]_LC_620)
set_location M_this_data_tmp_q_esr[10] 23 22 6 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[10]_LC_620)
set_location M_this_data_tmp_q_esr_11_THRU_LUT4_0 26 19 0 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[11]_LC_621)
set_location M_this_data_tmp_q_esr[11] 26 19 0 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[11]_LC_621)
set_location M_this_data_tmp_q_esr_12_THRU_LUT4_0 26 19 1 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[12]_LC_622)
set_location M_this_data_tmp_q_esr[12] 26 19 1 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[12]_LC_622)
set_location M_this_data_tmp_q_esr_13_THRU_LUT4_0 22 22 3 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[13]_LC_623)
set_location M_this_data_tmp_q_esr[13] 22 22 3 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[13]_LC_623)
set_location M_this_data_tmp_q_esr_14_THRU_LUT4_0 26 19 6 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[14]_LC_624)
set_location M_this_data_tmp_q_esr[14] 26 19 6 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[14]_LC_624)
set_location M_this_data_tmp_q_esr_15_THRU_LUT4_0 23 13 6 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[15]_LC_625)
set_location M_this_data_tmp_q_esr[15] 23 13 6 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[15]_LC_625)
set_location M_this_data_tmp_q_esr_16_THRU_LUT4_0 24 20 0 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[16]_LC_626)
set_location M_this_data_tmp_q_esr[16] 24 20 0 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[16]_LC_626)
set_location M_this_data_tmp_q_esr_17_THRU_LUT4_0 24 20 7 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[17]_LC_627)
set_location M_this_data_tmp_q_esr[17] 24 20 7 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[17]_LC_627)
set_location M_this_data_tmp_q_esr_18_THRU_LUT4_0 24 20 3 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[18]_LC_628)
set_location M_this_data_tmp_q_esr[18] 24 20 3 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[18]_LC_628)
set_location M_this_data_tmp_q_esr_19_THRU_LUT4_0 24 20 2 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[19]_LC_629)
set_location M_this_data_tmp_q_esr[19] 24 20 2 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[19]_LC_629)
set_location M_this_data_tmp_q_esr_2_THRU_LUT4_0 26 21 2 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[2]_LC_630)
set_location M_this_data_tmp_q_esr[2] 26 21 2 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[2]_LC_630)
set_location M_this_data_tmp_q_esr_20_THRU_LUT4_0 21 20 0 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[20]_LC_631)
set_location M_this_data_tmp_q_esr[20] 21 20 0 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[20]_LC_631)
set_location M_this_data_tmp_q_esr_21_THRU_LUT4_0 23 21 1 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[21]_LC_632)
set_location M_this_data_tmp_q_esr[21] 23 21 1 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[21]_LC_632)
set_location M_this_data_tmp_q_esr_22_THRU_LUT4_0 24 20 4 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[22]_LC_633)
set_location M_this_data_tmp_q_esr[22] 24 20 4 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[22]_LC_633)
set_location M_this_data_tmp_q_esr_23_THRU_LUT4_0 24 20 5 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[23]_LC_634)
set_location M_this_data_tmp_q_esr[23] 24 20 5 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[23]_LC_634)
set_location M_this_data_tmp_q_esr_3_THRU_LUT4_0 22 26 5 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[3]_LC_635)
set_location M_this_data_tmp_q_esr[3] 22 26 5 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[3]_LC_635)
set_location M_this_data_tmp_q_esr_4_THRU_LUT4_0 19 20 5 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[4]_LC_636)
set_location M_this_data_tmp_q_esr[4] 19 20 5 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[4]_LC_636)
set_location M_this_data_tmp_q_esr_5_THRU_LUT4_0 27 20 2 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[5]_LC_637)
set_location M_this_data_tmp_q_esr[5] 27 20 2 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[5]_LC_637)
set_location M_this_data_tmp_q_esr_6_THRU_LUT4_0 23 14 6 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[6]_LC_638)
set_location M_this_data_tmp_q_esr[6] 23 14 6 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[6]_LC_638)
set_location M_this_data_tmp_q_esr_7_THRU_LUT4_0 22 14 1 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[7]_LC_639)
set_location M_this_data_tmp_q_esr[7] 22 14 1 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[7]_LC_639)
set_location M_this_data_tmp_q_esr_8_THRU_LUT4_0 26 16 7 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[8]_LC_640)
set_location M_this_data_tmp_q_esr[8] 26 16 7 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[8]_LC_640)
set_location M_this_data_tmp_q_esr_9_THRU_LUT4_0 26 19 2 # SB_LUT4 (LogicCell: M_this_data_tmp_q_esr[9]_LC_641)
set_location M_this_data_tmp_q_esr[9] 26 19 2 # SB_DFFESR (LogicCell: M_this_data_tmp_q_esr[9]_LC_641)
set_location this_delay_clk.M_pipe_q_0_THRU_LUT4_0 1 21 2 # SB_LUT4 (LogicCell: this_delay_clk.M_pipe_q[0]_LC_642)
set_location this_delay_clk.M_pipe_q[0] 1 21 2 # SB_DFF (LogicCell: this_delay_clk.M_pipe_q[0]_LC_642)
set_location this_delay_clk.M_pipe_q_1_THRU_LUT4_0 9 21 4 # SB_LUT4 (LogicCell: this_delay_clk.M_pipe_q[1]_LC_643)
set_location this_delay_clk.M_pipe_q[1] 9 21 4 # SB_DFF (LogicCell: this_delay_clk.M_pipe_q[1]_LC_643)
set_location this_delay_clk.M_pipe_q_2_THRU_LUT4_0 9 21 6 # SB_LUT4 (LogicCell: this_delay_clk.M_pipe_q[2]_LC_644)
set_location this_delay_clk.M_pipe_q[2] 9 21 6 # SB_DFF (LogicCell: this_delay_clk.M_pipe_q[2]_LC_644)
set_location this_delay_clk.M_pipe_q_3_THRU_LUT4_0 9 21 1 # SB_LUT4 (LogicCell: this_delay_clk.M_pipe_q[3]_LC_645)
set_location this_delay_clk.M_pipe_q[3] 9 21 1 # SB_DFF (LogicCell: this_delay_clk.M_pipe_q[3]_LC_645)
set_location this_delay_clk.M_pipe_q_4_THRU_LUT4_0 16 21 2 # SB_LUT4 (LogicCell: this_delay_clk.M_pipe_q[4]_LC_646)
set_location this_delay_clk.M_pipe_q[4] 16 21 2 # SB_DFF (LogicCell: this_delay_clk.M_pipe_q[4]_LC_646)
set_location this_vga_signals.M_pcounter_q_ret_1_RNIEKLV2_this_vga_signals.M_pcounter_q_0_e_0_REP_LUT4_0 13 21 6 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_0_e[0]_LC_647)
set_location this_vga_signals.M_pcounter_q_0_e[0] 13 21 6 # SB_DFFE (LogicCell: this_vga_signals.M_pcounter_q_0_e[0]_LC_647)
set_location this_vga_signals.M_pcounter_q_ret_RNIAOTU3_this_vga_signals.M_pcounter_q_0_e_1_REP_LUT4_0 13 21 5 # SB_LUT4 (LogicCell: this_vga_signals.M_pcounter_q_0_e[1]_LC_648)
set_location this_vga_signals.M_pcounter_q_0_e[1] 13 21 5 # SB_DFFE (LogicCell: this_vga_signals.M_pcounter_q_0_e[1]_LC_648)
set_location this_vga_signals.M_vcounter_q_esr_RNICHRV3_8_this_ppu.line_clk.M_last_q_REP_LUT4_0 16 17 0 # SB_LUT4 (LogicCell: this_ppu.line_clk.M_last_q_LC_649)
set_location this_ppu.line_clk.M_last_q 16 17 0 # SB_DFF (LogicCell: this_ppu.line_clk.M_last_q_LC_649)
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_THRU_LUT4_0 10 17 7 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_4_rep1_esr_LC_650)
set_location this_vga_signals.M_vcounter_q_4_rep1_esr 10 17 7 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_4_rep1_esr_LC_650)
set_location this_vga_signals.M_vcounter_q_esr_4_THRU_LUT4_0 13 20 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr[4]_LC_651)
set_location this_vga_signals.M_vcounter_q_esr[4] 13 20 6 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_esr[4]_LC_651)
set_location this_vga_signals.M_vcounter_q_fast_esr_4_THRU_LUT4_0 10 18 7 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[4]_LC_652)
set_location this_vga_signals.M_vcounter_q_fast_esr[4] 10 18 7 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[4]_LC_652)
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_THRU_LUT4_0 11 17 4 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_5_rep1_esr_LC_653)
set_location this_vga_signals.M_vcounter_q_5_rep1_esr 11 17 4 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_5_rep1_esr_LC_653)
set_location this_vga_signals.M_vcounter_q_esr_5_THRU_LUT4_0 10 19 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr[5]_LC_654)
set_location this_vga_signals.M_vcounter_q_esr[5] 10 19 3 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_esr[5]_LC_654)
set_location this_vga_signals.M_vcounter_q_fast_esr_5_THRU_LUT4_0 10 19 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[5]_LC_655)
set_location this_vga_signals.M_vcounter_q_fast_esr[5] 10 19 5 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[5]_LC_655)
set_location this_vga_signals.M_vcounter_q_6_rep1_esr_THRU_LUT4_0 10 17 4 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_6_rep1_esr_LC_656)
set_location this_vga_signals.M_vcounter_q_6_rep1_esr 10 17 4 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_6_rep1_esr_LC_656)
set_location this_vga_signals.M_vcounter_q_esr_6_THRU_LUT4_0 10 16 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr[6]_LC_657)
set_location this_vga_signals.M_vcounter_q_esr[6] 10 16 3 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_esr[6]_LC_657)
set_location this_vga_signals.M_vcounter_q_fast_esr_6_THRU_LUT4_0 11 18 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[6]_LC_658)
set_location this_vga_signals.M_vcounter_q_fast_esr[6] 11 18 3 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[6]_LC_658)
set_location this_vga_signals.M_vcounter_q_esr_7_THRU_LUT4_0 10 17 1 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr[7]_LC_659)
set_location this_vga_signals.M_vcounter_q_esr[7] 10 17 1 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_esr[7]_LC_659)
set_location this_vga_signals.M_vcounter_q_fast_esr_7_THRU_LUT4_0 9 18 0 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[7]_LC_660)
set_location this_vga_signals.M_vcounter_q_fast_esr[7] 9 18 0 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[7]_LC_660)
set_location this_vga_signals.M_vcounter_q_8_rep1_esr_THRU_LUT4_0 10 17 3 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_8_rep1_esr_LC_661)
set_location this_vga_signals.M_vcounter_q_8_rep1_esr 10 17 3 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_8_rep1_esr_LC_661)
set_location this_vga_signals.M_vcounter_q_esr_8_THRU_LUT4_0 10 16 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr[8]_LC_662)
set_location this_vga_signals.M_vcounter_q_esr[8] 10 16 5 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_esr[8]_LC_662)
set_location this_vga_signals.M_vcounter_q_fast_esr_8_THRU_LUT4_0 13 18 2 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[8]_LC_663)
set_location this_vga_signals.M_vcounter_q_fast_esr[8] 13 18 2 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[8]_LC_663)
set_location this_vga_signals.M_vcounter_q_9_rep1_esr_THRU_LUT4_0 10 17 5 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_9_rep1_esr_LC_664)
set_location this_vga_signals.M_vcounter_q_9_rep1_esr 10 17 5 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_9_rep1_esr_LC_664)
set_location this_vga_signals.M_vcounter_q_esr_9_THRU_LUT4_0 10 16 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_esr[9]_LC_665)
set_location this_vga_signals.M_vcounter_q_esr[9] 10 16 6 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_esr[9]_LC_665)
set_location this_vga_signals.M_vcounter_q_fast_esr_9_THRU_LUT4_0 10 18 6 # SB_LUT4 (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[9]_LC_666)
set_location this_vga_signals.M_vcounter_q_fast_esr[9] 10 18 6 # SB_DFFESR (LogicCell: this_vga_signals.M_vcounter_q_fast_esr[9]_LC_666)
set_location M_this_data_count_q_cry_0_THRU_LUT4_0 14 25 1 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_0_THRU_LUT4_0_LC_667)
set_location M_this_data_count_q_cry_c[1] 14 25 1 # SB_CARRY (LogicCell: M_this_data_count_q_cry_0_THRU_LUT4_0_LC_667)
set_location M_this_data_count_q_cry_1_THRU_LUT4_0 14 25 2 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_1_THRU_LUT4_0_LC_668)
set_location M_this_data_count_q_cry_c[2] 14 25 2 # SB_CARRY (LogicCell: M_this_data_count_q_cry_1_THRU_LUT4_0_LC_668)
set_location M_this_data_count_q_cry_10_THRU_LUT4_0 14 26 3 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_10_THRU_LUT4_0_LC_669)
set_location M_this_data_count_q_cry_c[11] 14 26 3 # SB_CARRY (LogicCell: M_this_data_count_q_cry_10_THRU_LUT4_0_LC_669)
set_location M_this_data_count_q_cry_11_THRU_LUT4_0 14 26 4 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_11_THRU_LUT4_0_LC_670)
set_location M_this_data_count_q_cry_c[12] 14 26 4 # SB_CARRY (LogicCell: M_this_data_count_q_cry_11_THRU_LUT4_0_LC_670)
set_location M_this_data_count_q_cry_2_THRU_LUT4_0 14 25 3 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_2_THRU_LUT4_0_LC_671)
set_location M_this_data_count_q_cry_c[3] 14 25 3 # SB_CARRY (LogicCell: M_this_data_count_q_cry_2_THRU_LUT4_0_LC_671)
set_location M_this_data_count_q_cry_3_THRU_LUT4_0 14 25 4 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_3_THRU_LUT4_0_LC_672)
set_location M_this_data_count_q_cry_c[4] 14 25 4 # SB_CARRY (LogicCell: M_this_data_count_q_cry_3_THRU_LUT4_0_LC_672)
set_location M_this_data_count_q_cry_4_THRU_LUT4_0 14 25 5 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_4_THRU_LUT4_0_LC_673)
set_location M_this_data_count_q_cry_c[5] 14 25 5 # SB_CARRY (LogicCell: M_this_data_count_q_cry_4_THRU_LUT4_0_LC_673)
set_location M_this_data_count_q_cry_6_THRU_LUT4_0 14 25 7 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_6_THRU_LUT4_0_LC_674)
set_location M_this_data_count_q_cry_c[7] 14 25 7 # SB_CARRY (LogicCell: M_this_data_count_q_cry_6_THRU_LUT4_0_LC_674)
set_location M_this_data_count_q_cry_7_THRU_LUT4_0 14 26 0 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_7_THRU_LUT4_0_LC_675)
set_location M_this_data_count_q_cry_c[8] 14 26 0 # SB_CARRY (LogicCell: M_this_data_count_q_cry_7_THRU_LUT4_0_LC_675)
set_location M_this_data_count_q_cry_8_THRU_LUT4_0 14 26 1 # SB_LUT4 (LogicCell: M_this_data_count_q_cry_8_THRU_LUT4_0_LC_676)
set_location M_this_data_count_q_cry_c[9] 14 26 1 # SB_CARRY (LogicCell: M_this_data_count_q_cry_8_THRU_LUT4_0_LC_676)
set_location this_ppu.un1_M_count_q_1_cry_0_s1_THRU_LUT4_0 16 19 1 # SB_LUT4 (LogicCell: this_ppu.un1_M_count_q_1_cry_0_s1_THRU_LUT4_0_LC_677)
set_location this_ppu.un1_M_count_q_1_cry_1_s1_c 16 19 1 # SB_CARRY (LogicCell: this_ppu.un1_M_count_q_1_cry_0_s1_THRU_LUT4_0_LC_677)
set_location this_ppu.un1_M_count_q_1_cry_1_s1_THRU_LUT4_0 16 19 2 # SB_LUT4 (LogicCell: this_ppu.un1_M_count_q_1_cry_1_s1_THRU_LUT4_0_LC_678)
set_location this_ppu.un1_M_count_q_1_cry_2_s1_c 16 19 2 # SB_CARRY (LogicCell: this_ppu.un1_M_count_q_1_cry_1_s1_THRU_LUT4_0_LC_678)
set_location this_ppu.un1_M_count_q_1_cry_2_s1_THRU_LUT4_0 16 19 3 # SB_LUT4 (LogicCell: this_ppu.un1_M_count_q_1_cry_2_s1_THRU_LUT4_0_LC_679)
set_location this_ppu.un1_M_count_q_1_cry_3_s1_c 16 19 3 # SB_CARRY (LogicCell: this_ppu.un1_M_count_q_1_cry_2_s1_THRU_LUT4_0_LC_679)
set_location this_ppu.un1_M_count_q_1_cry_3_s1_THRU_LUT4_0 16 19 4 # SB_LUT4 (LogicCell: this_ppu.un1_M_count_q_1_cry_3_s1_THRU_LUT4_0_LC_680)
set_location this_ppu.un1_M_count_q_1_cry_4_s1_c 16 19 4 # SB_CARRY (LogicCell: this_ppu.un1_M_count_q_1_cry_3_s1_THRU_LUT4_0_LC_680)
set_location this_ppu.un1_M_count_q_1_cry_4_s1_THRU_LUT4_0 16 19 5 # SB_LUT4 (LogicCell: this_ppu.un1_M_count_q_1_cry_4_s1_THRU_LUT4_0_LC_681)
set_location this_ppu.un1_M_count_q_1_cry_5_s1_c 16 19 5 # SB_CARRY (LogicCell: this_ppu.un1_M_count_q_1_cry_4_s1_THRU_LUT4_0_LC_681)
set_location this_ppu.un1_M_count_q_1_cry_5_s1_THRU_LUT4_0 16 19 6 # SB_LUT4 (LogicCell: this_ppu.un1_M_count_q_1_cry_5_s1_THRU_LUT4_0_LC_682)
set_location this_ppu.un1_M_count_q_1_cry_6_s1_c 16 19 6 # SB_CARRY (LogicCell: this_ppu.un1_M_count_q_1_cry_5_s1_THRU_LUT4_0_LC_682)
set_location this_ppu.un1_M_vaddress_q_3_cry_7_THRU_LUT4_0 22 18 0 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_3_cry_7_THRU_LUT4_0_LC_683)
set_location this_ppu.un1_M_vaddress_q_cry_7_THRU_LUT4_0 23 20 0 # SB_LUT4 (LogicCell: this_ppu.un1_M_vaddress_q_cry_7_THRU_LUT4_0_LC_684)
set_location un1_M_this_external_address_q_cry_0_THRU_LUT4_0 24 22 1 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_0_THRU_LUT4_0_LC_685)
set_location un1_M_this_external_address_q_cry_1_c 24 22 1 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_0_THRU_LUT4_0_LC_685)
set_location un1_M_this_external_address_q_cry_1_THRU_LUT4_0 24 22 2 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_1_THRU_LUT4_0_LC_686)
set_location un1_M_this_external_address_q_cry_2_c 24 22 2 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_1_THRU_LUT4_0_LC_686)
set_location un1_M_this_external_address_q_cry_2_THRU_LUT4_0 24 22 3 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_2_THRU_LUT4_0_LC_687)
set_location un1_M_this_external_address_q_cry_3_c 24 22 3 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_2_THRU_LUT4_0_LC_687)
set_location un1_M_this_external_address_q_cry_3_THRU_LUT4_0 24 22 4 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_3_THRU_LUT4_0_LC_688)
set_location un1_M_this_external_address_q_cry_4_c 24 22 4 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_3_THRU_LUT4_0_LC_688)
set_location un1_M_this_external_address_q_cry_4_THRU_LUT4_0 24 22 5 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_4_THRU_LUT4_0_LC_689)
set_location un1_M_this_external_address_q_cry_5_c 24 22 5 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_4_THRU_LUT4_0_LC_689)
set_location un1_M_this_external_address_q_cry_5_THRU_LUT4_0 24 22 6 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_5_THRU_LUT4_0_LC_690)
set_location un1_M_this_external_address_q_cry_6_c 24 22 6 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_5_THRU_LUT4_0_LC_690)
set_location un1_M_this_external_address_q_cry_6_THRU_LUT4_0 24 22 7 # SB_LUT4 (LogicCell: un1_M_this_external_address_q_cry_6_THRU_LUT4_0_LC_691)
set_location un1_M_this_external_address_q_cry_7_c 24 22 7 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_6_THRU_LUT4_0_LC_691)
set_location M_this_data_count_q_cry_c[0] 14 25 0 # SB_CARRY (LogicCell: M_this_data_count_q_cry_c[0]_LC_692)
set_location this_ppu.un1_M_count_q_1_cry_0_s1_c 16 19 0 # SB_CARRY (LogicCell: this_ppu.un1_M_count_q_1_cry_0_s1_c_LC_693)
set_location this_ppu.un1_M_haddress_q_cry_0_c 22 19 0 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_0_c_LC_694)
set_location this_ppu.un1_M_haddress_q_cry_1_c 22 19 1 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_1_c_LC_695)
set_location this_ppu.un1_M_haddress_q_cry_2_c 22 19 2 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_2_c_LC_696)
set_location this_ppu.un1_M_haddress_q_cry_3_c 22 19 3 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_3_c_LC_697)
set_location this_ppu.un1_M_haddress_q_cry_4_c 22 19 4 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_4_c_LC_698)
set_location this_ppu.un1_M_haddress_q_cry_5_c 22 19 5 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_5_c_LC_699)
set_location this_ppu.un1_M_haddress_q_cry_6_c 22 19 6 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_6_c_LC_700)
set_location this_ppu.un1_M_haddress_q_cry_7_c 22 19 7 # SB_CARRY (LogicCell: this_ppu.un1_M_haddress_q_cry_7_c_LC_701)
set_location this_ppu.un1_M_vaddress_q_cry_0_c 23 19 0 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_0_c_LC_702)
set_location this_ppu.un1_M_vaddress_q_cry_1_c 23 19 1 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_1_c_LC_703)
set_location this_ppu.un1_M_vaddress_q_cry_2_c 23 19 2 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_2_c_LC_704)
set_location this_ppu.un1_M_vaddress_q_cry_3_c 23 19 3 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_3_c_LC_705)
set_location this_ppu.un1_M_vaddress_q_cry_4_c 23 19 4 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_4_c_LC_706)
set_location this_ppu.un1_M_vaddress_q_cry_5_c 23 19 5 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_5_c_LC_707)
set_location this_ppu.un1_M_vaddress_q_cry_6_c 23 19 6 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_6_c_LC_708)
set_location this_ppu.un1_M_vaddress_q_cry_7_c 23 19 7 # SB_CARRY (LogicCell: this_ppu.un1_M_vaddress_q_cry_7_c_LC_709)
set_location this_vga_signals.un1_M_hcounter_d_cry_1_c 11 23 0 # SB_CARRY (LogicCell: this_vga_signals.un1_M_hcounter_d_cry_1_c_LC_710)
set_location un1_M_this_external_address_q_cry_0_c 24 22 0 # SB_CARRY (LogicCell: un1_M_this_external_address_q_cry_0_c_LC_711)
set_location GND -1 -1 -1 # GND
set_io clk_ibuf_gb_io 16 0 1 # ICE_GB_IO
set_io debug_obuf[0] 12 0 1 # ICE_IO
set_io debug_obuf[1] 15 0 0 # ICE_IO
set_io hblank_obuf 3 33 0 # ICE_IO
set_io hsync_obuf 2 33 0 # ICE_IO
set_io led_obuf[0] 33 6 0 # ICE_IO
set_io led_obuf[1] 33 4 1 # ICE_IO
set_io led_obuf[2] 33 4 0 # ICE_IO
set_io led_obuf[3] 33 5 0 # ICE_IO
set_io led_obuf[4] 33 2 0 # ICE_IO
set_io led_obuf[5] 33 3 1 # ICE_IO
set_io led_obuf[6] 33 1 0 # ICE_IO
set_io led_obuf[7] 33 2 1 # ICE_IO
set_io port_address_iobuf[0] 17 33 0 # ICE_IO
set_io port_address_iobuf[1] 26 33 0 # ICE_IO
set_io port_address_iobuf[2] 22 33 1 # ICE_IO
set_io port_address_iobuf[3] 33 28 0 # ICE_IO
set_io port_address_iobuf[4] 33 23 1 # ICE_IO
set_io port_address_iobuf[5] 33 21 0 # ICE_IO
set_io port_address_iobuf[6] 33 17 0 # ICE_IO
set_io port_address_iobuf[7] 33 5 1 # ICE_IO
set_io port_address_obuft[10] 20 33 1 # ICE_IO
set_io port_address_obuft[11] 30 33 1 # ICE_IO
set_io port_address_obuft[12] 33 24 1 # ICE_IO
set_io port_address_obuft[13] 33 21 1 # ICE_IO
set_io port_address_obuft[14] 33 16 1 # ICE_IO
set_io port_address_obuft[15] 33 6 1 # ICE_IO
set_io port_address_obuft[8] 16 33 1 # ICE_IO
set_io port_address_obuft[9] 25 33 0 # ICE_IO
set_io port_clk_ibuf 0 20 1 # ICE_IO
set_io port_data_ibuf[0] 14 33 1 # ICE_IO
set_io port_data_ibuf[1] 13 33 1 # ICE_IO
set_io port_data_ibuf[2] 27 33 0 # ICE_IO
set_io port_data_ibuf[3] 29 33 1 # ICE_IO
set_io port_data_ibuf[4] 33 27 1 # ICE_IO
set_io port_data_ibuf[5] 33 19 1 # ICE_IO
set_io port_data_ibuf[6] 33 11 0 # ICE_IO
set_io port_data_ibuf[7] 33 10 1 # ICE_IO
set_io port_data_rw_obuf 0 22 1 # ICE_IO
set_io port_dmab_obuf 0 4 1 # ICE_IO
set_io port_enb_ibuf 0 16 1 # ICE_IO
set_io port_nmib_obuf 0 11 1 # ICE_IO
set_io port_rw_iobuf 0 21 1 # ICE_IO
set_io rgb_obuf[0] 0 6 0 # ICE_IO
set_io rgb_obuf[1] 0 18 0 # ICE_IO
set_io rgb_obuf[2] 0 17 0 # ICE_IO
set_io rgb_obuf[3] 0 25 0 # ICE_IO
set_io rgb_obuf[4] 0 30 0 # ICE_IO
set_io rgb_obuf[5] 0 27 0 # ICE_IO
set_io rst_n_ibuf 17 0 0 # ICE_IO
set_location this_map_ram.mem_mem_0_0 8 25 0 # SB_RAM40_4K
set_location this_map_ram.mem_mem_0_1 8 27 0 # SB_RAM40_4K
set_location this_oam_ram.mem_mem_0_0 25 17 0 # SB_RAM40_4K
set_location this_oam_ram.mem_mem_0_1 25 19 0 # SB_RAM40_4K
set_io this_reset_cond.M_stage_q_RNIC5C7[9] 16 33 1 # ICE_GB
set_location this_sprites_ram.mem_mem_0_0 25 3 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_0_1 25 5 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_0 25 7 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_1 25 9 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_0 25 11 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_1 25 13 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_0 25 15 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_1 8 15 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_0 8 19 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_1 8 21 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_0 8 23 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_1 25 21 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_0 25 23 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_1 25 25 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_7_0 25 27 0 # SB_RAM40_4K
set_location this_sprites_ram.mem_mem_7_1 25 29 0 # SB_RAM40_4K
set_io this_vga_signals.M_vcounter_q_esr_RNI67JU6_0[9] 33 17 0 # ICE_GB
set_io this_vga_signals.M_vcounter_q_esr_RNIR1G77_0[9] 0 17 0 # ICE_GB
set_location this_vram.mem_mem_0_0 8 17 0 # SB_RAM40_4K
set_io vblank_obuf 5 33 0 # ICE_IO
set_io vsync_obuf 3 33 1 # ICE_IO
set_location CONSTANT_ONE_LUT4 15 19 6 # SB_LUT4 (LogicCell: LC_712)
