
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.29

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.44 source latency rd_ptr_gray[4]$_DFFE_PN0P_/CLK ^
  -0.69 target latency rd_ptr_gray_sync1[4]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.26 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: wr_ptr_bin[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net85 (net)
                  0.10    0.00    1.09 ^ input37/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.23    0.22    1.31 ^ input37/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net38 (net)
                  0.23    0.00    1.31 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.22    0.22    0.22    1.53 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.22    0.00    1.53 ^ wr_ptr_bin[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.53   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_wr_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.68    0.42    0.34    0.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_wr_clk (net)
                  0.42    0.01    0.48 ^ clkbuf_leaf_14_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.21    0.10    0.21    0.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_14_wr_clk (net)
                  0.10    0.01    0.69 ^ wr_ptr_bin[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.69   clock reconvergence pessimism
                          0.26    0.95   library removal time
                                  0.95   data required time
-----------------------------------------------------------------------------
                                  0.95   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: wr_en (input port clocked by core_clock)
Endpoint: wr_ptr_bin[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v wr_en (in)
                                         wr_en (net)
                  0.00    0.00    0.20 v input36/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     5    0.04    0.16    0.18    0.38 v input36/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net37 (net)
                  0.16    0.00    0.39 v _2998_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     9    0.13    0.15    0.24    0.62 v _2998_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _1460_ (net)
                  0.15    0.00    0.63 v _3000_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.82 v _3000_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0558_ (net)
                  0.07    0.00    0.82 v wr_ptr_bin[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_wr_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.68    0.42    0.34    0.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_wr_clk (net)
                  0.42    0.01    0.48 ^ clkbuf_leaf_14_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.21    0.10    0.21    0.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_14_wr_clk (net)
                  0.10    0.01    0.69 ^ wr_ptr_bin[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.69   clock reconvergence pessimism
                          0.06    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net85 (net)
                  0.10    0.00    1.09 ^ input37/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.23    0.22    1.31 ^ input37/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net38 (net)
                  0.23    0.00    1.31 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.22    0.22    0.22    1.53 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.22    0.01    1.54 ^ rd_ptr_gray_sync1[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.08    0.00    0.00   10.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13   10.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_wr_clk (net)
                  0.08    0.00   10.13 ^ clkbuf_1_0__f_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.68    0.42    0.34   10.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_wr_clk (net)
                  0.42    0.01   10.48 ^ clkbuf_leaf_14_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.21    0.10    0.21   10.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_14_wr_clk (net)
                  0.10    0.00   10.69 ^ rd_ptr_gray_sync1[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.69   clock reconvergence pessimism
                          0.11   10.80   library recovery time
                                 10.80   data required time
-----------------------------------------------------------------------------
                                 10.80   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  9.26   slack (MET)


Startpoint: rd_ptr_gray_sync2[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_wr_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.68    0.42    0.34    0.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_wr_clk (net)
                  0.42    0.01    0.48 ^ clkbuf_leaf_14_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.21    0.10    0.21    0.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_14_wr_clk (net)
                  0.10    0.00    0.69 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.47    1.16 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[4] (net)
                  0.13    0.00    1.16 ^ _1525_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.29    1.45 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.11    0.00    1.45 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.12    0.30    1.76 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.12    0.00    1.76 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.30    2.06 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    2.06 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    2.38 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.06    0.00    2.38 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.23    0.28    2.66 ^ _3045_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1478_ (net)
                  0.23    0.00    2.66 ^ _3028_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.36    3.03 ^ _3028_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _1480_ (net)
                  0.21    0.00    3.03 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    3.09 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0574_ (net)
                  0.07    0.00    3.09 v _1540_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.13    3.22 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0575_ (net)
                  0.06    0.00    3.22 v _1541_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    3.42 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0576_ (net)
                  0.09    0.00    3.42 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.13    3.55 ^ _1542_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0577_ (net)
                  0.18    0.00    3.55 ^ _1543_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.12    0.30    3.85 v _1543_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0578_ (net)
                  0.12    0.00    3.85 v _3027_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    3.95 ^ _3027_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         net78 (net)
                  0.14    0.00    3.95 ^ output77/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    4.51 ^ output77/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         wr_almost_full (net)
                  0.07    0.00    4.51 ^ wr_almost_full (out)
                                  4.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.29   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net85 (net)
                  0.10    0.00    1.09 ^ input37/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.23    0.22    1.31 ^ input37/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net38 (net)
                  0.23    0.00    1.31 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.22    0.22    0.22    1.53 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.22    0.01    1.54 ^ rd_ptr_gray_sync1[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.08    0.00    0.00   10.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13   10.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_wr_clk (net)
                  0.08    0.00   10.13 ^ clkbuf_1_0__f_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.68    0.42    0.34   10.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_wr_clk (net)
                  0.42    0.01   10.48 ^ clkbuf_leaf_14_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.21    0.10    0.21   10.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_14_wr_clk (net)
                  0.10    0.00   10.69 ^ rd_ptr_gray_sync1[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.69   clock reconvergence pessimism
                          0.11   10.80   library recovery time
                                 10.80   data required time
-----------------------------------------------------------------------------
                                 10.80   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  9.26   slack (MET)


Startpoint: rd_ptr_gray_sync2[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_wr_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.68    0.42    0.34    0.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_wr_clk (net)
                  0.42    0.01    0.48 ^ clkbuf_leaf_14_wr_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.21    0.10    0.21    0.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_14_wr_clk (net)
                  0.10    0.00    0.69 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.47    1.16 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[4] (net)
                  0.13    0.00    1.16 ^ _1525_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.29    1.45 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.11    0.00    1.45 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.12    0.30    1.76 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.12    0.00    1.76 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.30    2.06 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    2.06 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    2.38 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.06    0.00    2.38 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.23    0.28    2.66 ^ _3045_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1478_ (net)
                  0.23    0.00    2.66 ^ _3028_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.36    3.03 ^ _3028_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _1480_ (net)
                  0.21    0.00    3.03 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    3.09 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0574_ (net)
                  0.07    0.00    3.09 v _1540_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.13    3.22 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0575_ (net)
                  0.06    0.00    3.22 v _1541_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    3.42 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0576_ (net)
                  0.09    0.00    3.42 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.13    3.55 ^ _1542_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0577_ (net)
                  0.18    0.00    3.55 ^ _1543_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.12    0.30    3.85 v _1543_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0578_ (net)
                  0.12    0.00    3.85 v _3027_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    3.95 ^ _3027_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         net78 (net)
                  0.14    0.00    3.95 ^ output77/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    4.51 ^ output77/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         wr_almost_full (net)
                  0.07    0.00    4.51 ^ wr_almost_full (out)
                                  4.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.29   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.02921462059021

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7247

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21497921645641327

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9636

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync2[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][14]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wr_clk (in)
   0.13    0.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.34    0.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.69 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.47    1.16 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.29    1.45 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.30    1.76 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.30    2.06 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.32    2.38 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.36    2.74 v _3045_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.28    3.03 v _1530_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.18    3.20 ^ _1531_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.33    3.53 ^ _1989_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.30    3.83 ^ _1990_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.25    4.08 ^ _1991_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.23    4.32 v _1997_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.32 v mem[4][14]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.32   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ wr_clk (in)
   0.13   10.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.34   10.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.21   10.68 ^ clkbuf_leaf_13_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.68 ^ mem[4][14]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.68   clock reconvergence pessimism
  -0.08   10.61   library setup time
          10.61   data required time
---------------------------------------------------------
          10.61   data required time
          -4.32   data arrival time
---------------------------------------------------------
           6.29   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync1[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wr_clk (in)
   0.13    0.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.34    0.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.69 ^ rd_ptr_gray_sync1[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    1.06 v rd_ptr_gray_sync1[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    1.06 v rd_ptr_gray_sync2[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.06   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wr_clk (in)
   0.13    0.13 ^ clkbuf_0_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.34    0.47 ^ clkbuf_1_0__f_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.69 ^ clkbuf_leaf_14_wr_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.69 ^ rd_ptr_gray_sync2[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.69   clock reconvergence pessimism
   0.06    0.75   library hold time
           0.75   data required time
---------------------------------------------------------
           0.75   data required time
          -1.06   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6893

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.6945

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.5114

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.2886

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
117.227468

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.97e-02   2.01e-02   3.43e-07   1.20e-01  41.0%
Combinational          9.78e-02   3.29e-02   4.27e-07   1.31e-01  44.7%
Clock                  2.44e-02   1.75e-02   3.38e-07   4.19e-02  14.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.22e-01   7.05e-02   1.11e-06   2.92e-01 100.0%
                          75.9%      24.1%       0.0%
