#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  1 15:02:55 2021
# Process ID: 16152
# Current directory: D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/11_lcd_rgb_colorbar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9924 D:\ZYNQ7020\FPGA Design\ZYNQ_7020_FPGA\RLT\11_lcd_rgb_colorbar\lcd_rgb_colorbar.xpr
# Log file: D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/11_lcd_rgb_colorbar/vivado.log
# Journal file: D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/11_lcd_rgb_colorbar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/11_lcd_rgb_colorbar/lcd_rgb_colorbar.xpr}
INFO: [Project 1-313] Project file moved from 'F:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/11_lcd_rgb_colorbar' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 835.910 ; gain = 155.605
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  1 15:40:48 2021...
