VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-11925-ga544f5fea-dirty
Revision: v8.0.0-11925-ga544f5fea-dirty
Compiled: 2025-01-14T21:35:49
Compiler: GNU 9.4.0 on Linux-4.15.0-213-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
./vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml stereovision0.pre-vpr.blif --route_chan_width 50 --sdc_file A.sdc --terminate_if_timing_fails on

Using up to 1 parallel worker(s)

Architecture file: k6_frac_N10_frac_chain_mem32K_40nm.xml
Circuit name: stereovision0.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 15.1 MiB, delta_rss +2.0 MiB)

Timing analysis: ON
Circuit netlist file: stereovision0.pre-vpr.net
Circuit placement file: stereovision0.pre-vpr.place
Circuit routing file: stereovision0.pre-vpr.route
Circuit SDC file: A.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Analytical Placer: DISABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_chan_width: 50
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.choke_points: on
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 50
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 23.2 MiB, delta_rss +8.1 MiB)
Circuit file: stereovision0.pre-vpr.blif
# Load circuit
Found constant-one generator 'offchip_sram_oe~1'
Found constant-zero generator 'offchip_sram_addr~18'
Found constant-zero generator 'offchip_sram_addr~17'
Found constant-zero generator 'depth_out~15'
Found constant-zero generator 'depth_out~14'
Found constant-zero generator 'depth_out~13'
Found constant-zero generator 'depth_out~12'
Found constant-zero generator 'depth_out~11'
Found constant-zero generator 'depth_out~10'
Found constant-zero generator 'depth_out~9'
Found constant-zero generator 'depth_out~8'
Found constant-zero generator 'tm3_vidout_blue~1'
Found constant-zero generator 'tm3_vidout_blue~0'
Found constant-zero generator 'tm3_vidout_green~1'
Found constant-zero generator 'tm3_vidout_green~0'
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'unconn'
# Load circuit took 0.43 seconds (max_rss 74.1 MiB, delta_rss +50.9 MiB)
# Clean circuit
Absorbed 8953 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  510 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 666
Swept block(s)      : 0
Constant Pins Marked: 510
# Clean circuit took 0.06 seconds (max_rss 74.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.08 seconds (max_rss 74.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.03 seconds (max_rss 74.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 21365
    .input :     169
    .latch :   11497
    .names :    6779
        0-LUT:      17
        1-LUT:      47
        2-LUT:     130
        3-LUT:    5652
        4-LUT:     130
        5-LUT:     565
        6-LUT:     238
    .output:     197
    adder  :    2723
  Nets  : 23225
    Avg Fanout:     2.3
    Max Fanout: 11497.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 76534
  Timing Graph Edges: 112526
  Timing Graph Levels: 34
# Build Timing Graph took 0.15 seconds (max_rss 74.8 MiB, delta_rss +0.7 MiB)
Netlist contains 1 clocks
  Netlist Clock 'tm3_clk_v0' Fanout: 11497 pins (15.0%), 11497 blocks (53.8%)
# Load Timing Constraints

Applied 1 SDC commands from 'A.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'tm3_clk_v0' Source: 'tm3_clk_v0.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 74.8 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'stereovision0.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 21365, total nets: 23225, total inputs: 169, total outputs: 197
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,0.6 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Warning 2: 168 timing startpoints were not constrained during timing analysis
Warning 3: 283 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   410/10249     4%                           49    11 x 11    
   826/10249     8%                           96    14 x 14    
  1242/10249    12%                          134    16 x 16    
  1659/10249    16%                          173    18 x 18    
  2076/10249    20%                          212    19 x 19    
  2496/10249    24%                          250    21 x 21    
  2906/10249    28%                          281    22 x 22    
  3330/10249    32%                          309    23 x 23    
  3746/10249    36%                          338    24 x 24    
  4165/10249    40%                          367    25 x 25    
  4574/10249    44%                          391    25 x 25    
  4986/10249    48%                          415    26 x 26    
  5409/10249    52%                          440    27 x 27    
  5828/10249    56%                          465    27 x 27    
  6240/10249    60%                          486    28 x 28    
  6653/10249    64%                          508    29 x 29    
  7071/10249    68%                          529    29 x 29    
  7491/10249    73%                          550    30 x 30    
  7904/10249    77%                          571    30 x 30    
  8319/10249    81%                          593    31 x 31    
  8734/10249    85%                          614    31 x 31    
  9155/10249    89%                          636    31 x 31    
  9574/10249    93%                          657    32 x 32    
  9983/10249    97%                          819    34 x 34    
 10249/10249   100%                         1085    34 x 34    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 6601
  LEs used for logic and registers    : 5155
  LEs used for logic only             : 385
  LEs used for registers only         : 1061

Incr Slack updates 1 in 0.00199042 sec
Full Max Req/Worst Slack updates 1 in 0.00060528 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00455765 sec
FPGA sized to 34 x 34 (auto)
Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.36 Type: io
	Block Utilization: 0.94 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        366                               0.538251                     0.461749   
       clb        719                                13.5257                      8.17663   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 17177 out of 23225 nets, 6048 nets not absorbed.

Netlist conversion complete.

# Packing took 11.42 seconds (max_rss 145.6 MiB, delta_rss +70.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'stereovision0.pre-vpr.net'.
Detected 17 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 2.08242 seconds).
Warning 4: Treated 17 constant nets as global which will not be routed (to see net names increase packer verbosity).
Warning 5: Netlist contains 771 global net to non-global architecture pin connections
Warning 6: Logic block #670 (offchip_sram_oe~1) has only 1 output pin 'offchip_sram_oe~1.O[19]'. It may be a constant generator.
Warning 7: Logic block #671 (offchip_sram_addr~18) has only 1 output pin 'offchip_sram_addr~18.O[19]'. It may be a constant generator.
Warning 8: Logic block #672 (offchip_sram_addr~17) has only 1 output pin 'offchip_sram_addr~17.O[19]'. It may be a constant generator.
Warning 9: Logic block #673 (depth_out~15) has only 1 output pin 'depth_out~15.O[19]'. It may be a constant generator.
Warning 10: Logic block #674 (depth_out~14) has only 1 output pin 'depth_out~14.O[19]'. It may be a constant generator.
Warning 11: Logic block #675 (depth_out~13) has only 1 output pin 'depth_out~13.O[19]'. It may be a constant generator.
Warning 12: Logic block #676 (depth_out~12) has only 1 output pin 'depth_out~12.O[19]'. It may be a constant generator.
Warning 13: Logic block #677 (depth_out~11) has only 1 output pin 'depth_out~11.O[19]'. It may be a constant generator.
Warning 14: Logic block #678 (depth_out~10) has only 1 output pin 'depth_out~10.O[19]'. It may be a constant generator.
Warning 15: Logic block #679 (depth_out~9) has only 1 output pin 'depth_out~9.O[19]'. It may be a constant generator.
Warning 16: Logic block #680 (depth_out~8) has only 1 output pin 'depth_out~8.O[19]'. It may be a constant generator.
Warning 17: Logic block #681 (tm3_vidout_blue~1) has only 1 output pin 'tm3_vidout_blue~1.O[19]'. It may be a constant generator.
Warning 18: Logic block #682 (tm3_vidout_blue~0) has only 1 output pin 'tm3_vidout_blue~0.O[19]'. It may be a constant generator.
Warning 19: Logic block #683 (tm3_vidout_green~1) has only 1 output pin 'tm3_vidout_green~1.O[19]'. It may be a constant generator.
Warning 20: Logic block #684 (tm3_vidout_green~0) has only 1 output pin 'tm3_vidout_green~0.O[19]'. It may be a constant generator.
Warning 21: Logic block #685 (gnd) has only 1 output pin 'gnd.O[19]'. It may be a constant generator.
Warning 22: Logic block #686 (vcc) has only 1 output pin 'vcc.O[19]'. It may be a constant generator.
Completed clustering consistency check successfully.

Pb types usage...
  io               : 366
   inpad           : 169
   outpad          : 197
  clb              : 719
   fle             : 6601
    lut5inter      : 6363
     ble5          : 12081
      flut5        : 9358
       lut5        : 6509
        lut        : 6509
       ff          : 9164
      arithmetic   : 2723
       lut4        : 32
        lut        : 32
       adder       : 2723
       ff          : 2266
    ble6           : 238
     lut6          : 238
      lut          : 238
     ff            : 67

# Load packing took 2.36 seconds (max_rss 203.7 MiB, delta_rss +58.1 MiB)
# Create Device
## Build Device Grid
FPGA sized to 34 x 34: 1156 grid tiles (auto)

Resource usage...
	Netlist
		366	blocks of type: io
	Architecture
		1024	blocks of type: io
	Netlist
		719	blocks of type: clb
	Architecture
		768	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		32	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		20	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.36 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.94 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
## Build routing resource graph took 0.52 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 117488
  RR Graph Edges: 638304
# Create Device took 0.59 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.13 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 23: Found no more sample locations for SOURCE in io
Warning 24: Found no more sample locations for OPIN in io
Warning 25: Found no more sample locations for SOURCE in clb
Warning 26: Found no more sample locations for OPIN in clb
Warning 27: Found no more sample locations for SOURCE in mult_36
Warning 28: Found no more sample locations for OPIN in mult_36
Warning 29: Found no more sample locations for SOURCE in memory
Warning 30: Found no more sample locations for OPIN in memory
## Computing src/opin lookahead took 0.02 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.15 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
Serial Connection Router is being destroyed. Time spent on path search: 0.000 seconds.
# Computing placement delta delay look-up took 0.00 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Compressed grid construction
# Compressed grid construction took 0.00 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types
Warning 31: 168 timing startpoints were not constrained during timing analysis
Warning 32: 283 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 145203

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 2904.06 td_cost: 2.19629e-06
Initial placement estimated Critical Path Delay (CPD): 6.63028 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2087.72 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -4.63028 ns

Initial placement estimated setup slack histogram:
[ -4.6e-09:   -4e-09)   10 (  0.1%) |
[   -4e-09: -3.4e-09)   16 (  0.1%) |
[ -3.4e-09: -2.8e-09)   63 (  0.6%) |*
[ -2.8e-09: -2.2e-09)  146 (  1.3%) |**
[ -2.2e-09: -1.6e-09)  258 (  2.3%) |***
[ -1.6e-09: -9.8e-10)  184 (  1.6%) |**
[ -9.8e-10: -3.7e-10)  898 (  7.9%) |************
[ -3.7e-10:  2.4e-10) 2957 ( 26.0%) |***************************************
[  2.4e-10:  8.5e-10) 3375 ( 29.6%) |*********************************************
[  8.5e-10:  1.5e-09) 3478 ( 30.5%) |**********************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 5573
Warning 33: Starting t: 500 of 1085 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 1.0e-03   0.940    2217.76 1.8756e-06   5.255  -1.48e+03   -3.255   0.752  0.0223   33.0     1.00      5573  1.000
   2    0.1 1.0e-03   0.945    2129.45 1.319e-06    7.080  -1.24e+03   -5.080   0.731  0.0233   33.0     1.00     11146  0.950
   3    0.1 9.5e-04   0.957    2030.41 1.5303e-06   5.667       -962   -3.667   0.718  0.0204   33.0     1.00     16719  0.950
   4    0.1 9.0e-04   0.959    1939.95 1.6011e-06   5.155       -913   -3.155   0.692  0.0328   33.0     1.00     22292  0.950
   5    0.1 8.5e-04   0.976    1864.13 1.238e-06    6.313       -730   -4.313   0.679  0.0202   33.0     1.00     27865  0.950
   6    0.1 8.1e-04   0.958    1817.71 1.5971e-06   4.814       -752   -2.814   0.660  0.0305   33.0     1.00     33438  0.950
   7    0.1 7.7e-04   0.978    1743.25 1.4483e-06   4.990       -634   -2.990   0.664  0.0112   33.0     1.00     39011  0.950
   8    0.1 7.3e-04   0.974    1718.65 1.5692e-06   4.550       -677   -2.550   0.657  0.0146   33.0     1.00     44584  0.950
   9    0.1 7.0e-04   0.972    1702.48 1.3106e-06   5.292       -565   -3.292   0.650  0.0101   33.0     1.00     50157  0.950
  10    0.1 6.6e-04   0.963    1670.76 1.2641e-06   5.399       -551   -3.399   0.650  0.0197   33.0     1.00     55730  0.950
  11    0.1 6.3e-04   0.961    1585.34 1.4554e-06   4.448       -503   -2.448   0.617  0.0160   33.0     1.00     61303  0.950
  12    0.1 6.0e-04   0.979    1550.40 1.4319e-06   4.331       -412   -2.331   0.612  0.0105   33.0     1.00     66876  0.950
  13    0.1 5.7e-04   0.975    1508.66 1.4173e-06   4.315       -475   -2.315   0.605  0.0178   33.0     1.00     72449  0.950
  14    0.1 5.4e-04   0.983    1460.38 1.2001e-06   4.894       -418   -2.894   0.590  0.0066   33.0     1.00     78022  0.950
  15    0.1 5.1e-04   0.976    1420.89 1.2721e-06   4.533       -413   -2.533   0.581  0.0087   33.0     1.00     83595  0.950
  16    0.1 4.9e-04   0.961    1394.48 1.138e-06    4.959       -468   -2.959   0.571  0.0160   33.0     1.00     89168  0.950
  17    0.1 4.6e-04   0.972    1343.89 1.1671e-06   4.608       -400   -2.608   0.559  0.0121   33.0     1.00     94741  0.950
  18    0.1 4.4e-04   0.981    1304.56 1.3361e-06   3.919       -319   -1.919   0.532  0.0065   33.0     1.00    100314  0.950
  19    0.1 4.2e-04   0.980    1291.84 1.2198e-06   4.279       -359   -2.279   0.537  0.0094   33.0     1.00    105887  0.950
  20    0.1 4.0e-04   0.978    1253.88 1.2742e-06   3.976       -318   -1.976   0.512  0.0114   33.0     1.00    111460  0.950
  21    0.1 3.8e-04   0.996    1236.34 1.2518e-06   3.999       -352   -1.999   0.498  0.0044   33.0     1.00    117033  0.950
  22    0.1 3.6e-04   0.984    1219.04 1.2342e-06   4.044       -372   -2.044   0.493  0.0079   33.0     1.00    122606  0.950
  23    0.1 3.4e-04   0.978    1202.42 1.2197e-06   4.055       -339   -2.055   0.486  0.0083   33.0     1.00    128179  0.950
  24    0.1 3.2e-04   0.977    1168.17 1.221e-06    3.977       -324   -1.977   0.470  0.0123   33.0     1.00    133752  0.950
  25    0.1 3.1e-04   0.994    1148.71 1.1281e-06   4.177       -300   -2.177   0.458  0.0081   33.0     1.00    139325  0.950
  26    0.1 2.9e-04   1.001    1146.82 1.2091e-06   3.891       -279   -1.891   0.430  0.0063   33.0     1.00    144898  0.950
  27    0.1 2.8e-04   0.986    1122.07 1.122e-06    3.885       -360   -1.885   0.427  0.0053   32.7     1.07    150471  0.950
  28    0.1 2.6e-04   0.982    1104.84 9.8192e-07   3.959       -300   -1.959   0.424  0.0066   32.3     1.16    156044  0.950
  29    0.1 2.5e-04   0.991    1091.45 9.7486e-07   3.621       -287   -1.621   0.422  0.0058   31.7     1.27    161617  0.950
  30    0.1 2.4e-04   0.978    1059.43 8.3e-07      3.747       -344   -1.747   0.413  0.0110   31.2     1.40    167190  0.950
  31    0.1 2.2e-04   0.986    1045.61 6.3327e-07   3.962       -297   -1.962   0.388  0.0042   30.3     1.58    172763  0.950
  32    0.1 2.1e-04   0.983    1040.18 4.552e-07    3.954       -282   -1.954   0.401  0.0064   28.8     1.92    178336  0.950
  33    0.1 2.0e-04   0.991    1036.32 4.3448e-07   3.609       -261   -1.609   0.383  0.0068   27.6     2.17    183909  0.950
  34    0.1 1.9e-04   0.988    1017.78 2.9879e-07   3.750       -262   -1.750   0.374  0.0052   26.1     2.52    189482  0.950
  35    0.1 1.8e-04   0.987    1013.77 2.3861e-07   3.672       -269   -1.672   0.379  0.0083   24.3     2.89    195055  0.950
  36    0.1 1.7e-04   0.984     991.30 1.9783e-07   3.602       -255   -1.602   0.347  0.0086   22.9     3.22    200628  0.950
  37    0.1 1.7e-04   0.987     983.76 1.4554e-07   3.601       -248   -1.601   0.343  0.0052   20.7     3.68    206201  0.950
  38    0.1 1.6e-04   0.983     982.84 1.1503e-07   3.601       -261   -1.601   0.348  0.0083   18.7     4.12    211774  0.950
  39    0.1 1.5e-04   0.989     980.33 8.9396e-08   3.601       -231   -1.601   0.336  0.0057   17.0     4.50    217347  0.950
  40    0.1 1.4e-04   0.992     979.68 7.3774e-08   3.601       -225   -1.601   0.334  0.0036   15.3     4.88    222920  0.950
  41    0.1 1.3e-04   0.989     980.32 7.2214e-08   3.529       -288   -1.529   0.332  0.0060   13.6     5.23    228493  0.950
  42    0.1 1.3e-04   0.983     956.20 6.0415e-08   3.529       -236   -1.529   0.326  0.0065   12.2     5.56    234066  0.950
  43    0.1 1.2e-04   0.995     948.56 5.3012e-08   3.529       -218   -1.529   0.320  0.0028   10.8     5.86    239639  0.950
  44    0.1 1.2e-04   0.993     945.01 4.8276e-08   3.529       -217   -1.529   0.325  0.0045    9.5     6.14    245212  0.950
  45    0.1 1.1e-04   0.993     940.80 4.4339e-08   3.529       -212   -1.529   0.296  0.0035    8.4     6.38    250785  0.950
  46    0.1 1.0e-04   0.992     933.40 4.0887e-08   3.529       -212   -1.529   0.297  0.0037    7.2     6.65    256358  0.950
  47    0.1 9.9e-05   0.988     921.74 3.9861e-08   3.529       -250   -1.529   0.310  0.0050    6.2     6.87    261931  0.950
  48    0.1 9.4e-05   0.991     917.99 3.8113e-08   3.529       -242   -1.529   0.301  0.0051    5.4     7.04    267504  0.950
  49    0.1 8.9e-05   0.985     896.93 3.5036e-08   3.529       -210   -1.529   0.391  0.0072    4.6     7.21    273077  0.950
  50    0.1 8.5e-05   0.992     873.78 3.2927e-08   3.550       -214   -1.550   0.369  0.0048    4.4     7.26    278650  0.950
  51    0.1 8.1e-05   0.996     860.76 3.2461e-08   3.550       -216   -1.550   0.364  0.0022    4.1     7.33    284223  0.950
  52    0.1 7.7e-05   0.992     851.71 3.1935e-08   3.550       -223   -1.550   0.359  0.0043    3.8     7.39    289796  0.950
  53    0.1 7.3e-05   0.993     837.58 3.0864e-08   3.550       -214   -1.550   0.339  0.0031    3.5     7.46    295369  0.950
  54    0.1 6.9e-05   0.999     832.88 3.0336e-08   3.550       -214   -1.550   0.347  0.0010    3.1     7.54    300942  0.950
  55    0.1 6.6e-05   0.996     825.57 2.9853e-08   3.550       -212   -1.550   0.388  0.0024    2.8     7.60    306515  0.950
  56    0.1 6.2e-05   0.995     820.42 3.1745e-08   3.550       -285   -1.550   0.375  0.0038    2.7     7.63    312088  0.950
  57    0.1 5.9e-05   0.993     814.48 2.9375e-08   3.550       -218   -1.550   0.363  0.0038    2.5     7.67    317661  0.950
  58    0.1 5.6e-05   0.997     810.21 3.3169e-08   3.467       -212   -1.467   0.363  0.0013    2.3     7.71    323234  0.950
  59    0.1 5.4e-05   0.995     802.19 3.2627e-08   3.467       -209   -1.467   0.345  0.0021    2.1     7.75    328807  0.950
  60    0.1 5.1e-05   0.997     796.85 3.2267e-08   3.467       -207   -1.467   0.326  0.0010    1.9     7.80    334380  0.950
  61    0.1 4.8e-05   0.996     791.83 3.1846e-08   3.467       -207   -1.467   0.316  0.0017    1.7     7.84    339953  0.950
  62    0.1 4.6e-05   0.999     790.18 3.1576e-08   3.467       -207   -1.467   0.320  0.0009    1.5     7.89    345526  0.950
  63    0.1 4.4e-05   0.997     784.78 3.1347e-08   3.467       -205   -1.467   0.314  0.0013    1.3     7.93    351099  0.950
  64    0.1 4.1e-05   0.999     782.67 3.116e-08    3.467       -208   -1.467   0.304  0.0004    1.2     7.97    356672  0.950
  65    0.1 3.9e-05   0.998     780.63 3.0785e-08   3.467       -207   -1.467   0.299  0.0014    1.0     8.00    362245  0.950
  66    0.1 3.7e-05   0.999     779.70 3.0437e-08   3.467       -204   -1.467   0.286  0.0005    1.0     8.00    367818  0.950
  67    0.1 3.5e-05   0.999     777.20 3.0799e-08   3.467       -206   -1.467   0.285  0.0011    1.0     8.00    373391  0.950
  68    0.1 3.4e-05   0.998     772.73 3.0564e-08   3.467       -204   -1.467   0.280  0.0008    1.0     8.00    378964  0.950
  69    0.1 3.2e-05   1.000     771.57 3.0834e-08   3.467       -207   -1.467   0.271  0.0003    1.0     8.00    384537  0.950
  70    0.1 3.0e-05   0.999     770.70 3.067e-08    3.467       -205   -1.467   0.260  0.0008    1.0     8.00    390110  0.950
  71    0.1 2.9e-05   0.999     768.45 3.0792e-08   3.467       -206   -1.467   0.263  0.0003    1.0     8.00    395683  0.950
  72    0.1 2.7e-05   0.999     766.92 3.0799e-08   3.467       -206   -1.467   0.252  0.0004    1.0     8.00    401256  0.950
  73    0.1 2.6e-05   0.999     765.84 3.0731e-08   3.467       -206   -1.467   0.245  0.0003    1.0     8.00    406829  0.950
  74    0.1 2.5e-05   0.999     765.14 3.0779e-08   3.467       -206   -1.467   0.253  0.0003    1.0     8.00    412402  0.950
  75    0.1 2.4e-05   0.999     762.80 3.0961e-08   3.467       -206   -1.467   0.238  0.0008    1.0     8.00    417975  0.950
  76    0.1 2.2e-05   0.999     762.20 3.0865e-08   3.467       -206   -1.467   0.217  0.0004    1.0     8.00    423548  0.950
  77    0.1 2.1e-05   0.998     760.12 3.0627e-08   3.467       -205   -1.467   0.213  0.0006    1.0     8.00    429121  0.950
  78    0.1 2.0e-05   1.000     758.63 3.0627e-08   3.467       -205   -1.467   0.215  0.0003    1.0     8.00    434694  0.950
  79    0.1 1.9e-05   1.000     757.97 3.0681e-08   3.467       -205   -1.467   0.205  0.0002    1.0     8.00    440267  0.950
  80    0.1 1.8e-05   1.000     757.93 3.0659e-08   3.467       -205   -1.467   0.206  0.0002    1.0     8.00    445840  0.950
  81    0.1 1.7e-05   1.000     757.87 3.0674e-08   3.467       -206   -1.467   0.195  0.0002    1.0     8.00    451413  0.950
  82    0.1 1.6e-05   0.999     757.43 3.0686e-08   3.467       -206   -1.467   0.201  0.0002    1.0     8.00    456986  0.950
  83    0.1 1.6e-05   0.999     756.52 3.0741e-08   3.467       -208   -1.467   0.201  0.0002    1.0     8.00    462559  0.950
  84    0.1 1.5e-05   1.000     756.62 3.0659e-08   3.467       -206   -1.467   0.193  0.0002    1.0     8.00    468132  0.950
  85    0.1 1.4e-05   1.000     756.31 3.0656e-08   3.467       -206   -1.467   0.192  0.0001    1.0     8.00    473705  0.950
  86    0.1 1.3e-05   0.999     755.44 3.0722e-08   3.467       -207   -1.467   0.199  0.0003    1.0     8.00    479278  0.950
  87    0.1 1.3e-05   1.000     755.05 3.0638e-08   3.467       -206   -1.467   0.189  0.0003    1.0     8.00    484851  0.950
  88    0.1 1.2e-05   1.000     754.60 3.0636e-08   3.467       -205   -1.467   0.189  0.0002    1.0     8.00    490424  0.950
  89    0.1 1.1e-05   0.999     753.89 3.0636e-08   3.467       -205   -1.467   0.180  0.0002    1.0     8.00    495997  0.950
  90    0.1 1.1e-05   1.000     753.59 3.076e-08    3.467       -208   -1.467   0.176  0.0001    1.0     8.00    501570  0.950
  91    0.1 1.0e-05   1.000     753.31 3.0649e-08   3.467       -205   -1.467   0.174  0.0001    1.0     8.00    507143  0.950
  92    0.1 9.8e-06   1.000     752.95 3.0746e-08   3.467       -207   -1.467   0.173  0.0001    1.0     8.00    512716  0.950
  93    0.1 9.4e-06   1.000     752.92 3.0739e-08   3.467       -208   -1.467   0.169  0.0001    1.0     8.00    518289  0.950
  94    0.1 8.9e-06   1.000     752.85 3.073e-08    3.467       -208   -1.467   0.161  0.0002    1.0     8.00    523862  0.950
  95    0.1 8.4e-06   1.000     752.38 3.0716e-08   3.467       -207   -1.467   0.153  0.0002    1.0     8.00    529435  0.950
  96    0.1 8.0e-06   1.000     751.86 3.0723e-08   3.467       -207   -1.467   0.150  0.0001    1.0     8.00    535008  0.950
Agent's 2nd state: 
  97    0.1 6.4e-06   1.000     751.55 3.0728e-08   3.467       -207   -1.467   0.152  0.0002    1.0     8.00    540581  0.800
Checkpoint saved: bb_costs=751.048, TD costs=3.07353e-08, CPD=  3.467 (ns) 
  98    0.1 6.1e-06   1.000     751.07 3.073e-08    3.467       -207   -1.467   0.082  0.0001    1.0     8.00    546154  0.950
  99    0.1 4.9e-06   1.000     750.75 3.0661e-08   3.467       -205   -1.467   0.079  0.0001    1.0     8.00    551727  0.800
 100    0.1 3.9e-06   1.000     750.53 3.066e-08    3.467       -205   -1.467   0.076  0.0001    1.0     8.00    557300  0.800
 101    0.1 3.1e-06   1.000     750.33 3.0659e-08   3.467       -205   -1.467   0.073  0.0000    1.0     8.00    562873  0.800
 102    0.1 2.5e-06   1.000     750.18 3.0654e-08   3.467       -205   -1.467   0.072  0.0000    1.0     8.00    568446  0.800
 103    0.1 2.0e-06   1.000     750.07 3.0656e-08   3.467       -205   -1.467   0.070  0.0001    1.0     8.00    574019  0.800
 104    0.1 1.6e-06   1.000     750.03 3.0651e-08   3.467       -205   -1.467   0.075  0.0000    1.0     8.00    579592  0.800
 105    0.1 1.3e-06   1.000     749.97 3.0654e-08   3.467       -205   -1.467   0.071  0.0000    1.0     8.00    585165  0.800
 106    0.1 1.0e-06   1.000     749.90 3.0638e-08   3.467       -205   -1.467   0.071  0.0001    1.0     8.00    590738  0.800
 107    0.1 0.0e+00   1.000     749.85 3.0657e-08   3.467       -205   -1.467   0.041  0.0000    1.0     8.00    596311  0.800
## Placement Quench took 0.07 seconds (max_rss 203.7 MiB)
post-quench CPD = 3.46746 (ns) 

BB estimate of min-dist (placement) wire length: 37492

Completed placement consistency check successfully.

Swaps called: 597396

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.46746 ns, Fmax: 288.396 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.46746 ns
Placement estimated setup Total Negative Slack (sTNS): -205.481 ns

Placement estimated setup slack histogram:
[ -1.5e-09: -1.2e-09)   27 (  0.2%) |
[ -1.2e-09: -8.8e-10)   43 (  0.4%) |*
[ -8.8e-10: -5.9e-10)   81 (  0.7%) |*
[ -5.9e-10:   -3e-10)  101 (  0.9%) |**
[   -3e-10: -6.2e-12)  117 (  1.0%) |**
[ -6.2e-12:  2.9e-10)  619 (  5.4%) |**********
[  2.9e-10:  5.8e-10) 2238 ( 19.7%) |************************************
[  5.8e-10:  8.7e-10) 2599 ( 22.8%) |******************************************
[  8.7e-10:  1.2e-09) 2847 ( 25.0%) |**********************************************
[  1.2e-09:  1.5e-09) 2713 ( 23.8%) |********************************************

Placement estimated geomean non-virtual intra-domain period: 3.46746 ns (288.396 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 3.46746 ns (288.396 MHz)

Placement cost: 0.999874, bb_cost: 749.85, td_cost: 3.06505e-08, 

Placement resource usage:
  io  implemented as io : 366
  clb implemented as clb: 719

Placement number of temperatures: 107
Placement total # of swap attempts: 597396
	Swaps accepted: 204266 (34.2 %)
	Swaps rejected: 362322 (60.7 %)
	Swaps aborted:  30808 ( 5.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                8.13             72.82           27.18          0.00         
                   Median                 8.06             62.83           18.39          18.78        
                   Centroid               8.08             66.64           19.07          14.29        
                   W. Centroid            8.12             58.60           27.39          14.01        
                   W. Median              0.43             0.12            0.08           99.81        

clb                Uniform                15.93            9.74            90.26          0.00         
                   Median                 15.90            24.98           71.33          3.68         
                   Centroid               15.73            24.00           75.02          0.98         
                   W. Centroid            16.00            23.41           75.75          0.84         
                   W. Median              0.91             2.02            92.78          5.20         
                   Crit. Uniform          1.35             0.00            100.00         0.00         
                   Feasible Region        1.35             0.00            100.00         0.00         


Placement Quench timing analysis took 0.0279228 seconds (0.0236545 STA, 0.00426834 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 3.26586 seconds (2.72684 STA, 0.539026 slack) (109 full updates: 109 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 7.61 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Warning 34: 168 timing startpoints were not constrained during timing analysis
Warning 35: 283 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1917 ( 19.3%) |***************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3) 3277 ( 33.0%) |**********************************************
[      0.3:      0.4) 2151 ( 21.7%) |******************************
[      0.4:      0.5) 1774 ( 17.9%) |*************************
[      0.5:      0.6)  318 (  3.2%) |****
[      0.6:      0.7)  193 (  1.9%) |***
[      0.7:      0.8)  124 (  1.2%) |**
[      0.8:      0.9)  106 (  1.1%) |*
[      0.9:        1)   62 (  0.6%) |*
## Initializing router criticalities took 0.34 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 36: 168 timing startpoints were not constrained during timing analysis
Warning 37: 283 timing endpoints were not constrained during timing analysis
   1    0.1     0.0    0  236029    6030    8452    4744 ( 4.038%)   49609 (47.0%)    3.606     -397.8     -1.606      0.000      0.000      N/A
Incr Slack updates 109 in 0.172709 sec
Full Max Req/Worst Slack updates 37 in 0.0199922 sec
Incr Max Req/Worst Slack updates 72 in 0.0468714 sec
Incr Criticality updates 68 in 0.143224 sec
Full Criticality updates 41 in 0.119478 sec
   2    0.1     0.5    0  209240    4287    6500    1950 ( 1.660%)   50005 (47.4%)    3.628     -261.2     -1.628      0.000      0.000      N/A
   3    0.1     0.6    0  139514    2288    3751    1558 ( 1.326%)   50804 (48.1%)    3.621     -646.8     -1.621      0.000      0.000      N/A
   4    0.1     0.8    0  133153    1865    3146    1187 ( 1.010%)   51972 (49.2%)    3.621     -633.1     -1.621      0.000      0.000      N/A
   5    0.1     1.1    0  121871    1476    2701     818 ( 0.696%)   52853 (50.1%)    3.621     -279.2     -1.621      0.000      0.000      N/A
   6    0.1     1.4    0   91100    1027    1926     526 ( 0.448%)   53575 (50.7%)    3.621     -283.1     -1.621      0.000      0.000      N/A
   7    0.1     1.9    0   79971     724    1604     346 ( 0.294%)   54260 (51.4%)    3.621     -302.7     -1.621      0.000      0.000      N/A
   8    0.1     2.4    0   50058     457     923     219 ( 0.186%)   54822 (51.9%)    3.621     -311.2     -1.621      0.000      0.000      N/A
   9    0.1     3.1    0   47619     309     747     125 ( 0.106%)   55255 (52.3%)    3.621     -346.6     -1.621      0.000      0.000      N/A
  10    0.1     4.1    0   25079     155     366      67 ( 0.057%)   55436 (52.5%)    3.621     -355.5     -1.621      0.000      0.000       20
  11    0.1     5.3    0   12663      95     208      34 ( 0.029%)   55561 (52.6%)    3.621     -356.5     -1.621      0.000      0.000       18
  12    0.1     6.9    0   11723      62     167      24 ( 0.020%)   55683 (52.7%)    3.621     -362.1     -1.621      0.000      0.000       18
  13    0.1     9.0    0    6269      40      96       9 ( 0.008%)   55759 (52.8%)    3.621     -364.0     -1.621      0.000      0.000       18
  14    0.1    11.6    0    3963      24      70      10 ( 0.009%)   55791 (52.8%)    3.621     -362.4     -1.621      0.000      0.000       17
  15    0.1    15.1    0    5765      23      71       8 ( 0.007%)   55815 (52.9%)    3.694     -366.3     -1.694      0.000      0.000       18
  16    0.1    19.7    0    4949      22      74       4 ( 0.003%)   55887 (52.9%)    3.621     -367.1     -1.621      0.000      0.000       18
  17    0.1    25.6    0    3551      17      60       5 ( 0.004%)   55887 (52.9%)    3.621     -368.0     -1.621      0.000      0.000       19
  18    0.1    33.3    0    2622      16      62       4 ( 0.003%)   55875 (52.9%)    3.621     -367.5     -1.621      0.000      0.000       20
  19    0.1    43.3    0    3914      17      61       2 ( 0.002%)   55958 (53.0%)    3.672     -370.7     -1.672      0.000      0.000       21
  20    0.1    56.2    0    4564      17      62       2 ( 0.002%)   55967 (53.0%)    3.621     -369.4     -1.621      0.000      0.000       21
  21    0.1    73.1    0    3903      15      59       1 ( 0.001%)   55975 (53.0%)    3.621     -369.4     -1.621      0.000      0.000       22
  22    0.1    95.0    0    3915      14      59       1 ( 0.001%)   55979 (53.0%)    3.621     -369.4     -1.621      0.000      0.000       22
  23    0.1   123.5    0    6334      14      59       0 ( 0.000%)   56018 (53.0%)    3.964     -380.8     -1.964      0.000      0.000       22
Restoring best routing
Critical path: 3.96352 ns
Successfully routed after 23 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1917 ( 19.3%) |*******************************
[      0.1:      0.2) 1274 ( 12.8%) |*********************
[      0.2:      0.3) 2140 ( 21.6%) |***********************************
[      0.3:      0.4) 2805 ( 28.3%) |**********************************************
[      0.4:      0.5) 1019 ( 10.3%) |*****************
[      0.5:      0.6)  384 (  3.9%) |******
[      0.6:      0.7)  145 (  1.5%) |**
[      0.7:      0.8)  154 (  1.6%) |***
[      0.8:      0.9)   70 (  0.7%) |*
[      0.9:        1)   14 (  0.1%) |
Router Stats: total_nets_routed: 18994 total_connections_routed: 31224 total_heap_pushes: 1207769 total_heap_pops: 250378 
Serial Connection Router is being destroyed. Time spent on path search: 0.153 seconds.
# Routing took 2.13 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.02 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1716262679
Circuit successfully routed with a channel width factor of 50.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
Found 12714 mismatches between routing and packing results.
Fixed 8542 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.15 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        366                               0.538251                     0.461749   
       clb        719                                13.5257                      8.17663   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 17177 out of 23225 nets, 6048 nets not absorbed.


Average number of bends per net: 0.978275  Maximum # of bends: 41

Number of global nets: 18
Number of routed nets (nonglobal): 6030
Wire length results (in units of 1 clb segments)...
	Total wirelength: 56018, average net length: 9.28988
	Maximum net length: 501

Wire length results in terms of physical segments...
	Total wiring segments used: 14472, average wire segments per net: 2.40000
	Maximum segments used by a net: 129
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)  28 (  1.3%) |**
[      0.8:      0.9)  88 (  4.0%) |******
[      0.7:      0.8) 730 ( 33.5%) |***********************************************
[      0.5:      0.6) 462 ( 21.2%) |******************************
[      0.4:      0.5) 284 ( 13.0%) |******************
[      0.3:      0.4) 214 (  9.8%) |**************
[      0.2:      0.3) 134 (  6.2%) |*********
[      0.1:      0.2)  98 (  4.5%) |******
[        0:      0.1) 140 (  6.4%) |*********
Maximum routing channel utilization:         1 at (25,15)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      44  30.647       50
                         1      40  17.971       50
                         2      37  18.294       50
                         3      43  22.588       50
                         4      41  23.824       50
                         5      36  23.647       50
                         6      35  21.882       50
                         7      39  22.794       50
                         8      40  25.676       50
                         9      36  25.412       50
                        10      38  28.794       50
                        11      41  30.912       50
                        12      37  27.853       50
                        13      40  28.147       50
                        14      45  28.824       50
                        15      50  31.118       50
                        16      48  29.676       50
                        17      47  30.853       50
                        18      49  29.529       50
                        19      49  28.765       50
                        20      45  29.382       50
                        21      48  29.029       50
                        22      41  27.941       50
                        23      38  25.147       50
                        24      35  25.059       50
                        25      35  25.118       50
                        26      34  23.294       50
                        27      35  20.853       50
                        28      34  21.265       50
                        29      39  19.382       50
                        30      34  19.059       50
                        31      31  17.294       50
                        32      33  17.500       50
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      25   9.088       50
                         1      23   9.647       50
                         2      31  15.000       50
                         3      34  25.029       50
                         4      39  25.118       50
                         5      34  21.912       50
                         6      31  19.735       50
                         7      41  26.882       50
                         8      36  27.324       50
                         9      31  23.912       50
                        10      32  22.029       50
                        11      41  29.765       50
                        12      41  30.324       50
                        13      36  27.265       50
                        14      36  24.324       50
                        15      43  30.000       50
                        16      44  32.000       50
                        17      35  26.853       50
                        18      37  26.412       50
                        19      44  30.853       50
                        20      42  31.294       50
                        21      45  26.765       50
                        22      47  25.735       50
                        23      47  30.529       50
                        24      47  29.941       50
                        25      45  24.529       50
                        26      48  24.235       50
                        27      46  26.529       50
                        28      43  26.471       50
                        29      32  19.029       50
                        30      40  24.559       50
                        31      38  24.176       50
                        32      38  22.794       50

Total tracks in x-direction: 1650, in y-direction: 1650

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.50233e+07
	Total used logic block area: 3.875e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 3.91613e+06, per logic tile: 3387.65

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  14436
                                                      Y      4  14436

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.504

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.499

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.501

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.501
Warning 38: 168 timing startpoints were not constrained during timing analysis
Warning 39: 283 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  4.3e-10) 7672 ( 67.4%) |**********************************************
[  4.3e-10:  5.6e-10) 1565 ( 13.7%) |*********
[  5.6e-10:    7e-10) 1476 ( 13.0%) |*********
[    7e-10:  8.3e-10)  385 (  3.4%) |**
[  8.3e-10:  9.7e-10)  158 (  1.4%) |*
[  9.7e-10:  1.1e-09)  100 (  0.9%) |*
[  1.1e-09:  1.2e-09)   19 (  0.2%) |
[  1.2e-09:  1.4e-09)    4 (  0.0%) |
[  1.4e-09:  1.5e-09)    4 (  0.0%) |
[  1.5e-09:  1.6e-09)    2 (  0.0%) |

Final critical path delay (least slack): 3.96352 ns, Fmax: 252.301 MHz
Final setup Worst Negative Slack (sWNS): -1.96352 ns
Final setup Total Negative Slack (sTNS): -380.76 ns

Final setup slack histogram:
[   -2e-09: -1.6e-09)    8 (  0.1%) |
[ -1.6e-09: -1.3e-09)   33 (  0.3%) |*
[ -1.3e-09: -9.4e-10)   42 (  0.4%) |*
[ -9.4e-10:   -6e-10)  128 (  1.1%) |**
[   -6e-10: -2.5e-10)  217 (  1.9%) |****
[ -2.5e-10:  8.8e-11)  845 (  7.4%) |**************
[  8.8e-11:  4.3e-10) 2338 ( 20.5%) |***************************************
[  4.3e-10:  7.7e-10) 2705 ( 23.8%) |*********************************************
[  7.7e-10:  1.1e-09) 2311 ( 20.3%) |***************************************
[  1.1e-09:  1.5e-09) 2758 ( 24.2%) |**********************************************

Final geomean non-virtual intra-domain period: 3.96352 ns (252.301 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.96352 ns (252.301 MHz)

Incr Slack updates 1 in 0.00162171 sec
Full Max Req/Worst Slack updates 1 in 0.00057166 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00307103 sec
Error 1: 
Type: Timing
File: /home/elgamma8/research/release/vtr-verilog-to-routing/vpr/src/timing/timing_util.cpp
Line: 430
Message: 
Design did not meet timing constraints.
Timing failed and terminate_if_timing_fails set -- exiting
