initSidebarItems({"mod":[["mbmon","I2C Master Bus Monitor"],["mclkocnt","I2C Master Clock Low Timeout Count"],["mcr","I2C Master Configuration"],["mcr2","I2C Master Configuration 2"],["mcs","I2C Master Control/Status"],["mdr","I2C Master Data"],["micr","I2C Master Interrupt Clear"],["mimr","I2C Master Interrupt Mask"],["mmis","I2C Master Masked Interrupt Status"],["mris","I2C Master Raw Interrupt Status"],["msa","I2C Master Slave Address"],["mtpr","I2C Master Timer Period"],["pc","I2C Peripheral Configuration"],["pp","I2C Peripheral Properties"],["sackctl","I2C Slave ACK Control"],["scsr","I2C Slave Control/Status"],["sdr","I2C Slave Data"],["sicr","I2C Slave Interrupt Clear"],["simr","I2C Slave Interrupt Mask"],["smis","I2C Slave Masked Interrupt Status"],["soar","I2C Slave Own Address"],["soar2","I2C Slave Own Address 2"],["sris","I2C Slave Raw Interrupt Status"]],"struct":[["RegisterBlock","Register block"]],"type":[["MBMON","I2C Master Bus Monitor"],["MCLKOCNT","I2C Master Clock Low Timeout Count"],["MCR","I2C Master Configuration"],["MCR2","I2C Master Configuration 2"],["MCS","I2C Master Control/Status"],["MDR","I2C Master Data"],["MICR","I2C Master Interrupt Clear"],["MIMR","I2C Master Interrupt Mask"],["MMIS","I2C Master Masked Interrupt Status"],["MRIS","I2C Master Raw Interrupt Status"],["MSA","I2C Master Slave Address"],["MTPR","I2C Master Timer Period"],["PC","I2C Peripheral Configuration"],["PP","I2C Peripheral Properties"],["SACKCTL","I2C Slave ACK Control"],["SCSR","I2C Slave Control/Status"],["SDR","I2C Slave Data"],["SICR","I2C Slave Interrupt Clear"],["SIMR","I2C Slave Interrupt Mask"],["SMIS","I2C Slave Masked Interrupt Status"],["SOAR","I2C Slave Own Address"],["SOAR2","I2C Slave Own Address 2"],["SRIS","I2C Slave Raw Interrupt Status"]]});