// Seed: 3819774113
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7
);
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  wire  id_4,
    output tri   id_5,
    output tri0  id_6,
    output wire  id_7,
    output uwire id_8
);
  tri0 id_10;
  module_0(
      id_10, id_5, id_1, id_8, id_8, id_2, id_10, id_10
  );
  always @(id_3);
  always_latch @(id_2 or posedge 1'b0);
  assign id_5 = 1;
  wire id_11;
  wire id_12;
  assign id_7 = id_10;
  assign id_0 = 1;
endmodule
