set_property LOC GTYE4_CHANNEL_X1Y28 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]
set_property LOC GTYE4_CHANNEL_X1Y29 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]
set_property LOC GTYE4_CHANNEL_X1Y30 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]
set_property LOC GTYE4_CHANNEL_X1Y31 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]
set_property LOC GTYE4_CHANNEL_X1Y32 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]
set_property LOC GTYE4_CHANNEL_X1Y33 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]
set_property LOC GTYE4_CHANNEL_X1Y34 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]
set_property LOC GTYE4_CHANNEL_X1Y35 [get_cells {design_1_i/xdma_0/inst/pcie4_ip_i/inst/design_1_xdma_0_1_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]
set_property PACKAGE_PIN AN4 [get_ports {pci_express_x8_rxp[7]}]
set_property PACKAGE_PIN AN3 [get_ports {pci_express_x8_rxn[7]}]
set_property PACKAGE_PIN AN9 [get_ports {pci_express_x8_txp[7]}]
set_property PACKAGE_PIN AN8 [get_ports {pci_express_x8_txn[7]}]
set_property PACKAGE_PIN AM2 [get_ports {pci_express_x8_rxp[6]}]
set_property PACKAGE_PIN AM1 [get_ports {pci_express_x8_rxn[6]}]
set_property PACKAGE_PIN AM7 [get_ports {pci_express_x8_txp[6]}]
set_property PACKAGE_PIN AM6 [get_ports {pci_express_x8_txn[6]}]
set_property PACKAGE_PIN AL4 [get_ports {pci_express_x8_rxp[5]}]
set_property PACKAGE_PIN AL3 [get_ports {pci_express_x8_rxn[5]}]
set_property PACKAGE_PIN AL9 [get_ports {pci_express_x8_txp[5]}]
set_property PACKAGE_PIN AL8 [get_ports {pci_express_x8_txn[5]}]
set_property PACKAGE_PIN AK2 [get_ports {pci_express_x8_rxp[4]}]
set_property PACKAGE_PIN AK1 [get_ports {pci_express_x8_rxn[4]}]
set_property PACKAGE_PIN AK7 [get_ports {pci_express_x8_txp[4]}]
set_property PACKAGE_PIN AK6 [get_ports {pci_express_x8_txn[4]}]
set_property PACKAGE_PIN AJ4 [get_ports {pci_express_x8_rxp[3]}]
set_property PACKAGE_PIN AJ3 [get_ports {pci_express_x8_rxn[3]}]
set_property PACKAGE_PIN AJ9 [get_ports {pci_express_x8_txp[3]}]
set_property PACKAGE_PIN AJ8 [get_ports {pci_express_x8_txn[3]}]
set_property PACKAGE_PIN AH2 [get_ports {pci_express_x8_rxp[2]}]
set_property PACKAGE_PIN AH1 [get_ports {pci_express_x8_rxn[2]}]
set_property PACKAGE_PIN AH7 [get_ports {pci_express_x8_txp[2]}]
set_property PACKAGE_PIN AH6 [get_ports {pci_express_x8_txn[2]}]
set_property PACKAGE_PIN AG4 [get_ports {pci_express_x8_rxp[1]}]
set_property PACKAGE_PIN AG3 [get_ports {pci_express_x8_rxn[1]}]
set_property PACKAGE_PIN AG9 [get_ports {pci_express_x8_txp[1]}]
set_property PACKAGE_PIN AG8 [get_ports {pci_express_x8_txn[1]}]
set_property PACKAGE_PIN AF2 [get_ports {pci_express_x8_rxp[0]}]
set_property PACKAGE_PIN AF1 [get_ports {pci_express_x8_rxn[0]}]
set_property PACKAGE_PIN AF7 [get_ports {pci_express_x8_txp[0]}]
set_property PACKAGE_PIN AF6 [get_ports {pci_express_x8_txn[0]}]
set_property PACKAGE_PIN AP13 [get_ports {spi_rtl_ss_io[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {spi_rtl_ss_io[0]}]
set_property PACKAGE_PIN AR13 [get_ports spi_rtl_io0_io]
set_property PACKAGE_PIN AM13 [get_ports spi_rtl_io1_io]
set_property PACKAGE_PIN AN13 [get_ports spi_rtl_sck_io]
set_property IOSTANDARD POD12_DCI [get_ports spi_rtl_io0_io]
set_property IOSTANDARD POD12_DCI [get_ports spi_rtl_io1_io]
set_property IOSTANDARD POD12_DCI [get_ports spi_rtl_sck_io]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
