

================================================================
== Vivado HLS Report for 'sum'
================================================================
* Date:           Wed Dec 12 12:36:58 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       Lenet5_50MHz
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.521|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  120|  120|  120|  120|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   10|   10|         2|          -|          -|     5|    no    |
        |- Loop 2     |  108|  108|        27|          -|          -|     4|    no    |
        | + Loop 2.1  |   25|   25|         5|          -|          -|     5|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:164]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_2, %2 ]"   --->   Operation 11 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i3 %k, -3" [../Desktop/buildTest/sum.c:164]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.68ns)   --->   "%k_2 = add i3 %k, 1" [../Desktop/buildTest/sum.c:164]   --->   Operation 14 'add' 'k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader3.preheader, label %2" [../Desktop/buildTest/sum.c:164]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = zext i3 %k to i64" [../Desktop/buildTest/sum.c:165]   --->   Operation 16 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [25 x float]* %x, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:165]   --->   Operation 17 'getelementptr' 'x_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 18 'load' 'x_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/buildTest/sum.c:168]   --->   Operation 19 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 20 [1/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 20 'load' 'x_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [5 x float]* %y, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:165]   --->   Operation 21 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.15ns)   --->   "store float %x_load, float* %y_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 22 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:164]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.77>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_3, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 24 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%k_1_cast = zext i3 %k_1 to i4" [../Desktop/buildTest/sum.c:168]   --->   Operation 25 'zext' 'k_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %k_1, -4" [../Desktop/buildTest/sum.c:168]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 27 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.68ns)   --->   "%k_3 = add i3 %k_1, 1" [../Desktop/buildTest/sum.c:168]   --->   Operation 28 'add' 'k_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader.preheader" [../Desktop/buildTest/sum.c:168]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i3 %k_1 to i2" [../Desktop/buildTest/sum.c:168]   --->   Operation 30 'trunc' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1, i2 0)" [../Desktop/buildTest/sum.c:170]   --->   Operation 31 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %k_1_cast, %p_shl" [../Desktop/buildTest/sum.c:170]   --->   Operation 32 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/buildTest/sum.c:170]   --->   Operation 33 'zext' 'tmp1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:169]   --->   Operation 34 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/sum.c:173]   --->   Operation 35 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.70>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 36 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i4" [../Desktop/buildTest/sum.c:169]   --->   Operation 37 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %b_k, -3" [../Desktop/buildTest/sum.c:169]   --->   Operation 38 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 39 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.68ns)   --->   "%b_k_1 = add i3 %b_k, 1" [../Desktop/buildTest/sum.c:169]   --->   Operation 40 'add' 'b_k_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %3" [../Desktop/buildTest/sum.c:169]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %b_k_cast, 5" [../Desktop/buildTest/sum.c:170]   --->   Operation 42 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/buildTest/sum.c:170]   --->   Operation 43 'zext' 'tmp2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.77ns)   --->   "%tmp_5 = add i5 %tmp2_cast, %tmp1_cast" [../Desktop/buildTest/sum.c:170]   --->   Operation 44 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = zext i5 %tmp_5 to i64" [../Desktop/buildTest/sum.c:170]   --->   Operation 45 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [25 x float]* %x, i64 0, i64 %tmp_6" [../Desktop/buildTest/sum.c:170]   --->   Operation 46 'getelementptr' 'x_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.15ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 47 'load' 'x_load_1' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = zext i3 %b_k to i64" [../Desktop/buildTest/sum.c:170]   --->   Operation 48 'zext' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr [5 x float]* %y, i64 0, i64 %tmp_7" [../Desktop/buildTest/sum.c:170]   --->   Operation 49 'getelementptr' 'y_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.15ns)   --->   "%y_load = load float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 50 'load' 'y_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 51 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 12.5>
ST_6 : Operation 52 [1/2] (2.15ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 52 'load' 'x_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 53 [1/2] (2.15ns)   --->   "%y_load = load float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 53 'load' 'y_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 54 [4/4] (10.3ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 54 'fadd' 'tmp_8' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 10.3>
ST_7 : Operation 55 [3/4] (10.3ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 55 'fadd' 'tmp_8' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 10.3>
ST_8 : Operation 56 [2/4] (10.3ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 56 'fadd' 'tmp_8' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 12.5>
ST_9 : Operation 57 [1/4] (10.3ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 57 'fadd' 'tmp_8' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (2.15ns)   --->   "store float %tmp_8, float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:169]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10 (br               ) [ 0111000000]
k           (phi              ) [ 0010000000]
exitcond2   (icmp             ) [ 0011000000]
empty       (speclooptripcount) [ 0000000000]
k_2         (add              ) [ 0111000000]
StgValue_15 (br               ) [ 0000000000]
tmp         (zext             ) [ 0001000000]
x_addr      (getelementptr    ) [ 0001000000]
StgValue_19 (br               ) [ 0011111111]
x_load      (load             ) [ 0000000000]
y_addr      (getelementptr    ) [ 0000000000]
StgValue_22 (store            ) [ 0000000000]
StgValue_23 (br               ) [ 0111000000]
k_1         (phi              ) [ 0000100000]
k_1_cast    (zext             ) [ 0000000000]
exitcond1   (icmp             ) [ 0000111111]
empty_11    (speclooptripcount) [ 0000000000]
k_3         (add              ) [ 0010111111]
StgValue_29 (br               ) [ 0000000000]
tmp_1       (trunc            ) [ 0000000000]
p_shl       (bitconcatenate   ) [ 0000000000]
tmp1        (add              ) [ 0000000000]
tmp1_cast   (zext             ) [ 0000011111]
StgValue_34 (br               ) [ 0000111111]
StgValue_35 (ret              ) [ 0000000000]
b_k         (phi              ) [ 0000010000]
b_k_cast    (zext             ) [ 0000000000]
exitcond    (icmp             ) [ 0000111111]
empty_12    (speclooptripcount) [ 0000000000]
b_k_1       (add              ) [ 0000111111]
StgValue_41 (br               ) [ 0000000000]
tmp2        (add              ) [ 0000000000]
tmp2_cast   (zext             ) [ 0000000000]
tmp_5       (add              ) [ 0000000000]
tmp_6       (zext             ) [ 0000000000]
x_addr_1    (getelementptr    ) [ 0000001000]
tmp_7       (zext             ) [ 0000000000]
y_addr_1    (getelementptr    ) [ 0000001111]
StgValue_51 (br               ) [ 0010111111]
x_load_1    (load             ) [ 0000000111]
y_load      (load             ) [ 0000000111]
tmp_8       (fadd             ) [ 0000000000]
StgValue_58 (store            ) [ 0000000000]
StgValue_59 (br               ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="x_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="3" slack="0"/>
<pin id="30" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="5" slack="0"/>
<pin id="35" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="36" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 x_load_1/5 "/>
</bind>
</comp>

<comp id="39" class="1004" name="y_addr_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="3" slack="1"/>
<pin id="43" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/3 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="3" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_22/3 y_load/5 StgValue_58/9 "/>
</bind>
</comp>

<comp id="53" class="1004" name="x_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="5" slack="0"/>
<pin id="57" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="y_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_1/5 "/>
</bind>
</comp>

<comp id="69" class="1005" name="k_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="1"/>
<pin id="71" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="k_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="k_1_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="1"/>
<pin id="82" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="k_1_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="91" class="1005" name="b_k_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="1"/>
<pin id="93" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="b_k_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exitcond2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_1_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exitcond1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="k_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_shl_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp1_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b_k_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_k_cast/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="b_k_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_1/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp2_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="1"/>
<pin id="193" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_6_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_7_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="k_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="218" class="1005" name="x_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="k_3_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp1_cast_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="239" class="1005" name="b_k_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b_k_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="x_addr_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="1"/>
<pin id="246" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="y_addr_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="x_load_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="y_load_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="14" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="33" pin="3"/><net_sink comp="46" pin=1"/></net>

<net id="52"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="53" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="102" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="107"><net_src comp="46" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="33" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="73" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="73" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="73" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="129"><net_src comp="84" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="84" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="84" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="84" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="126" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="95" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="95" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="95" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="164" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="203"><net_src comp="95" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="211"><net_src comp="115" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="216"><net_src comp="121" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="221"><net_src comp="26" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="229"><net_src comp="136" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="234"><net_src comp="160" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="242"><net_src comp="174" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="247"><net_src comp="53" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="252"><net_src comp="61" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="257"><net_src comp="33" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="262"><net_src comp="46" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 9 }
 - Input state : 
	Port: sum : x | {2 3 5 6 }
	Port: sum : y | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		k_2 : 1
		StgValue_15 : 2
		tmp : 1
		x_addr : 2
		x_load : 3
	State 3
		StgValue_22 : 1
	State 4
		k_1_cast : 1
		exitcond1 : 1
		k_3 : 1
		StgValue_29 : 2
		tmp_1 : 1
		p_shl : 2
		tmp1 : 3
		tmp1_cast : 4
	State 5
		b_k_cast : 1
		exitcond : 1
		b_k_1 : 1
		StgValue_41 : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp_5 : 4
		tmp_6 : 5
		x_addr_1 : 6
		x_load_1 : 7
		tmp_7 : 1
		y_addr_1 : 2
		y_load : 3
	State 6
		tmp_8 : 1
	State 7
	State 8
	State 9
		StgValue_58 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fadd   |    grp_fu_102    |    2    |   227   |   219   |
|----------|------------------|---------|---------|---------|
|          |    k_2_fu_115    |    0    |    0    |    12   |
|          |    k_3_fu_136    |    0    |    0    |    12   |
|    add   |    tmp1_fu_154   |    0    |    0    |    13   |
|          |   b_k_1_fu_174   |    0    |    0    |    12   |
|          |    tmp2_fu_180   |    0    |    0    |    13   |
|          |   tmp_5_fu_190   |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|          | exitcond2_fu_109 |    0    |    0    |    9    |
|   icmp   | exitcond1_fu_130 |    0    |    0    |    9    |
|          |  exitcond_fu_168 |    0    |    0    |    9    |
|----------|------------------|---------|---------|---------|
|          |    tmp_fu_121    |    0    |    0    |    0    |
|          |  k_1_cast_fu_126 |    0    |    0    |    0    |
|          | tmp1_cast_fu_160 |    0    |    0    |    0    |
|   zext   |  b_k_cast_fu_164 |    0    |    0    |    0    |
|          | tmp2_cast_fu_186 |    0    |    0    |    0    |
|          |   tmp_6_fu_195   |    0    |    0    |    0    |
|          |   tmp_7_fu_200   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   trunc  |   tmp_1_fu_142   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|bitconcatenate|   p_shl_fu_146   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    2    |   227   |   321   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  b_k_1_reg_239  |    3   |
|    b_k_reg_91   |    3   |
|    k_1_reg_80   |    3   |
|   k_2_reg_208   |    3   |
|   k_3_reg_226   |    3   |
|     k_reg_69    |    3   |
|tmp1_cast_reg_231|    5   |
|   tmp_reg_213   |   64   |
| x_addr_1_reg_244|    5   |
|  x_addr_reg_218 |    5   |
| x_load_1_reg_254|   32   |
| y_addr_1_reg_249|    3   |
|  y_load_reg_259 |   32   |
+-----------------+--------+
|      Total      |   164  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_46 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_46 |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_102    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_102    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   221  || 8.45425 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   321  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |   164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   391  |   384  |
+-----------+--------+--------+--------+--------+
