[["IBM perspectives on the electrical design automation industry (keynote address).", ["Robert M. Williams"], "https://doi.org/10.1145/318013.318014", 0], ["Fundamentals of parallel logic simulation.", ["Robert J. Smith II"], "https://doi.org/10.1145/318013.318016", 11], ["Statistics on logic simulation.", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", 7], ["Exploiting parallelism in a switch-level simulation machine.", ["Edward H. Frank"], "https://doi.org/10.1145/318013.318018", 7], ["A version server for computer-aided design data.", ["Randy H. Katz", "M. Anwarrudin", "Ellis E. Chang"], "https://doi.org/10.1145/318013.318019", 7], ["Semantics of CAD objects for generalized databases.", ["Dominique Rieu", "Gia Toan Nguyen"], "https://doi.org/10.1145/318013.318020", 7], ["DOSS: a storage system for design data.", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", 7], ["A design utility manager: the ADAM planning engine.", ["David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/318013.318022", 7], ["VLSI CAD tool integration using the Ulysses environment.", ["Michael L. Bushnell", "Stephen W. Director"], "https://doi.org/10.1145/318013.318023", 7], ["An expert-system paradigm for design.", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/318013.318024", 7], ["Tutorial on parallel processing for design automation applications (tutorial session).", ["J. M. Hancock", "S. DasGupta"], "https://doi.org/10.1145/318013.318025", 9], ["Logic synthesis and optimization benchmarks for the 1986 Design Automation Conference.", ["Aart J. de Geus"], "https://doi.org/10.1145/318013.318027", 0], ["SOCRATES: a system for automatically synthesizing and optimizing combinational logic.", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", 7], ["MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators.", ["Tsutomu Sasao"], "https://doi.org/10.1145/318013.318028", 8], ["Technology adaption in logic synthesis.", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", 7], ["A new algorithm for floorplan design.", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/318013.318030", 7], ["A linear algorithm to find a rectangular dual of a planar triangulated graph.", ["Jayaram Bhasker", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318031", 7], ["Two-dimensional compaction by \"zone refining\".", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", 8], ["Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout.", ["Sching L. Lin", "Jonathan Allen"], "https://doi.org/10.1145/318013.318033", 8], ["GEMS: an automatic layout tool for MIMOLA schematics.", ["Venkat V. Venkataraman", "Craig D. Wilcox"], "https://doi.org/10.1145/318013.318034", 7], ["An object-oriented visual simulator for microprogram development.", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", 7], ["A monitor for complex CAD systems.", ["Alberto Di Janni"], "https://doi.org/10.1145/318013.318036", 7], ["Automating the generation of interactive interfaces.", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", 7], ["SIMMOS: a multiple-delay switch-level simulator.", ["Dan Adler"], "https://doi.org/10.1145/318013.318038", 5], ["SLS - a fast switch level simulator for verification and fault coverage analysis.", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", 7], ["MOS circuit models in Network C.", ["William S. Beckett"], "https://doi.org/10.1145/318013.318041", 8], ["CINNAMON: coupled integration and nodal analysis of MOS networks.", ["Luis M. Vidigal", "Sani R. Nassif", "Stephen W. Director"], "https://doi.org/10.1145/318013.318042", 7], ["A workstation-mixed model circuit simulator.", ["Peter Odryna", "Kevin Nazareth", "Carl Christensen"], "https://doi.org/10.1145/318013.318043", 7], ["Generating essential primes for a Boolean function with multiple-valued inputs.", ["Yue-Sun Kuo", "W. K. Chou"], "https://doi.org/10.1145/318013.318044", 7], ["A new method for verifying sequential circuits.", ["Kenneth J. Supowit", "Steven J. Friedman"], "https://doi.org/10.1145/318013.318045", 8], ["A logic verifier based on Boolean comparison.", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", 7], ["Reasoning about digital systems using temporal logic.", ["S. Bapat", "G. Venkatesh"], "https://doi.org/10.1145/318013.318047", 5], ["SCAT - a new statistical timing verifier in a silicon compiler system.", ["Manfred Glesner", "Johannes Schuck", "R. B. Steck"], "https://doi.org/10.1145/318013.318048", 7], ["An accuration delay modeling technique for switch-level timing verification.", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", 7], ["Yield of VLSI circuits: myths vs. reality (panel).", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", 2], ["Robust test generation algorithm for stuck-open fault in CMOS circuits.", ["Weiwei Mao", "Xieting Ling"], "https://doi.org/10.1145/318013.318051", 7], ["Transistor-level test generation for physical failures in CMOS circuits.", ["Hsi-Ching Shih", "Jacob A. Abraham"], "https://doi.org/10.1145/318013.318052", 7], ["An effective test generation system for sequential circuits.", ["Ralph Marlett"], "https://doi.org/10.1145/318013.318053", 7], ["A heuristic chip-level test generation algorithm.", ["Daniel S. Barclay", "James R. Armstrong"], "https://doi.org/10.1145/318013.318054", 6], ["HAL: a multi-paradigm approach to automatic data path synthesis.", ["Pierre G. Paulin", "John P. Knight", "Emil F. Girczyc"], "https://doi.org/10.1145/318013.318055", 8], ["A new synthesis for the MIMOLA software system.", ["Peter Marwedel"], "https://doi.org/10.1145/318013.318056", 7], ["Synthesis of VLSI systems with the CAMAD design aid.", ["Zebo Peng"], "https://doi.org/10.1145/318013.318057", 7], ["Synthesis of concurrent modular controllers from algorithmic descriptions.", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", 8], ["Simulated annealing and combinatorial optimization.", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/318013.318059", 7], ["Integrated placement/routing in sliced layouts.", ["Antoni A. Szepieniec"], "https://doi.org/10.1145/318013.318060", 8], ["On the relative placement and the transportation problem for standard-cell layout.", ["Knut M. Just", "Jurgen M. Kleinhans", "Frank M. Johannes"], "https://doi.org/10.1145/318013.318061", 6], ["Analysis of placement procedures for VLSI standard cell layout.", ["Mark R. Hartoog"], "https://doi.org/10.1145/318013.318062", 6], ["An overview of VHDL language and technology.", ["Moe Shahdad"], "https://doi.org/10.1145/318013.318063", 7], ["A tutorial introduction to the electronic design interchange format (tutorial session).", ["John P. Eurich"], "https://doi.org/10.1145/318013.318064", 7], ["A unified treatment of PLA faults by Boolean differences.", ["Wilfried Daehn"], "https://doi.org/10.1145/318013.318065", 5], ["Design-for-testability of PLA's using statistical cooling.", ["Michiel M. Ligthart", "Emile H. L. Aarts", "Frans P. M. Beenker"], "https://doi.org/10.1145/318013.318066", 7], ["Use of the subscripted DALG in submodule testing with applications in cellular arrays.", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", 8], ["Principles of design automatioon system for very large scale computer design.", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", 6], ["An extensive logic simulation method of very large scale computer design.", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", 6], ["Establishment of higher level logic design for very large scale computer.", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", 6], ["Computer aided (CA) tools integration and related standards development (panel session).", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2], ["Self-testing with correlated faults.", ["David R. Tryon"], "https://doi.org/10.1145/318013.318073", 4], ["Automatic generation of self-test programs - a new feature of the MIMOLA design system.", ["Gerd Kruger"], "https://doi.org/10.1145/318013.318074", 7], ["Efficient spare allocation in reconfigurable arrays.", ["Sy-Yen Kuo", "W. Kent Fuchs"], "https://doi.org/10.1145/318013.318075", 6], ["Incremental logic synthesis through gate logic structure identification.", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", 7], ["An effective delay analysis system for a large scale computer design.", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6], ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs.", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7], ["A time and space efficient net extractor.", ["Surendra Nahar", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318080", 7], ["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning.", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", 7], ["A technology independent approach to hierarchical IC layout extraction.", ["Ahsan Bootehsaz", "Robert A. Cottrel"], "https://doi.org/10.1145/318013.318082", 7], ["TimberWolf3.2: a new standard cell placement and global routing package.", ["Carl Sechen", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318083", 8], ["Vanguard: a chip physical design system.", ["Peter S. Hauge", "Ellen J. Yoffa"], "https://doi.org/10.1145/318013.318084", 7], ["Automated layout synthesis in the YASC silicon compiler.", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", 7], ["Sehwa: a program for synthesis of pipelines.", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/318013.318086", 7], ["MAHA: a program for datapath synthesis.", ["Alice C. Parker", "Jorge T. Pizarro", "Mitch J. Mlinar"], "https://doi.org/10.1145/318013.318087", 6], ["PLEST: a program for area estimation of VLSI integrated circuits.", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/318013.318088", 7], ["Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions.", ["Michael C. McFarland"], "https://doi.org/10.1145/318013.318089", 7], ["Hierarchial global wiring for custom chip design.", ["W. K. Luk", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1145/318013.318090", 9], ["An industrial world channel router for non-rectangular channels.", ["Charles H. Ng"], "https://doi.org/10.1145/318013.318091", 5], ["Chameleon: a new multi-layer channel router.", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8], ["Flow graph representation.", ["Alex Orailoglu", "Daniel Gajski"], "https://doi.org/10.1145/318013.318093", 7], ["A design rule database system to support technology-adaptable applications.", ["Julio S. Aude", "Hilary J. Kahn"], "https://doi.org/10.1145/318013.318094", 7], ["STL - a high level language for simulation and test.", ["John Ivie", "Kwok-Woon Larry Lai"], "https://doi.org/10.1145/318013.318095", 7], ["GENERIC: a silicon compiler support language.", ["Jon A. Solworth"], "https://doi.org/10.1145/318013.318097", 7], ["Knowlege-based expert systems and their application (tutorial session.", ["William P. Birmingham", "Rostam Joobbani", "Jin Kim"], "https://doi.org/10.1145/318013.318098", 9], ["On fault modeling for dynamic MOS circuits.", ["Hans-Joachim Wunderlich", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/318013.318100", 7], ["Effectiveness of heuristics measures for automatic test pattern generation.", ["Sanjay J. Patel", "Janak H. Patel"], "https://doi.org/10.1145/318013.318101", 6], ["Mixed-level fault coverage estimation.", ["Hi-Keung Tony Ma", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318102", 7], ["Optimal order of the VLSI IC testing sequence.", ["Wojciech Maly"], "https://doi.org/10.1145/318013.318103", 7], ["Multiprocessor-based placement by simulated annealing.", ["Saul A. Kravitz", "Rob A. Rutenbar"], "https://doi.org/10.1145/318013.318104", 7], ["A new routing algorithm and its hardware implementation.", ["Takumi Watanabe", "Yoshi Sugiyama"], "https://doi.org/10.1145/318013.318105", 7], ["HAL II: a mixed level hardware logic simulation system.", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", 7], ["An empirical analysis of the performance of a multiprocessor-based circuit simulator.", ["George K. Jacob", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1145/318013.318108", 6], ["A rule-based logic circuit synthesis system for CMOS gate arrays.", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", 7], ["Flute - a floorplanning agent for full custom VLSI design.", ["Hiroyuki Watanabe", "Bryan D. Ackland"], "https://doi.org/10.1145/318013.318111", 7], ["Knowledge-based optimal IIL generator from conventional logic circuit descriptions.", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", 7], ["PEARL: an expert system for power supply layout.", ["Edward J. DeJesus", "James P. Callan", "Curtis R. Whitehead"], "https://doi.org/10.1145/318013.318114", 7], ["Automatic placement a review of current techniques (tutorial session).", ["Bryan Preas", "Patrick G. Karger"], "https://doi.org/10.1145/318013.318124", 8], ["Floor planning systems (panel session).", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", 0], ["GENIE: a generalized array optimizer for VLSI synthesis.", ["Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/318013.318127", 7], ["Comparison of CMOS PLA and polycell representations of control logic.", ["Christine M. Gerveshi"], "https://doi.org/10.1145/318013.318128", 5], ["An implementation of a state assignment heuristic.", ["Alan J. Coppola"], "https://doi.org/10.1145/318013.318129", 7], ["Escher - a geometrical layout system for recursively defined circuits.", ["Edmund M. Clarke", "Yulin Feng"], "https://doi.org/10.1145/318013.318126", 4], ["MADMACS: a new VLSI layout macro editor.", ["Patrice Frison", "Eric Gautrin"], "https://doi.org/10.1145/318013.318131", 5], ["A language for describing rectilinear Steiner tree configurations.", ["Antony P.-C. Ng", "Clark D. Thompson", "Prabhakar Raghavan"], "https://doi.org/10.1145/318013.318132", 4], ["Dual quadtree representation for VLSI designs.", ["S. K. Nandy", "L. V. Ramakrishnan"], "https://doi.org/10.1145/318013.318133", 4], ["Precedent-based manipulation of VLSI structures.", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/318013.318135", 4], ["A frame based system for representing knowledge about VLSI design: a proposal.", ["W. Stephen Adolph", "Hassan K. Reghbati", "Amar Sanmugasunderam"], "https://doi.org/10.1145/318013.318137", 6], ["A rule-based approach to unifying functional and fault simulation and timing verification.", ["Sumit Ghosh"], "https://doi.org/10.1145/318013.318138", 6], ["Plug-in timing models for an abstract timing verifier.", ["David E. Wallace", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318140", 7], ["Delay reduction using simulated annealing.", ["Jonathan D. Pincus", "Alvin M. Despain"], "https://doi.org/10.1145/318013.318141", 6], ["A new approach to multi-layer PCB routing with short vias.", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", 6], ["A preprocessor for the via minimization problem.", ["K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318144", 6], ["Near-optimal n-layer channel routing.", ["Richard J. Enbody", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318147", 7], ["Principles of the SYCO compiler.", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", 7], ["DATAPATH: a CMOS data path silicon assembler.", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", 8], ["An intelligent module generator environment.", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", 6], ["HAPPI: a chip compiler based on double-level-metal technology.", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", 8], ["An object-oriented, procedural database for VLSI chip planning.", ["Wayne H. Wolf"], "https://doi.org/10.1145/318013.318155", 8], ["An automated database design tool using the ELKA conceptual model.", ["J. Gonzalez-Sustaeta", "Alejandro P. Buchmann"], "https://doi.org/10.1145/318013.318156", 8], ["A database interface for an integrated CAD system.", ["Christian Jullien", "Andre Leblond", "Jacques Lecourvoisier"], "https://doi.org/10.1145/318013.318157", 8], ["Rules-based object clustering: a data structure for symbolic VLSI synthesis and analysis.", ["Robert P. Larsen"], "https://doi.org/10.1145/318013.318158", 10], ["Simulating and controlling the effects of transmission line impedance mismatches.", ["Robert E. Canright"], "https://doi.org/10.1145/318013.318159", 8], ["A delay test system for high speed logic LSI's.", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", 5], ["Router system for printed wiring boards of very high-speed, very large-scale computers.", ["Toshihiko Tada", "Akihiko Hanafusa"], "https://doi.org/10.1145/318013.318162", 7], ["Global forced hierarchical router.", ["John Kessenich", "Gary Jackoway"], "https://doi.org/10.1145/318013.318163", 5], ["Hierarchical dynamic router.", ["Kaoru Kawamura", "Masanobu Umeda", "Hiroshi Shiraishi"], "https://doi.org/10.1145/318013.318164", 7], ["A parameter-driven router.", ["Vijay S. Bobba", "J. W. Smith"], "https://doi.org/10.1145/318013.318165", 9], ["Early verification of prototype tooling for IC designs.", ["Pat Lamey"], "https://doi.org/10.1145/318013.318166", 4], ["Algorithms for global routing.", ["J. G. Xiong"], "https://doi.org/10.1145/318013.318167", 7]]