/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  wire [8:0] _05_;
  wire [5:0] _06_;
  reg [15:0] _07_;
  wire [3:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [21:0] celloutsig_0_45z;
  wire [10:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_10z[4] ? celloutsig_0_7z : celloutsig_0_11z[4];
  assign celloutsig_0_19z = celloutsig_0_11z[10] ? celloutsig_0_0z[1] : celloutsig_0_0z[3];
  assign celloutsig_0_23z = celloutsig_0_5z[0] ? _01_ : celloutsig_0_3z;
  assign celloutsig_0_3z = in_data[36] ? celloutsig_0_0z[1] : celloutsig_0_1z;
  assign celloutsig_0_44z = !(celloutsig_0_0z[0] ? _02_ : celloutsig_0_12z[6]);
  assign celloutsig_0_27z = !(celloutsig_0_2z[5] ? celloutsig_0_23z : celloutsig_0_14z);
  assign celloutsig_0_20z = ~(celloutsig_0_8z | celloutsig_0_9z[1]);
  assign celloutsig_1_2z = ~((in_data[166] | celloutsig_1_1z) & celloutsig_1_0z[7]);
  assign celloutsig_0_7z = ~((in_data[14] | celloutsig_0_1z) & (celloutsig_0_0z[2] | celloutsig_0_6z[3]));
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] ^ in_data[123]);
  assign celloutsig_1_18z = ~(celloutsig_1_3z[1] ^ celloutsig_1_5z[7]);
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_2z } + celloutsig_1_5z[10:4];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z } + { celloutsig_0_2z[6:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  reg [2:0] _21_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _21_ <= 3'h0;
    else _21_ <= celloutsig_1_0z[9:7];
  assign { _04_[2:1], _00_ } = _21_;
  reg [8:0] _22_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _22_ <= 9'h000;
    else _22_ <= { celloutsig_0_6z[3], celloutsig_0_12z };
  assign { _05_[8:1], _01_ } = _22_;
  reg [5:0] _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_12z[5:3], celloutsig_0_5z };
  assign { _02_, _03_, _06_[3:0] } = _23_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 16'h0000;
    else _07_ <= { celloutsig_0_9z[8:6], _02_, _03_, _06_[3:0], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_1_5z = { in_data[186:175], _04_[2:1], _00_ } / { 1'h1, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, _04_[2:1], in_data[96] };
  assign celloutsig_0_0z = in_data[79:76] / { 1'h1, in_data[52:50] };
  assign celloutsig_0_4z = { celloutsig_0_2z[7:1], celloutsig_0_0z } / { 1'h1, in_data[40:31] };
  assign celloutsig_1_0z = in_data[188:178] / { 1'h1, in_data[155:146] };
  assign celloutsig_0_2z = { in_data[77:74], celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_0_8z = ! { celloutsig_0_4z[1:0], celloutsig_0_7z };
  assign celloutsig_0_1z = ! { in_data[22:18], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_11z[7:4], celloutsig_0_6z } % { 1'h1, celloutsig_0_6z[2:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_0z[6:1] % { 1'h1, in_data[159], celloutsig_1_1z, _04_[2:1], _00_ };
  assign celloutsig_0_30z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_19z } | _07_[6:1];
  assign celloutsig_0_22z = ^ { celloutsig_0_9z[5], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_10z = in_data[26:17] >>> { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_45z = { celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_8z } - { celloutsig_0_30z[4:1], celloutsig_0_30z, celloutsig_0_30z, _02_, _03_, _06_[3:0] };
  assign celloutsig_1_3z = { celloutsig_1_0z[7:2], celloutsig_1_1z } - in_data[128:122];
  assign celloutsig_0_6z = celloutsig_0_4z[10:7] - celloutsig_0_0z;
  assign celloutsig_0_11z = in_data[67:52] - { celloutsig_0_9z[3:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_1z } ~^ celloutsig_0_0z[2:0];
  assign _04_[0] = _00_;
  assign _05_[0] = _01_;
  assign _06_[5:4] = { _02_, _03_ };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
