<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/events/amd/ibs.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/events/amd</a> - ibs.c<span style="font-size: 80%;"> (source / <a href="ibs.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntry">397</td>
            <td class="headerCovTableEntryLo">2.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-07 12:34:12</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">33</td>
            <td class="headerCovTableEntryLo">6.1 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Performance events - AMD IBS</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  *  Copyright (C) 2011 Advanced Micro Devices, Inc., Robert Richter</a>
<a name="5"><span class="lineNum">       5 </span>            :  *</a>
<a name="6"><span class="lineNum">       6 </span>            :  *  For licencing details see kernel-base/COPYING</a>
<a name="7"><span class="lineNum">       7 </span>            :  */</a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;linux/perf_event.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;linux/ptrace.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;linux/syscore_ops.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;linux/sched/clock.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;asm/apic.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : #include &quot;../perf_event.h&quot;</a>
<a name="20"><span class="lineNum">      20 </span>            : </a>
<a name="21"><span class="lineNum">      21 </span>            : static u32 ibs_caps;</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            : #if defined(CONFIG_PERF_EVENTS) &amp;&amp; defined(CONFIG_CPU_SUP_AMD)</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/kprobes.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/hardirq.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;asm/nmi.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #define IBS_FETCH_CONFIG_MASK   (IBS_FETCH_RAND_EN | IBS_FETCH_MAX_CNT)</a>
<a name="31"><span class="lineNum">      31 </span>            : #define IBS_OP_CONFIG_MASK      IBS_OP_MAX_CNT</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : /*</a>
<a name="35"><span class="lineNum">      35 </span>            :  * IBS states:</a>
<a name="36"><span class="lineNum">      36 </span>            :  *</a>
<a name="37"><span class="lineNum">      37 </span>            :  * ENABLED; tracks the pmu::add(), pmu::del() state, when set the counter is taken</a>
<a name="38"><span class="lineNum">      38 </span>            :  * and any further add()s must fail.</a>
<a name="39"><span class="lineNum">      39 </span>            :  *</a>
<a name="40"><span class="lineNum">      40 </span>            :  * STARTED/STOPPING/STOPPED; deal with pmu::start(), pmu::stop() state but are</a>
<a name="41"><span class="lineNum">      41 </span>            :  * complicated by the fact that the IBS hardware can send late NMIs (ie. after</a>
<a name="42"><span class="lineNum">      42 </span>            :  * we've cleared the EN bit).</a>
<a name="43"><span class="lineNum">      43 </span>            :  *</a>
<a name="44"><span class="lineNum">      44 </span>            :  * In order to consume these late NMIs we have the STOPPED state, any NMI that</a>
<a name="45"><span class="lineNum">      45 </span>            :  * happens after we've cleared the EN state will clear this bit and report the</a>
<a name="46"><span class="lineNum">      46 </span>            :  * NMI handled (this is fundamentally racy in the face or multiple NMI sources,</a>
<a name="47"><span class="lineNum">      47 </span>            :  * someone else can consume our BIT and our NMI will go unhandled).</a>
<a name="48"><span class="lineNum">      48 </span>            :  *</a>
<a name="49"><span class="lineNum">      49 </span>            :  * And since we cannot set/clear this separate bit together with the EN bit,</a>
<a name="50"><span class="lineNum">      50 </span>            :  * there are races; if we cleared STARTED early, an NMI could land in</a>
<a name="51"><span class="lineNum">      51 </span>            :  * between clearing STARTED and clearing the EN bit (in fact multiple NMIs</a>
<a name="52"><span class="lineNum">      52 </span>            :  * could happen if the period is small enough), and consume our STOPPED bit</a>
<a name="53"><span class="lineNum">      53 </span>            :  * and trigger streams of unhandled NMIs.</a>
<a name="54"><span class="lineNum">      54 </span>            :  *</a>
<a name="55"><span class="lineNum">      55 </span>            :  * If, however, we clear STARTED late, an NMI can hit between clearing the</a>
<a name="56"><span class="lineNum">      56 </span>            :  * EN bit and clearing STARTED, still see STARTED set and process the event.</a>
<a name="57"><span class="lineNum">      57 </span>            :  * If this event will have the VALID bit clear, we bail properly, but this</a>
<a name="58"><span class="lineNum">      58 </span>            :  * is not a given. With VALID set we can end up calling pmu::stop() again</a>
<a name="59"><span class="lineNum">      59 </span>            :  * (the throttle logic) and trigger the WARNs in there.</a>
<a name="60"><span class="lineNum">      60 </span>            :  *</a>
<a name="61"><span class="lineNum">      61 </span>            :  * So what we do is set STOPPING before clearing EN to avoid the pmu::stop()</a>
<a name="62"><span class="lineNum">      62 </span>            :  * nesting, and clear STARTED late, so that we have a well defined state over</a>
<a name="63"><span class="lineNum">      63 </span>            :  * the clearing of the EN bit.</a>
<a name="64"><span class="lineNum">      64 </span>            :  *</a>
<a name="65"><span class="lineNum">      65 </span>            :  * XXX: we could probably be using !atomic bitops for all this.</a>
<a name="66"><span class="lineNum">      66 </span>            :  */</a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span>            : enum ibs_states {</a>
<a name="69"><span class="lineNum">      69 </span>            :         IBS_ENABLED     = 0,</a>
<a name="70"><span class="lineNum">      70 </span>            :         IBS_STARTED     = 1,</a>
<a name="71"><span class="lineNum">      71 </span>            :         IBS_STOPPING    = 2,</a>
<a name="72"><span class="lineNum">      72 </span>            :         IBS_STOPPED     = 3,</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            :         IBS_MAX_STATES,</a>
<a name="75"><span class="lineNum">      75 </span>            : };</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            : struct cpu_perf_ibs {</a>
<a name="78"><span class="lineNum">      78 </span>            :         struct perf_event       *event;</a>
<a name="79"><span class="lineNum">      79 </span>            :         unsigned long           state[BITS_TO_LONGS(IBS_MAX_STATES)];</a>
<a name="80"><span class="lineNum">      80 </span>            : };</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            : struct perf_ibs {</a>
<a name="83"><span class="lineNum">      83 </span>            :         struct pmu                      pmu;</a>
<a name="84"><span class="lineNum">      84 </span>            :         unsigned int                    msr;</a>
<a name="85"><span class="lineNum">      85 </span>            :         u64                             config_mask;</a>
<a name="86"><span class="lineNum">      86 </span>            :         u64                             cnt_mask;</a>
<a name="87"><span class="lineNum">      87 </span>            :         u64                             enable_mask;</a>
<a name="88"><span class="lineNum">      88 </span>            :         u64                             valid_mask;</a>
<a name="89"><span class="lineNum">      89 </span>            :         u64                             max_period;</a>
<a name="90"><span class="lineNum">      90 </span>            :         unsigned long                   offset_mask[1];</a>
<a name="91"><span class="lineNum">      91 </span>            :         int                             offset_max;</a>
<a name="92"><span class="lineNum">      92 </span>            :         unsigned int                    fetch_count_reset_broken : 1;</a>
<a name="93"><span class="lineNum">      93 </span>            :         struct cpu_perf_ibs __percpu    *pcpu;</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            :         struct attribute                **format_attrs;</a>
<a name="96"><span class="lineNum">      96 </span>            :         struct attribute_group          format_group;</a>
<a name="97"><span class="lineNum">      97 </span>            :         const struct attribute_group    *attr_groups[2];</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            :         u64                             (*get_count)(u64 config);</a>
<a name="100"><span class="lineNum">     100 </span>            : };</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            : struct perf_ibs_data {</a>
<a name="103"><span class="lineNum">     103 </span>            :         u32             size;</a>
<a name="104"><span class="lineNum">     104 </span>            :         union {</a>
<a name="105"><span class="lineNum">     105 </span>            :                 u32     data[0];        /* data buffer starts here */</a>
<a name="106"><span class="lineNum">     106 </span>            :                 u32     caps;</a>
<a name="107"><span class="lineNum">     107 </span>            :         };</a>
<a name="108"><span class="lineNum">     108 </span>            :         u64             regs[MSR_AMD64_IBS_REG_COUNT_MAX];</a>
<a name="109"><span class="lineNum">     109 </span>            : };</a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            : static int</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 : perf_event_set_period(struct hw_perf_event *hwc, u64 min, u64 max, u64 *hw_period)</span></a>
<a name="113"><span class="lineNum">     113 </span>            : {</a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         s64 left = local64_read(&amp;hwc-&gt;period_left);</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         s64 period = hwc-&gt;sample_period;</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         int overflow = 0;</span></a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            :         /*</a>
<a name="119"><span class="lineNum">     119 </span>            :          * If we are way outside a reasonable range then just skip forward:</a>
<a name="120"><span class="lineNum">     120 </span>            :          */</a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :         if (unlikely(left &lt;= -period)) {</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 left = period;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 local64_set(&amp;hwc-&gt;period_left, left);</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 hwc-&gt;last_period = period;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 overflow = 1;</span></a>
<a name="126"><span class="lineNum">     126 </span>            :         }</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :         if (unlikely(left &lt; (s64)min)) {</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 left += period;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 local64_set(&amp;hwc-&gt;period_left, left);</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 hwc-&gt;last_period = period;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 overflow = 1;</span></a>
<a name="133"><span class="lineNum">     133 </span>            :         }</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            :         /*</a>
<a name="136"><span class="lineNum">     136 </span>            :          * If the hw period that triggers the sw overflow is too short</a>
<a name="137"><span class="lineNum">     137 </span>            :          * we might hit the irq handler. This biases the results.</a>
<a name="138"><span class="lineNum">     138 </span>            :          * Thus we shorten the next-to-last period and set the last</a>
<a name="139"><span class="lineNum">     139 </span>            :          * period to the max period.</a>
<a name="140"><span class="lineNum">     140 </span>            :          */</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         if (left &gt; max) {</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 left -= max;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 if (left &gt; max)</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :                         left = max;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 else if (left &lt; min)</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :                         left = min;</span></a>
<a name="147"><span class="lineNum">     147 </span>            :         }</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         *hw_period = (u64)left;</span></a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :         return overflow;</span></a>
<a name="152"><span class="lineNum">     152 </span>            : }</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            : static  int</a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 : perf_event_try_update(struct perf_event *event, u64 new_raw_count, int width)</span></a>
<a name="156"><span class="lineNum">     156 </span>            : {</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         int shift = 64 - width;</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         u64 prev_raw_count;</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         u64 delta;</span></a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            :         /*</a>
<a name="163"><span class="lineNum">     163 </span>            :          * Careful: an NMI might modify the previous event value.</a>
<a name="164"><span class="lineNum">     164 </span>            :          *</a>
<a name="165"><span class="lineNum">     165 </span>            :          * Our tactic to handle this is to first atomically read and</a>
<a name="166"><span class="lineNum">     166 </span>            :          * exchange a new raw count - then add that new-prev delta</a>
<a name="167"><span class="lineNum">     167 </span>            :          * count to the generic event atomically:</a>
<a name="168"><span class="lineNum">     168 </span>            :          */</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         prev_raw_count = local64_read(&amp;hwc-&gt;prev_count);</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         if (local64_cmpxchg(&amp;hwc-&gt;prev_count, prev_raw_count,</span></a>
<a name="171"><span class="lineNum">     171 </span>            :                                         new_raw_count) != prev_raw_count)</a>
<a name="172"><span class="lineNum">     172 </span>            :                 return 0;</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            :         /*</a>
<a name="175"><span class="lineNum">     175 </span>            :          * Now we have the new raw value and have updated the prev</a>
<a name="176"><span class="lineNum">     176 </span>            :          * timestamp already. We can now calculate the elapsed delta</a>
<a name="177"><span class="lineNum">     177 </span>            :          * (event-)time and add that to the generic event.</a>
<a name="178"><span class="lineNum">     178 </span>            :          *</a>
<a name="179"><span class="lineNum">     179 </span>            :          * Careful, not all hw sign-extends above the physical width</a>
<a name="180"><span class="lineNum">     180 </span>            :          * of the count.</a>
<a name="181"><span class="lineNum">     181 </span>            :          */</a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :         delta = (new_raw_count &lt;&lt; shift) - (prev_raw_count &lt;&lt; shift);</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         delta &gt;&gt;= shift;</span></a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         local64_add(delta, &amp;event-&gt;count);</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :         local64_sub(delta, &amp;hwc-&gt;period_left);</span></a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="189"><span class="lineNum">     189 </span>            : }</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            : static struct perf_ibs perf_ibs_fetch;</a>
<a name="192"><span class="lineNum">     192 </span>            : static struct perf_ibs perf_ibs_op;</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 : static struct perf_ibs *get_ibs_pmu(int type)</span></a>
<a name="195"><span class="lineNum">     195 </span>            : {</a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         if (perf_ibs_fetch.pmu.type == type)</span></a>
<a name="197"><span class="lineNum">     197 </span>            :                 return &amp;perf_ibs_fetch;</a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         if (perf_ibs_op.pmu.type == type)</span></a>
<a name="199"><span class="lineNum">     199 </span>            :                 return &amp;perf_ibs_op;</a>
<a name="200"><span class="lineNum">     200 </span>            :         return NULL;</a>
<a name="201"><span class="lineNum">     201 </span>            : }</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : /*</a>
<a name="204"><span class="lineNum">     204 </span>            :  * Use IBS for precise event sampling:</a>
<a name="205"><span class="lineNum">     205 </span>            :  *</a>
<a name="206"><span class="lineNum">     206 </span>            :  *  perf record -a -e cpu-cycles:p ...    # use ibs op counting cycle count</a>
<a name="207"><span class="lineNum">     207 </span>            :  *  perf record -a -e r076:p ...          # same as -e cpu-cycles:p</a>
<a name="208"><span class="lineNum">     208 </span>            :  *  perf record -a -e r0C1:p ...          # use ibs op counting micro-ops</a>
<a name="209"><span class="lineNum">     209 </span>            :  *</a>
<a name="210"><span class="lineNum">     210 </span>            :  * IbsOpCntCtl (bit 19) of IBS Execution Control Register (IbsOpCtl,</a>
<a name="211"><span class="lineNum">     211 </span>            :  * MSRC001_1033) is used to select either cycle or micro-ops counting</a>
<a name="212"><span class="lineNum">     212 </span>            :  * mode.</a>
<a name="213"><span class="lineNum">     213 </span>            :  *</a>
<a name="214"><span class="lineNum">     214 </span>            :  * The rip of IBS samples has skid 0. Thus, IBS supports precise</a>
<a name="215"><span class="lineNum">     215 </span>            :  * levels 1 and 2 and the PERF_EFLAGS_EXACT is set. In rare cases the</a>
<a name="216"><span class="lineNum">     216 </span>            :  * rip is invalid when IBS was not able to record the rip correctly.</a>
<a name="217"><span class="lineNum">     217 </span>            :  * We clear PERF_EFLAGS_EXACT and take the rip from pt_regs then.</a>
<a name="218"><span class="lineNum">     218 </span>            :  *</a>
<a name="219"><span class="lineNum">     219 </span>            :  */</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : static int perf_ibs_precise_event(struct perf_event *event, u64 *config)</span></a>
<a name="221"><span class="lineNum">     221 </span>            : {</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         switch (event-&gt;attr.precise_ip) {</span></a>
<a name="223"><span class="lineNum">     223 </span>            :         case 0:</a>
<a name="224"><span class="lineNum">     224 </span>            :                 return -ENOENT;</a>
<a name="225"><span class="lineNum">     225 </span>            :         case 1:</a>
<a name="226"><span class="lineNum">     226 </span>            :         case 2:</a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 return -EOPNOTSUPP;</span></a>
<a name="230"><span class="lineNum">     230 </span>            :         }</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         switch (event-&gt;attr.type) {</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :         case PERF_TYPE_HARDWARE:</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 switch (event-&gt;attr.config) {</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 case PERF_COUNT_HW_CPU_CYCLES:</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                         *config = 0;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="238"><span class="lineNum">     238 </span>            :                 }</a>
<a name="239"><span class="lineNum">     239 </span>            :                 break;</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         case PERF_TYPE_RAW:</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 switch (event-&gt;attr.config) {</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 case 0x0076:</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                         *config = 0;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :                 case 0x00C1:</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                         *config = IBS_OP_CNT_CTL;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="248"><span class="lineNum">     248 </span>            :                 }</a>
<a name="249"><span class="lineNum">     249 </span>            :                 break;</a>
<a name="250"><span class="lineNum">     250 </span>            :         default:</a>
<a name="251"><span class="lineNum">     251 </span>            :                 return -ENOENT;</a>
<a name="252"><span class="lineNum">     252 </span>            :         }</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            :         return -EOPNOTSUPP;</a>
<a name="255"><span class="lineNum">     255 </span>            : }</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 : static int perf_ibs_init(struct perf_event *event)</span></a>
<a name="258"><span class="lineNum">     258 </span>            : {</a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         struct perf_ibs *perf_ibs;</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :         u64 max_cnt, config;</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         int ret;</span></a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :         perf_ibs = get_ibs_pmu(event-&gt;attr.type);</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         if (perf_ibs) {</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 config = event-&gt;attr.config;</span></a>
<a name="267"><span class="lineNum">     267 </span>            :         } else {</a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 perf_ibs = &amp;perf_ibs_op;</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 ret = perf_ibs_precise_event(event, &amp;config);</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="271"><span class="lineNum">     271 </span>            :                         return ret;</a>
<a name="272"><span class="lineNum">     272 </span>            :         }</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         if (event-&gt;pmu != &amp;perf_ibs-&gt;pmu)</span></a>
<a name="275"><span class="lineNum">     275 </span>            :                 return -ENOENT;</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         if (config &amp; ~perf_ibs-&gt;config_mask)</span></a>
<a name="278"><span class="lineNum">     278 </span>            :                 return -EINVAL;</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         if (hwc-&gt;sample_period) {</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 if (config &amp; perf_ibs-&gt;cnt_mask)</span></a>
<a name="282"><span class="lineNum">     282 </span>            :                         /* raw max_cnt may not be set */</a>
<a name="283"><span class="lineNum">     283 </span>            :                         return -EINVAL;</a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 if (!event-&gt;attr.sample_freq &amp;&amp; hwc-&gt;sample_period &amp; 0x0f)</span></a>
<a name="285"><span class="lineNum">     285 </span>            :                         /*</a>
<a name="286"><span class="lineNum">     286 </span>            :                          * lower 4 bits can not be set in ibs max cnt,</a>
<a name="287"><span class="lineNum">     287 </span>            :                          * but allowing it in case we adjust the</a>
<a name="288"><span class="lineNum">     288 </span>            :                          * sample period to set a frequency.</a>
<a name="289"><span class="lineNum">     289 </span>            :                          */</a>
<a name="290"><span class="lineNum">     290 </span>            :                         return -EINVAL;</a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 hwc-&gt;sample_period &amp;= ~0x0FULL;</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 if (!hwc-&gt;sample_period)</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                         hwc-&gt;sample_period = 0x10;</span></a>
<a name="294"><span class="lineNum">     294 </span>            :         } else {</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 max_cnt = config &amp; perf_ibs-&gt;cnt_mask;</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 config &amp;= ~perf_ibs-&gt;cnt_mask;</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 event-&gt;attr.sample_period = max_cnt &lt;&lt; 4;</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 hwc-&gt;sample_period = event-&gt;attr.sample_period;</span></a>
<a name="299"><span class="lineNum">     299 </span>            :         }</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         if (!hwc-&gt;sample_period)</span></a>
<a name="302"><span class="lineNum">     302 </span>            :                 return -EINVAL;</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :         /*</a>
<a name="305"><span class="lineNum">     305 </span>            :          * If we modify hwc-&gt;sample_period, we also need to update</a>
<a name="306"><span class="lineNum">     306 </span>            :          * hwc-&gt;last_period and hwc-&gt;period_left.</a>
<a name="307"><span class="lineNum">     307 </span>            :          */</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         hwc-&gt;last_period = hwc-&gt;sample_period;</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         local64_set(&amp;hwc-&gt;period_left, hwc-&gt;sample_period);</span></a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         hwc-&gt;config_base = perf_ibs-&gt;msr;</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         hwc-&gt;config = config;</span></a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="315"><span class="lineNum">     315 </span>            : }</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 : static int perf_ibs_set_period(struct perf_ibs *perf_ibs,</span></a>
<a name="318"><span class="lineNum">     318 </span>            :                                struct hw_perf_event *hwc, u64 *period)</a>
<a name="319"><span class="lineNum">     319 </span>            : {</a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         int overflow;</span></a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :         /* ignore lower 4 bits in min count: */</a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         overflow = perf_event_set_period(hwc, 1&lt;&lt;4, perf_ibs-&gt;max_period, period);</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         local64_set(&amp;hwc-&gt;prev_count, 0);</span></a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         return overflow;</span></a>
<a name="327"><span class="lineNum">     327 </span>            : }</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 : static u64 get_ibs_fetch_count(u64 config)</span></a>
<a name="330"><span class="lineNum">     330 </span>            : {</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         return (config &amp; IBS_FETCH_CNT) &gt;&gt; 12;</span></a>
<a name="332"><span class="lineNum">     332 </span>            : }</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : static u64 get_ibs_op_count(u64 config)</span></a>
<a name="335"><span class="lineNum">     335 </span>            : {</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         u64 count = 0;</span></a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            :         /*</a>
<a name="339"><span class="lineNum">     339 </span>            :          * If the internal 27-bit counter rolled over, the count is MaxCnt</a>
<a name="340"><span class="lineNum">     340 </span>            :          * and the lower 7 bits of CurCnt are randomized.</a>
<a name="341"><span class="lineNum">     341 </span>            :          * Otherwise CurCnt has the full 27-bit current counter value.</a>
<a name="342"><span class="lineNum">     342 </span>            :          */</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         if (config &amp; IBS_OP_VAL) {</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 count = (config &amp; IBS_OP_MAX_CNT) &lt;&lt; 4;</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 if (ibs_caps &amp; IBS_CAPS_OPCNTEXT)</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :                         count += config &amp; IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         } else if (ibs_caps &amp; IBS_CAPS_RDWROPCNT) {</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 count = (config &amp; IBS_OP_CUR_CNT) &gt;&gt; 32;</span></a>
<a name="349"><span class="lineNum">     349 </span>            :         }</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         return count;</span></a>
<a name="352"><span class="lineNum">     352 </span>            : }</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            : static void</a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 : perf_ibs_event_update(struct perf_ibs *perf_ibs, struct perf_event *event,</span></a>
<a name="356"><span class="lineNum">     356 </span>            :                       u64 *config)</a>
<a name="357"><span class="lineNum">     357 </span>            : {</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         u64 count = perf_ibs-&gt;get_count(*config);</span></a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            :         /*</a>
<a name="361"><span class="lineNum">     361 </span>            :          * Set width to 64 since we do not overflow on max width but</a>
<a name="362"><span class="lineNum">     362 </span>            :          * instead on max count. In perf_ibs_set_period() we clear</a>
<a name="363"><span class="lineNum">     363 </span>            :          * prev count manually on overflow.</a>
<a name="364"><span class="lineNum">     364 </span>            :          */</a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         while (!perf_event_try_update(event, count, 64)) {</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 rdmsrl(event-&gt;hw.config_base, *config);</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 count = perf_ibs-&gt;get_count(*config);</span></a>
<a name="368"><span class="lineNum">     368 </span>            :         }</a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 : }</span></a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 : static inline void perf_ibs_enable_event(struct perf_ibs *perf_ibs,</span></a>
<a name="372"><span class="lineNum">     372 </span>            :                                          struct hw_perf_event *hwc, u64 config)</a>
<a name="373"><span class="lineNum">     373 </span>            : {</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :         u64 tmp = hwc-&gt;config | config;</span></a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         if (perf_ibs-&gt;fetch_count_reset_broken)</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 wrmsrl(hwc-&gt;config_base, tmp &amp; ~perf_ibs-&gt;enable_mask);</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         wrmsrl(hwc-&gt;config_base, tmp | perf_ibs-&gt;enable_mask);</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 : }</span></a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            : /*</a>
<a name="383"><span class="lineNum">     383 </span>            :  * Erratum #420 Instruction-Based Sampling Engine May Generate</a>
<a name="384"><span class="lineNum">     384 </span>            :  * Interrupt that Cannot Be Cleared:</a>
<a name="385"><span class="lineNum">     385 </span>            :  *</a>
<a name="386"><span class="lineNum">     386 </span>            :  * Must clear counter mask first, then clear the enable bit. See</a>
<a name="387"><span class="lineNum">     387 </span>            :  * Revision Guide for AMD Family 10h Processors, Publication #41322.</a>
<a name="388"><span class="lineNum">     388 </span>            :  */</a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 : static inline void perf_ibs_disable_event(struct perf_ibs *perf_ibs,</span></a>
<a name="390"><span class="lineNum">     390 </span>            :                                           struct hw_perf_event *hwc, u64 config)</a>
<a name="391"><span class="lineNum">     391 </span>            : {</a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         config &amp;= ~perf_ibs-&gt;cnt_mask;</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 == 0x10)</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 wrmsrl(hwc-&gt;config_base, config);</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         config &amp;= ~perf_ibs-&gt;enable_mask;</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         wrmsrl(hwc-&gt;config_base, config);</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 : }</span></a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span>            : /*</a>
<a name="400"><span class="lineNum">     400 </span>            :  * We cannot restore the ibs pmu state, so we always needs to update</a>
<a name="401"><span class="lineNum">     401 </span>            :  * the event while stopping it and then reset the state when starting</a>
<a name="402"><span class="lineNum">     402 </span>            :  * again. Thus, ignoring PERF_EF_RELOAD and PERF_EF_UPDATE flags in</a>
<a name="403"><span class="lineNum">     403 </span>            :  * perf_ibs_start()/perf_ibs_stop() and instead always do it.</a>
<a name="404"><span class="lineNum">     404 </span>            :  */</a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 : static void perf_ibs_start(struct perf_event *event, int flags)</span></a>
<a name="406"><span class="lineNum">     406 </span>            : {</a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         struct perf_ibs *perf_ibs = container_of(event-&gt;pmu, struct perf_ibs, pmu);</span></a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         struct cpu_perf_ibs *pcpu = this_cpu_ptr(perf_ibs-&gt;pcpu);</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         u64 period, config = 0;</span></a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!(hwc-&gt;state &amp; PERF_HES_STOPPED)))</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(!(hwc-&gt;state &amp; PERF_HES_UPTODATE));</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         hwc-&gt;state = 0;</span></a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :         perf_ibs_set_period(perf_ibs, hwc, &amp;period);</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         if (perf_ibs == &amp;perf_ibs_op &amp;&amp; (ibs_caps &amp; IBS_CAPS_OPCNTEXT)) {</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :                 config |= period &amp; IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 period &amp;= ~IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="422"><span class="lineNum">     422 </span>            :         }</a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :         config |= period &gt;&gt; 4;</span></a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            :         /*</a>
<a name="426"><span class="lineNum">     426 </span>            :          * Set STARTED before enabling the hardware, such that a subsequent NMI</a>
<a name="427"><span class="lineNum">     427 </span>            :          * must observe it.</a>
<a name="428"><span class="lineNum">     428 </span>            :          */</a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 :         set_bit(IBS_STARTED,    pcpu-&gt;state);</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :         clear_bit(IBS_STOPPING, pcpu-&gt;state);</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :         perf_ibs_enable_event(perf_ibs, hwc, config);</span></a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         perf_event_update_userpage(event);</span></a>
<a name="434"><span class="lineNum">     434 </span>            : }</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 : static void perf_ibs_stop(struct perf_event *event, int flags)</span></a>
<a name="437"><span class="lineNum">     437 </span>            : {</a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         struct perf_ibs *perf_ibs = container_of(event-&gt;pmu, struct perf_ibs, pmu);</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         struct cpu_perf_ibs *pcpu = this_cpu_ptr(perf_ibs-&gt;pcpu);</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         u64 config;</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         int stopping;</span></a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         if (test_and_set_bit(IBS_STOPPING, pcpu-&gt;state))</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         stopping = test_bit(IBS_STARTED, pcpu-&gt;state);</span></a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (!stopping &amp;&amp; (hwc-&gt;state &amp; PERF_HES_UPTODATE))</span></a>
<a name="450"><span class="lineNum">     450 </span>            :                 return;</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         rdmsrl(hwc-&gt;config_base, config);</span></a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         if (stopping) {</span></a>
<a name="455"><span class="lineNum">     455 </span>            :                 /*</a>
<a name="456"><span class="lineNum">     456 </span>            :                  * Set STOPPED before disabling the hardware, such that it</a>
<a name="457"><span class="lineNum">     457 </span>            :                  * must be visible to NMIs the moment we clear the EN bit,</a>
<a name="458"><span class="lineNum">     458 </span>            :                  * at which point we can generate an !VALID sample which</a>
<a name="459"><span class="lineNum">     459 </span>            :                  * we need to consume.</a>
<a name="460"><span class="lineNum">     460 </span>            :                  */</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 set_bit(IBS_STOPPED, pcpu-&gt;state);</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 perf_ibs_disable_event(perf_ibs, hwc, config);</span></a>
<a name="463"><span class="lineNum">     463 </span>            :                 /*</a>
<a name="464"><span class="lineNum">     464 </span>            :                  * Clear STARTED after disabling the hardware; if it were</a>
<a name="465"><span class="lineNum">     465 </span>            :                  * cleared before an NMI hitting after the clear but before</a>
<a name="466"><span class="lineNum">     466 </span>            :                  * clearing the EN bit might think it a spurious NMI and not</a>
<a name="467"><span class="lineNum">     467 </span>            :                  * handle it.</a>
<a name="468"><span class="lineNum">     468 </span>            :                  *</a>
<a name="469"><span class="lineNum">     469 </span>            :                  * Clearing it after, however, creates the problem of the NMI</a>
<a name="470"><span class="lineNum">     470 </span>            :                  * handler seeing STARTED but not having a valid sample.</a>
<a name="471"><span class="lineNum">     471 </span>            :                  */</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 clear_bit(IBS_STARTED, pcpu-&gt;state);</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 WARN_ON_ONCE(hwc-&gt;state &amp; PERF_HES_STOPPED);</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :                 hwc-&gt;state |= PERF_HES_STOPPED;</span></a>
<a name="475"><span class="lineNum">     475 </span>            :         }</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :         if (hwc-&gt;state &amp; PERF_HES_UPTODATE)</span></a>
<a name="478"><span class="lineNum">     478 </span>            :                 return;</a>
<a name="479"><span class="lineNum">     479 </span>            : </a>
<a name="480"><span class="lineNum">     480 </span>            :         /*</a>
<a name="481"><span class="lineNum">     481 </span>            :          * Clear valid bit to not count rollovers on update, rollovers</a>
<a name="482"><span class="lineNum">     482 </span>            :          * are only updated in the irq handler.</a>
<a name="483"><span class="lineNum">     483 </span>            :          */</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         config &amp;= ~perf_ibs-&gt;valid_mask;</span></a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :         perf_ibs_event_update(perf_ibs, event, &amp;config);</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         hwc-&gt;state |= PERF_HES_UPTODATE;</span></a>
<a name="488"><span class="lineNum">     488 </span>            : }</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 : static int perf_ibs_add(struct perf_event *event, int flags)</span></a>
<a name="491"><span class="lineNum">     491 </span>            : {</a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :         struct perf_ibs *perf_ibs = container_of(event-&gt;pmu, struct perf_ibs, pmu);</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         struct cpu_perf_ibs *pcpu = this_cpu_ptr(perf_ibs-&gt;pcpu);</span></a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         if (test_and_set_bit(IBS_ENABLED, pcpu-&gt;state))</span></a>
<a name="496"><span class="lineNum">     496 </span>            :                 return -ENOSPC;</a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :         event-&gt;hw.state = PERF_HES_UPTODATE | PERF_HES_STOPPED;</span></a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :         pcpu-&gt;event = event;</span></a>
<a name="501"><span class="lineNum">     501 </span>            : </a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :         if (flags &amp; PERF_EF_START)</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :                 perf_ibs_start(event, PERF_EF_RELOAD);</span></a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            :         return 0;</a>
<a name="506"><span class="lineNum">     506 </span>            : }</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 : static void perf_ibs_del(struct perf_event *event, int flags)</span></a>
<a name="509"><span class="lineNum">     509 </span>            : {</a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         struct perf_ibs *perf_ibs = container_of(event-&gt;pmu, struct perf_ibs, pmu);</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :         struct cpu_perf_ibs *pcpu = this_cpu_ptr(perf_ibs-&gt;pcpu);</span></a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         if (!test_and_clear_bit(IBS_ENABLED, pcpu-&gt;state))</span></a>
<a name="514"><span class="lineNum">     514 </span>            :                 return;</a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         perf_ibs_stop(event, PERF_EF_UPDATE);</span></a>
<a name="517"><span class="lineNum">     517 </span>            : </a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         pcpu-&gt;event = NULL;</span></a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         perf_event_update_userpage(event);</span></a>
<a name="521"><span class="lineNum">     521 </span>            : }</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 : static void perf_ibs_read(struct perf_event *event) { }</span></a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(rand_en,        &quot;config:57&quot;);</span></a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(cnt_ctl,        &quot;config:19&quot;);</span></a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span>            : static struct attribute *ibs_fetch_format_attrs[] = {</a>
<a name="529"><span class="lineNum">     529 </span>            :         &amp;format_attr_rand_en.attr,</a>
<a name="530"><span class="lineNum">     530 </span>            :         NULL,</a>
<a name="531"><span class="lineNum">     531 </span>            : };</a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span>            : static struct attribute *ibs_op_format_attrs[] = {</a>
<a name="534"><span class="lineNum">     534 </span>            :         NULL,   /* &amp;format_attr_cnt_ctl.attr if IBS_CAPS_OPCNT */</a>
<a name="535"><span class="lineNum">     535 </span>            :         NULL,</a>
<a name="536"><span class="lineNum">     536 </span>            : };</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            : static struct perf_ibs perf_ibs_fetch = {</a>
<a name="539"><span class="lineNum">     539 </span>            :         .pmu = {</a>
<a name="540"><span class="lineNum">     540 </span>            :                 .task_ctx_nr    = perf_invalid_context,</a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span>            :                 .event_init     = perf_ibs_init,</a>
<a name="543"><span class="lineNum">     543 </span>            :                 .add            = perf_ibs_add,</a>
<a name="544"><span class="lineNum">     544 </span>            :                 .del            = perf_ibs_del,</a>
<a name="545"><span class="lineNum">     545 </span>            :                 .start          = perf_ibs_start,</a>
<a name="546"><span class="lineNum">     546 </span>            :                 .stop           = perf_ibs_stop,</a>
<a name="547"><span class="lineNum">     547 </span>            :                 .read           = perf_ibs_read,</a>
<a name="548"><span class="lineNum">     548 </span>            :                 .capabilities   = PERF_PMU_CAP_NO_EXCLUDE,</a>
<a name="549"><span class="lineNum">     549 </span>            :         },</a>
<a name="550"><span class="lineNum">     550 </span>            :         .msr                    = MSR_AMD64_IBSFETCHCTL,</a>
<a name="551"><span class="lineNum">     551 </span>            :         .config_mask            = IBS_FETCH_CONFIG_MASK,</a>
<a name="552"><span class="lineNum">     552 </span>            :         .cnt_mask               = IBS_FETCH_MAX_CNT,</a>
<a name="553"><span class="lineNum">     553 </span>            :         .enable_mask            = IBS_FETCH_ENABLE,</a>
<a name="554"><span class="lineNum">     554 </span>            :         .valid_mask             = IBS_FETCH_VAL,</a>
<a name="555"><span class="lineNum">     555 </span>            :         .max_period             = IBS_FETCH_MAX_CNT &lt;&lt; 4,</a>
<a name="556"><span class="lineNum">     556 </span>            :         .offset_mask            = { MSR_AMD64_IBSFETCH_REG_MASK },</a>
<a name="557"><span class="lineNum">     557 </span>            :         .offset_max             = MSR_AMD64_IBSFETCH_REG_COUNT,</a>
<a name="558"><span class="lineNum">     558 </span>            :         .format_attrs           = ibs_fetch_format_attrs,</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            :         .get_count              = get_ibs_fetch_count,</a>
<a name="561"><span class="lineNum">     561 </span>            : };</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : static struct perf_ibs perf_ibs_op = {</a>
<a name="564"><span class="lineNum">     564 </span>            :         .pmu = {</a>
<a name="565"><span class="lineNum">     565 </span>            :                 .task_ctx_nr    = perf_invalid_context,</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            :                 .event_init     = perf_ibs_init,</a>
<a name="568"><span class="lineNum">     568 </span>            :                 .add            = perf_ibs_add,</a>
<a name="569"><span class="lineNum">     569 </span>            :                 .del            = perf_ibs_del,</a>
<a name="570"><span class="lineNum">     570 </span>            :                 .start          = perf_ibs_start,</a>
<a name="571"><span class="lineNum">     571 </span>            :                 .stop           = perf_ibs_stop,</a>
<a name="572"><span class="lineNum">     572 </span>            :                 .read           = perf_ibs_read,</a>
<a name="573"><span class="lineNum">     573 </span>            :         },</a>
<a name="574"><span class="lineNum">     574 </span>            :         .msr                    = MSR_AMD64_IBSOPCTL,</a>
<a name="575"><span class="lineNum">     575 </span>            :         .config_mask            = IBS_OP_CONFIG_MASK,</a>
<a name="576"><span class="lineNum">     576 </span>            :         .cnt_mask               = IBS_OP_MAX_CNT | IBS_OP_CUR_CNT |</a>
<a name="577"><span class="lineNum">     577 </span>            :                                   IBS_OP_CUR_CNT_RAND,</a>
<a name="578"><span class="lineNum">     578 </span>            :         .enable_mask            = IBS_OP_ENABLE,</a>
<a name="579"><span class="lineNum">     579 </span>            :         .valid_mask             = IBS_OP_VAL,</a>
<a name="580"><span class="lineNum">     580 </span>            :         .max_period             = IBS_OP_MAX_CNT &lt;&lt; 4,</a>
<a name="581"><span class="lineNum">     581 </span>            :         .offset_mask            = { MSR_AMD64_IBSOP_REG_MASK },</a>
<a name="582"><span class="lineNum">     582 </span>            :         .offset_max             = MSR_AMD64_IBSOP_REG_COUNT,</a>
<a name="583"><span class="lineNum">     583 </span>            :         .format_attrs           = ibs_op_format_attrs,</a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span>            :         .get_count              = get_ibs_op_count,</a>
<a name="586"><span class="lineNum">     586 </span>            : };</a>
<a name="587"><span class="lineNum">     587 </span>            : </a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 : static int perf_ibs_handle_irq(struct perf_ibs *perf_ibs, struct pt_regs *iregs)</span></a>
<a name="589"><span class="lineNum">     589 </span>            : {</a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :         struct cpu_perf_ibs *pcpu = this_cpu_ptr(perf_ibs-&gt;pcpu);</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :         struct perf_event *event = pcpu-&gt;event;</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc;</span></a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :         struct perf_sample_data data;</span></a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :         struct perf_raw_record raw;</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :         struct pt_regs regs;</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         struct perf_ibs_data ibs_data;</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :         int offset, size, check_rip, offset_max, throttle = 0;</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :         unsigned int msr;</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :         u64 *buf, *config, period, new_config = 0;</span></a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         if (!test_bit(IBS_STARTED, pcpu-&gt;state)) {</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 : fail:</span></a>
<a name="603"><span class="lineNum">     603 </span>            :                 /*</a>
<a name="604"><span class="lineNum">     604 </span>            :                  * Catch spurious interrupts after stopping IBS: After</a>
<a name="605"><span class="lineNum">     605 </span>            :                  * disabling IBS there could be still incoming NMIs</a>
<a name="606"><span class="lineNum">     606 </span>            :                  * with samples that even have the valid bit cleared.</a>
<a name="607"><span class="lineNum">     607 </span>            :                  * Mark all this NMIs as handled.</a>
<a name="608"><span class="lineNum">     608 </span>            :                  */</a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 if (test_and_clear_bit(IBS_STOPPED, pcpu-&gt;state))</span></a>
<a name="610"><span class="lineNum">     610 </span>            :                         return 1;</a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="613"><span class="lineNum">     613 </span>            :         }</a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!event))</span></a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :         hwc = &amp;event-&gt;hw;</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         msr = hwc-&gt;config_base;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         buf = ibs_data.regs;</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :         rdmsrl(msr, *buf);</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         if (!(*buf++ &amp; perf_ibs-&gt;valid_mask))</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="624"><span class="lineNum">     624 </span>            : </a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 :         config = &amp;ibs_data.regs[0];</span></a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :         perf_ibs_event_update(perf_ibs, event, config);</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         perf_sample_data_init(&amp;data, 0, hwc-&gt;last_period);</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :         if (!perf_ibs_set_period(perf_ibs, hwc, &amp;period))</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 goto out;       /* no sw counter overflow */</span></a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :         ibs_data.caps = ibs_caps;</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         size = 1;</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :         offset = 1;</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :         check_rip = (perf_ibs == &amp;perf_ibs_op &amp;&amp; (ibs_caps &amp; IBS_CAPS_RIPINVALIDCHK));</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.sample_type &amp; PERF_SAMPLE_RAW)</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 offset_max = perf_ibs-&gt;offset_max;</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :         else if (check_rip)</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 offset_max = 3;</span></a>
<a name="639"><span class="lineNum">     639 </span>            :         else</a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 offset_max = 1;</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :         do {</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 rdmsrl(msr + offset, *buf++);</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 size++;</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 offset = find_next_bit(perf_ibs-&gt;offset_mask,</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :                                        perf_ibs-&gt;offset_max,</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                                        offset + 1);</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         } while (offset &lt; offset_max);</span></a>
<a name="648"><span class="lineNum">     648 </span>            :         /*</a>
<a name="649"><span class="lineNum">     649 </span>            :          * Read IbsBrTarget, IbsOpData4, and IbsExtdCtl separately</a>
<a name="650"><span class="lineNum">     650 </span>            :          * depending on their availability.</a>
<a name="651"><span class="lineNum">     651 </span>            :          * Can't add to offset_max as they are staggered</a>
<a name="652"><span class="lineNum">     652 </span>            :          */</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.sample_type &amp; PERF_SAMPLE_RAW) {</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 if (perf_ibs == &amp;perf_ibs_op) {</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :                         if (ibs_caps &amp; IBS_CAPS_BRNTRGT) {</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :                                 rdmsrl(MSR_AMD64_IBSBRTARGET, *buf++);</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :                                 size++;</span></a>
<a name="658"><span class="lineNum">     658 </span>            :                         }</a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :                         if (ibs_caps &amp; IBS_CAPS_OPDATA4) {</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :                                 rdmsrl(MSR_AMD64_IBSOPDATA4, *buf++);</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :                                 size++;</span></a>
<a name="662"><span class="lineNum">     662 </span>            :                         }</a>
<a name="663"><span class="lineNum">     663 </span>            :                 }</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 if (perf_ibs == &amp;perf_ibs_fetch &amp;&amp; (ibs_caps &amp; IBS_CAPS_FETCHCTLEXTD)) {</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :                         rdmsrl(MSR_AMD64_ICIBSEXTDCTL, *buf++);</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :                         size++;</span></a>
<a name="667"><span class="lineNum">     667 </span>            :                 }</a>
<a name="668"><span class="lineNum">     668 </span>            :         }</a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :         ibs_data.size = sizeof(u64) * size;</span></a>
<a name="670"><span class="lineNum">     670 </span>            : </a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :         regs = *iregs;</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :         if (check_rip &amp;&amp; (ibs_data.regs[2] &amp; IBS_RIP_INVALID)) {</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 regs.flags &amp;= ~PERF_EFLAGS_EXACT;</span></a>
<a name="674"><span class="lineNum">     674 </span>            :         } else {</a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 set_linear_ip(&amp;regs, ibs_data.regs[1]);</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :                 regs.flags |= PERF_EFLAGS_EXACT;</span></a>
<a name="677"><span class="lineNum">     677 </span>            :         }</a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.sample_type &amp; PERF_SAMPLE_RAW) {</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 raw = (struct perf_raw_record){</span></a>
<a name="681"><span class="lineNum">     681 </span>            :                         .frag = {</a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :                                 .size = sizeof(u32) + ibs_data.size,</span></a>
<a name="683"><span class="lineNum">     683 </span>            :                                 .data = ibs_data.data,</a>
<a name="684"><span class="lineNum">     684 </span>            :                         },</a>
<a name="685"><span class="lineNum">     685 </span>            :                 };</a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 data.raw = &amp;raw;</span></a>
<a name="687"><span class="lineNum">     687 </span>            :         }</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         throttle = perf_event_overflow(event, &amp;data, &amp;regs);</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :         if (throttle) {</span></a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :                 perf_ibs_stop(event, 0);</span></a>
<a name="693"><span class="lineNum">     693 </span>            :         } else {</a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :                 if (perf_ibs == &amp;perf_ibs_op) {</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                         if (ibs_caps &amp; IBS_CAPS_OPCNTEXT) {</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :                                 new_config = period &amp; IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :                                 period &amp;= ~IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="698"><span class="lineNum">     698 </span>            :                         }</a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :                         if ((ibs_caps &amp; IBS_CAPS_RDWROPCNT) &amp;&amp; (*config &amp; IBS_OP_CNT_CTL))</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :                                 new_config |= *config &amp; IBS_OP_CUR_CNT_RAND;</span></a>
<a name="701"><span class="lineNum">     701 </span>            :                 }</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 new_config |= period &gt;&gt; 4;</span></a>
<a name="703"><span class="lineNum">     703 </span>            : </a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 perf_ibs_enable_event(perf_ibs, hwc, new_config);</span></a>
<a name="705"><span class="lineNum">     705 </span>            :         }</a>
<a name="706"><span class="lineNum">     706 </span>            : </a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :         perf_event_update_userpage(event);</span></a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="710"><span class="lineNum">     710 </span>            : }</a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span>            : static int</a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 : perf_ibs_nmi_handler(unsigned int cmd, struct pt_regs *regs)</span></a>
<a name="714"><span class="lineNum">     714 </span>            : {</a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :         u64 stamp = sched_clock();</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :         int handled = 0;</span></a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :         handled += perf_ibs_handle_irq(&amp;perf_ibs_fetch, regs);</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         handled += perf_ibs_handle_irq(&amp;perf_ibs_op, regs);</span></a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :         if (handled)</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :                 inc_irq_stat(apic_perf_irqs);</span></a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :         perf_sample_event_took(sched_clock() - stamp);</span></a>
<a name="725"><span class="lineNum">     725 </span>            : </a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         return handled;</span></a>
<a name="727"><span class="lineNum">     727 </span>            : }</a>
<a name="728"><span class="lineNum">     728 </span>            : NOKPROBE_SYMBOL(perf_ibs_nmi_handler);</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 : static __init int perf_ibs_pmu_init(struct perf_ibs *perf_ibs, char *name)</span></a>
<a name="731"><span class="lineNum">     731 </span>            : {</a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :         struct cpu_perf_ibs __percpu *pcpu;</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :         int ret;</span></a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         pcpu = alloc_percpu(struct cpu_perf_ibs);</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :         if (!pcpu)</span></a>
<a name="737"><span class="lineNum">     737 </span>            :                 return -ENOMEM;</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         perf_ibs-&gt;pcpu = pcpu;</span></a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :         /* register attributes */</a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         if (perf_ibs-&gt;format_attrs[0]) {</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 memset(&amp;perf_ibs-&gt;format_group, 0, sizeof(perf_ibs-&gt;format_group));</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 perf_ibs-&gt;format_group.name  = &quot;format&quot;;</span></a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 perf_ibs-&gt;format_group.attrs = perf_ibs-&gt;format_attrs;</span></a>
<a name="746"><span class="lineNum">     746 </span>            : </a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 memset(&amp;perf_ibs-&gt;attr_groups, 0, sizeof(perf_ibs-&gt;attr_groups));</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 perf_ibs-&gt;attr_groups[0]     = &amp;perf_ibs-&gt;format_group;</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 perf_ibs-&gt;pmu.attr_groups    = perf_ibs-&gt;attr_groups;</span></a>
<a name="750"><span class="lineNum">     750 </span>            :         }</a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         ret = perf_pmu_register(&amp;perf_ibs-&gt;pmu, name, -1);</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :         if (ret) {</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 perf_ibs-&gt;pcpu = NULL;</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 free_percpu(pcpu);</span></a>
<a name="756"><span class="lineNum">     756 </span>            :         }</a>
<a name="757"><span class="lineNum">     757 </span>            : </a>
<a name="758"><span class="lineNum">     758 </span>            :         return ret;</a>
<a name="759"><span class="lineNum">     759 </span>            : }</a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 : static __init void perf_event_ibs_init(void)</span></a>
<a name="762"><span class="lineNum">     762 </span>            : {</a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :         struct attribute **attr = ibs_op_format_attrs;</span></a>
<a name="764"><span class="lineNum">     764 </span>            : </a>
<a name="765"><span class="lineNum">     765 </span>            :         /*</a>
<a name="766"><span class="lineNum">     766 </span>            :          * Some chips fail to reset the fetch count when it is written; instead</a>
<a name="767"><span class="lineNum">     767 </span>            :          * they need a 0-1 transition of IbsFetchEn.</a>
<a name="768"><span class="lineNum">     768 </span>            :          */</a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 &gt;= 0x16 &amp;&amp; boot_cpu_data.x86 &lt;= 0x18)</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :                 perf_ibs_fetch.fetch_count_reset_broken = 1;</span></a>
<a name="771"><span class="lineNum">     771 </span>            : </a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :         perf_ibs_pmu_init(&amp;perf_ibs_fetch, &quot;ibs_fetch&quot;);</span></a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         if (ibs_caps &amp; IBS_CAPS_OPCNT) {</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 perf_ibs_op.config_mask |= IBS_OP_CNT_CTL;</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 *attr++ = &amp;format_attr_cnt_ctl.attr;</span></a>
<a name="777"><span class="lineNum">     777 </span>            :         }</a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         if (ibs_caps &amp; IBS_CAPS_OPCNTEXT) {</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :                 perf_ibs_op.max_period  |= IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 perf_ibs_op.config_mask |= IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :                 perf_ibs_op.cnt_mask    |= IBS_OP_MAX_CNT_EXT_MASK;</span></a>
<a name="783"><span class="lineNum">     783 </span>            :         }</a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         perf_ibs_pmu_init(&amp;perf_ibs_op, &quot;ibs_op&quot;);</span></a>
<a name="786"><span class="lineNum">     786 </span>            : </a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         register_nmi_handler(NMI_LOCAL, perf_ibs_nmi_handler, 0, &quot;perf_ibs&quot;);</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         pr_info(&quot;perf: AMD IBS detected (0x%08x)\n&quot;, ibs_caps);</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 : }</span></a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            : #else /* defined(CONFIG_PERF_EVENTS) &amp;&amp; defined(CONFIG_CPU_SUP_AMD) */</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span>            : static __init void perf_event_ibs_init(void) { }</a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            : #endif</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            : /* IBS - apic initialization, for perf and oprofile */</a>
<a name="798"><span class="lineNum">     798 </span>            : </a>
<a name="799"><span class="lineNum">     799 </span><span class="lineCov">          1 : static __init u32 __get_ibs_caps(void)</span></a>
<a name="800"><span class="lineNum">     800 </span>            : {</a>
<a name="801"><span class="lineNum">     801 </span><span class="lineCov">          1 :         u32 caps;</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineCov">          1 :         unsigned int max_level;</span></a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span><span class="lineCov">          1 :         if (!boot_cpu_has(X86_FEATURE_IBS))</span></a>
<a name="805"><span class="lineNum">     805 </span>            :                 return 0;</a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            :         /* check IBS cpuid feature flags */</a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         max_level = cpuid_eax(0x80000000);</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :         if (max_level &lt; IBS_CPUID_FEATURES)</span></a>
<a name="810"><span class="lineNum">     810 </span>            :                 return IBS_CAPS_DEFAULT;</a>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :         caps = cpuid_eax(IBS_CPUID_FEATURES);</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :         if (!(caps &amp; IBS_CAPS_AVAIL))</span></a>
<a name="814"><span class="lineNum">     814 </span>            :                 /* cpuid flags not valid */</a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :                 return IBS_CAPS_DEFAULT;</span></a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span>            :         return caps;</a>
<a name="818"><span class="lineNum">     818 </span>            : }</a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 : u32 get_ibs_caps(void)</span></a>
<a name="821"><span class="lineNum">     821 </span>            : {</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :         return ibs_caps;</span></a>
<a name="823"><span class="lineNum">     823 </span>            : }</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            : EXPORT_SYMBOL(get_ibs_caps);</a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 : static inline int get_eilvt(int offset)</span></a>
<a name="828"><span class="lineNum">     828 </span>            : {</a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :         return !setup_APIC_eilvt(offset, 0, APIC_EILVT_MSG_NMI, 1);</span></a>
<a name="830"><span class="lineNum">     830 </span>            : }</a>
<a name="831"><span class="lineNum">     831 </span>            : </a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 : static inline int put_eilvt(int offset)</span></a>
<a name="833"><span class="lineNum">     833 </span>            : {</a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :         return !setup_APIC_eilvt(offset, 0, 0, 1);</span></a>
<a name="835"><span class="lineNum">     835 </span>            : }</a>
<a name="836"><span class="lineNum">     836 </span>            : </a>
<a name="837"><span class="lineNum">     837 </span>            : /*</a>
<a name="838"><span class="lineNum">     838 </span>            :  * Check and reserve APIC extended interrupt LVT offset for IBS if available.</a>
<a name="839"><span class="lineNum">     839 </span>            :  */</a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 : static inline int ibs_eilvt_valid(void)</span></a>
<a name="841"><span class="lineNum">     841 </span>            : {</a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :         int offset;</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :         u64 val;</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :         int valid = 0;</span></a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :         preempt_disable();</span></a>
<a name="847"><span class="lineNum">     847 </span>            : </a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_AMD64_IBSCTL, val);</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :         offset = val &amp; IBSCTL_LVT_OFFSET_MASK;</span></a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         if (!(val &amp; IBSCTL_LVT_OFFSET_VALID)) {</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 pr_err(FW_BUG &quot;cpu %d, invalid IBS interrupt offset %d (MSR%08X=0x%016llx)\n&quot;,</span></a>
<a name="853"><span class="lineNum">     853 </span>            :                        smp_processor_id(), offset, MSR_AMD64_IBSCTL, val);</a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="855"><span class="lineNum">     855 </span>            :         }</a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :         if (!get_eilvt(offset)) {</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 pr_err(FW_BUG &quot;cpu %d, IBS interrupt offset %d not available (MSR%08X=0x%016llx)\n&quot;,</span></a>
<a name="859"><span class="lineNum">     859 </span>            :                        smp_processor_id(), offset, MSR_AMD64_IBSCTL, val);</a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="861"><span class="lineNum">     861 </span>            :         }</a>
<a name="862"><span class="lineNum">     862 </span>            : </a>
<a name="863"><span class="lineNum">     863 </span>            :         valid = 1;</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :         preempt_enable();</span></a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         return valid;</span></a>
<a name="868"><span class="lineNum">     868 </span>            : }</a>
<a name="869"><span class="lineNum">     869 </span>            : </a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 : static int setup_ibs_ctl(int ibs_eilvt_off)</span></a>
<a name="871"><span class="lineNum">     871 </span>            : {</a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         struct pci_dev *cpu_cfg;</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :         int nodes;</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         u32 value = 0;</span></a>
<a name="875"><span class="lineNum">     875 </span>            : </a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :         nodes = 0;</span></a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :         cpu_cfg = NULL;</span></a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :         do {</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 cpu_cfg = pci_get_device(PCI_VENDOR_ID_AMD,</span></a>
<a name="880"><span class="lineNum">     880 </span>            :                                          PCI_DEVICE_ID_AMD_10H_NB_MISC,</a>
<a name="881"><span class="lineNum">     881 </span>            :                                          cpu_cfg);</a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 if (!cpu_cfg)</span></a>
<a name="883"><span class="lineNum">     883 </span>            :                         break;</a>
<a name="884"><span class="lineNum">     884 </span>            :                 ++nodes;</a>
<a name="885"><span class="lineNum">     885 </span>            :                 pci_write_config_dword(cpu_cfg, IBSCTL, ibs_eilvt_off</a>
<a name="886"><span class="lineNum">     886 </span>            :                                        | IBSCTL_LVT_OFFSET_VALID);</a>
<a name="887"><span class="lineNum">     887 </span>            :                 pci_read_config_dword(cpu_cfg, IBSCTL, &amp;value);</a>
<a name="888"><span class="lineNum">     888 </span>            :                 if (value != (ibs_eilvt_off | IBSCTL_LVT_OFFSET_VALID)) {</a>
<a name="889"><span class="lineNum">     889 </span>            :                         pci_dev_put(cpu_cfg);</a>
<a name="890"><span class="lineNum">     890 </span>            :                         pr_debug(&quot;Failed to setup IBS LVT offset, IBSCTL = 0x%08x\n&quot;,</a>
<a name="891"><span class="lineNum">     891 </span>            :                                  value);</a>
<a name="892"><span class="lineNum">     892 </span>            :                         return -EINVAL;</a>
<a name="893"><span class="lineNum">     893 </span>            :                 }</a>
<a name="894"><span class="lineNum">     894 </span>            :         } while (1);</a>
<a name="895"><span class="lineNum">     895 </span>            : </a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :         if (!nodes) {</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 pr_debug(&quot;No CPU node configured for IBS\n&quot;);</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span></a>
<a name="899"><span class="lineNum">     899 </span>            :         }</a>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<a name="901"><span class="lineNum">     901 </span>            :         return 0;</a>
<a name="902"><span class="lineNum">     902 </span>            : }</a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span>            : /*</a>
<a name="905"><span class="lineNum">     905 </span>            :  * This runs only on the current cpu. We try to find an LVT offset and</a>
<a name="906"><span class="lineNum">     906 </span>            :  * setup the local APIC. For this we must disable preemption. On</a>
<a name="907"><span class="lineNum">     907 </span>            :  * success we initialize all nodes with this offset. This updates then</a>
<a name="908"><span class="lineNum">     908 </span>            :  * the offset in the IBS_CTL per-node msr. The per-core APIC setup of</a>
<a name="909"><span class="lineNum">     909 </span>            :  * the IBS interrupt vector is handled by perf_ibs_cpu_notifier that</a>
<a name="910"><span class="lineNum">     910 </span>            :  * is using the new offset.</a>
<a name="911"><span class="lineNum">     911 </span>            :  */</a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 : static void force_ibs_eilvt_setup(void)</span></a>
<a name="913"><span class="lineNum">     913 </span>            : {</a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :         int offset;</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :         int ret;</span></a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :         preempt_disable();</span></a>
<a name="918"><span class="lineNum">     918 </span>            :         /* find the next free available EILVT entry, skip offset 0 */</a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         for (offset = 1; offset &lt; APIC_EILVT_NR_MAX; offset++) {</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 if (get_eilvt(offset))</span></a>
<a name="921"><span class="lineNum">     921 </span>            :                         break;</a>
<a name="922"><span class="lineNum">     922 </span>            :         }</a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :         preempt_enable();</span></a>
<a name="924"><span class="lineNum">     924 </span>            : </a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :         if (offset == APIC_EILVT_NR_MAX) {</span></a>
<a name="926"><span class="lineNum">     926 </span>            :                 pr_debug(&quot;No EILVT entry available\n&quot;);</a>
<a name="927"><span class="lineNum">     927 </span>            :                 return;</a>
<a name="928"><span class="lineNum">     928 </span>            :         }</a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         ret = setup_ibs_ctl(offset);</span></a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span>            :         if (!ibs_eilvt_valid())</a>
<a name="935"><span class="lineNum">     935 </span>            :                 goto out;</a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            :         pr_info(&quot;LVT offset %d assigned\n&quot;, offset);</a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span>            :         return;</a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :         preempt_disable();</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :         put_eilvt(offset);</span></a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :         preempt_enable();</span></a>
<a name="944"><span class="lineNum">     944 </span>            :         return;</a>
<a name="945"><span class="lineNum">     945 </span>            : }</a>
<a name="946"><span class="lineNum">     946 </span>            : </a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 : static void ibs_eilvt_setup(void)</span></a>
<a name="948"><span class="lineNum">     948 </span>            : {</a>
<a name="949"><span class="lineNum">     949 </span>            :         /*</a>
<a name="950"><span class="lineNum">     950 </span>            :          * Force LVT offset assignment for family 10h: The offsets are</a>
<a name="951"><span class="lineNum">     951 </span>            :          * not assigned by the BIOS for this family, so the OS is</a>
<a name="952"><span class="lineNum">     952 </span>            :          * responsible for doing it. If the OS assignment fails, fall</a>
<a name="953"><span class="lineNum">     953 </span>            :          * back to BIOS settings and try to setup this.</a>
<a name="954"><span class="lineNum">     954 </span>            :          */</a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 == 0x10)</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :                 force_ibs_eilvt_setup();</span></a>
<a name="957"><span class="lineNum">     957 </span>            : }</a>
<a name="958"><span class="lineNum">     958 </span>            : </a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 : static inline int get_ibs_lvt_offset(void)</span></a>
<a name="960"><span class="lineNum">     960 </span>            : {</a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         u64 val;</span></a>
<a name="962"><span class="lineNum">     962 </span>            : </a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_AMD64_IBSCTL, val);</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :         if (!(val &amp; IBSCTL_LVT_OFFSET_VALID))</span></a>
<a name="965"><span class="lineNum">     965 </span>            :                 return -EINVAL;</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :         return val &amp; IBSCTL_LVT_OFFSET_MASK;</span></a>
<a name="968"><span class="lineNum">     968 </span>            : }</a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 : static void setup_APIC_ibs(void)</span></a>
<a name="971"><span class="lineNum">     971 </span>            : {</a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :         int offset;</span></a>
<a name="973"><span class="lineNum">     973 </span>            : </a>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 :         offset = get_ibs_lvt_offset();</span></a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 :         if (offset &lt; 0)</span></a>
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :                 goto failed;</span></a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :         if (!setup_APIC_eilvt(offset, 0, APIC_EILVT_MSG_NMI, 0))</span></a>
<a name="979"><span class="lineNum">     979 </span>            :                 return;</a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 : failed:</span></a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :         pr_warn(&quot;perf: IBS APIC setup failed on cpu #%d\n&quot;,</span></a>
<a name="982"><span class="lineNum">     982 </span>            :                 smp_processor_id());</a>
<a name="983"><span class="lineNum">     983 </span>            : }</a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 : static void clear_APIC_ibs(void)</span></a>
<a name="986"><span class="lineNum">     986 </span>            : {</a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :         int offset;</span></a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :         offset = get_ibs_lvt_offset();</span></a>
<a name="990"><span class="lineNum">     990 </span><span class="lineNoCov">          0 :         if (offset &gt;= 0)</span></a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 setup_APIC_eilvt(offset, 0, APIC_EILVT_MSG_FIX, 1);</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 : }</span></a>
<a name="993"><span class="lineNum">     993 </span>            : </a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 : static int x86_pmu_amd_ibs_starting_cpu(unsigned int cpu)</span></a>
<a name="995"><span class="lineNum">     995 </span>            : {</a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :         setup_APIC_ibs();</span></a>
<a name="997"><span class="lineNum">     997 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="998"><span class="lineNum">     998 </span>            : }</a>
<a name="999"><span class="lineNum">     999 </span>            : </a>
<a name="1000"><span class="lineNum">    1000 </span>            : #ifdef CONFIG_PM</a>
<a name="1001"><span class="lineNum">    1001 </span>            : </a>
<a name="1002"><span class="lineNum">    1002 </span>            : static int perf_ibs_suspend(void)</a>
<a name="1003"><span class="lineNum">    1003 </span>            : {</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         clear_APIC_ibs();</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         return 0;</a>
<a name="1006"><span class="lineNum">    1006 </span>            : }</a>
<a name="1007"><span class="lineNum">    1007 </span>            : </a>
<a name="1008"><span class="lineNum">    1008 </span>            : static void perf_ibs_resume(void)</a>
<a name="1009"><span class="lineNum">    1009 </span>            : {</a>
<a name="1010"><span class="lineNum">    1010 </span>            :         ibs_eilvt_setup();</a>
<a name="1011"><span class="lineNum">    1011 </span>            :         setup_APIC_ibs();</a>
<a name="1012"><span class="lineNum">    1012 </span>            : }</a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span>            : static struct syscore_ops perf_ibs_syscore_ops = {</a>
<a name="1015"><span class="lineNum">    1015 </span>            :         .resume         = perf_ibs_resume,</a>
<a name="1016"><span class="lineNum">    1016 </span>            :         .suspend        = perf_ibs_suspend,</a>
<a name="1017"><span class="lineNum">    1017 </span>            : };</a>
<a name="1018"><span class="lineNum">    1018 </span>            : </a>
<a name="1019"><span class="lineNum">    1019 </span>            : static void perf_ibs_pm_init(void)</a>
<a name="1020"><span class="lineNum">    1020 </span>            : {</a>
<a name="1021"><span class="lineNum">    1021 </span>            :         register_syscore_ops(&amp;perf_ibs_syscore_ops);</a>
<a name="1022"><span class="lineNum">    1022 </span>            : }</a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span>            : #else</a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 : static inline void perf_ibs_pm_init(void) { }</span></a>
<a name="1027"><span class="lineNum">    1027 </span>            : </a>
<a name="1028"><span class="lineNum">    1028 </span>            : #endif</a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 : static int x86_pmu_amd_ibs_dying_cpu(unsigned int cpu)</span></a>
<a name="1031"><span class="lineNum">    1031 </span>            : {</a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         clear_APIC_ibs();</span></a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1034"><span class="lineNum">    1034 </span>            : }</a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineCov">          1 : static __init int amd_ibs_init(void)</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            : {</a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineCov">          1 :         u32 caps;</span></a>
<a name="1039"><span class="lineNum">    1039 </span>            : </a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineCov">          1 :         caps = __get_ibs_caps();</span></a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineCov">          1 :         if (!caps)</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            :                 return -ENODEV; /* ibs not supported by the cpu */</a>
<a name="1043"><span class="lineNum">    1043 </span>            : </a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         ibs_eilvt_setup();</span></a>
<a name="1045"><span class="lineNum">    1045 </span>            : </a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         if (!ibs_eilvt_valid())</span></a>
<a name="1047"><span class="lineNum">    1047 </span>            :                 return -EINVAL;</a>
<a name="1048"><span class="lineNum">    1048 </span>            : </a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :         perf_ibs_pm_init();</span></a>
<a name="1050"><span class="lineNum">    1050 </span>            : </a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         ibs_caps = caps;</span></a>
<a name="1052"><span class="lineNum">    1052 </span>            :         /* make ibs_caps visible to other cpus: */</a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         smp_mb();</span></a>
<a name="1054"><span class="lineNum">    1054 </span>            :         /*</a>
<a name="1055"><span class="lineNum">    1055 </span>            :          * x86_pmu_amd_ibs_starting_cpu will be called from core on</a>
<a name="1056"><span class="lineNum">    1056 </span>            :          * all online cpus.</a>
<a name="1057"><span class="lineNum">    1057 </span>            :          */</a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         cpuhp_setup_state(CPUHP_AP_PERF_X86_AMD_IBS_STARTING,</span></a>
<a name="1059"><span class="lineNum">    1059 </span>            :                           &quot;perf/x86/amd/ibs:starting&quot;,</a>
<a name="1060"><span class="lineNum">    1060 </span>            :                           x86_pmu_amd_ibs_starting_cpu,</a>
<a name="1061"><span class="lineNum">    1061 </span>            :                           x86_pmu_amd_ibs_dying_cpu);</a>
<a name="1062"><span class="lineNum">    1062 </span>            : </a>
<a name="1063"><span class="lineNum">    1063 </span><span class="lineNoCov">          0 :         perf_event_ibs_init();</span></a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1066"><span class="lineNum">    1066 </span>            : }</a>
<a name="1067"><span class="lineNum">    1067 </span>            : </a>
<a name="1068"><span class="lineNum">    1068 </span>            : /* Since we need the pci subsystem to init ibs we can't do this earlier: */</a>
<a name="1069"><span class="lineNum">    1069 </span>            : device_initcall(amd_ibs_init);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
