$date
	Fri Sep 17 08:51:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # data $end
$var reg 1 $ enable $end
$scope module E1 $end
$var wire 1 " clock $end
$var wire 1 # data $end
$var wire 1 $ enable $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
0"
x!
$end
#2
1#
1"
#4
0"
#6
1"
#8
0"
#9
1$
#10
1!
1"
#12
0"
#13
0#
#14
0!
1"
#16
0"
0$
#18
1"
#20
0"
#21
