Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_module_behav xil_defaultlib.tb_cpu_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/wojte/Desktop/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/cpu_module.v:208]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.rd_mux
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.jump_condition
Compiling module xil_defaultlib.r_mux
Compiling module xil_defaultlib.imm_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.cpu_module
Compiling module xil_defaultlib.tb_cpu_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_module_behav
