#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2696710 .scope module, "Multiplexer_4to1bit" "Multiplexer_4to1bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e"
    .port_info 1 /INPUT 4 "x"
    .port_info 2 /OUTPUT 1 "y"
    .port_info 3 /INPUT 2 "s"
o0x7fbc62022018 .functor BUFZ 1, C4<z>; HiZ drive
v0x2696920_0 .net "e", 0 0, o0x7fbc62022018;  0 drivers
o0x7fbc62022048 .functor BUFZ 2, C4<zz>; HiZ drive
v0x26a5970_0 .net "s", 1 0, o0x7fbc62022048;  0 drivers
o0x7fbc62022078 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x26a5a50_0 .net "x", 3 0, o0x7fbc62022078;  0 drivers
v0x26a5b40_0 .var "y", 0 0;
E_0x2697020 .event edge, v0x26a5970_0, v0x26a5a50_0, v0x2696920_0;
    .scope S_0x2696710;
T_0 ;
    %wait E_0x2697020;
    %load/vec4 v0x2696920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x26a5a50_0;
    %load/vec4 v0x26a5970_0;
    %part/u 1;
    %store/vec4 v0x26a5b40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b40_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Multiplexer.v";
