Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec  1 15:04:07 2018
| Host         : Linux-Laptop running 64-bit unknown
| Command      : report_control_sets -verbose -file vending_machine_control_sets_placed.rpt
| Design       : vending_machine
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+----------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+----------------------+------------------+----------------+
|  toDisp/sseg_reg[0]_i_2_n_1 |               |                      |                1 |              2 |
| ~n_0_3276_BUFG              |               | negative_reg_i_2_n_1 |                1 |              2 |
|  decimal_reg/G0             |               |                      |                1 |              2 |
|  select_reg[6]_i_2_n_1      |               |                      |                2 |             10 |
|  toDisp/sseg_reg[7]_i_2_n_1 |               |                      |                4 |             14 |
|  coins_reg[8]_i_2_n_1       |               | cancelReset_IBUF     |                3 |             18 |
|  select_reg[6]_i_2_n_1      |               | cancelReset_IBUF     |                9 |             18 |
|  totalMoney_reg[8]_i_2_n_1  |               | cancelReset_IBUF     |                8 |             18 |
|  num_reg[9]_i_2_n_1         |               |                      |                6 |             20 |
|  coinsDisp_IBUF_BUFG        |               |                      |               30 |             64 |
+-----------------------------+---------------+----------------------+------------------+----------------+


