# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by:INFANTINA MARIA L 
RegisterNumber:23012526  
*/
## RTL realization

## Output:
![CODE IMPLEMENTATION](https://github.com/INFANTINA1401/Experiment--02-Implementation-of-combinational-logic-/assets/147313821/4b8a9bda-055c-49ba-a7b9-399bb2742f50)
![WAVEFORM IMPLEMENTATION](https://github.com/INFANTINA1401/Experiment--02-Implementation-of-combinational-logic-/assets/147313821/c04ffff1-23da-4249-8898-ddc6a74cb3dd)

## RTL
![LOGIC GATE IMPLEMENTATION](https://github.com/INFANTINA1401/Experiment--02-Implementation-of-combinational-logic-/assets/147313821/6738f1de-353c-4de2-a2ae-7ce092389d4a)

## Timing Diagram
![TIMELINE IMPLEMENTATION](https://github.com/INFANTINA1401/Experiment--02-Implementation-of-combinational-logic-/assets/147313821/b2646966-d9c1-419c-bf86-a6bd714716ef)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
