// Seed: 3690249833
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_5;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout reg id_2;
  input wire _id_1;
  assign id_2 = -1;
  initial
    @(posedge 1) begin : LABEL_0
      id_2 = 1'b0;
    end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  always disable id_4;
  assign id_4 = 1'b0 & id_1;
  logic [id_1 : -1] id_5;
endmodule
