I 000049 55 2032          1462627933684 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462627933696 2016.05.07 16:32:13)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585e085b550f0b4e0c0a4a020c5e5f5e0d5f5a5e5d)
	(_entity
		(_time 1462627933682)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4263          1462627933746 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462627933747 2016.05.07 16:32:13)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8780818882d0d291d7d5c3dcd4818681d381d38085)
	(_entity
		(_time 1462627933744)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 49 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 50 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 54 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__63(_architecture 2 0 63 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 66 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
V 000028 55 1115 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462627933792 2016.05.07 16:32:13)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b1e7e2e6e1b6a0e3b3a7ecb2b0b2b1b5b0b5b0e0)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal COPYINTO_OP op_code 0 11 (_entity (_string \"0000"\))))
		(_constant (_internal COPYTOIN_OP op_code 0 12 (_entity (_string \"0001"\))))
		(_constant (_internal ADD_OP op_code 0 13 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 14 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 15 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 16 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 17 (_entity (_string \"0110"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000061 55 4367          1462627933796 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462627933797 2016.05.07 16:32:13)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b1e0e2b1e0e6a0b3e3a6ece6b1b2b0beb0b2b0b7)
	(_entity
		(_time 1462627933794)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(8)(9)(10)(0)(1)(2)(3)))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9575          1462627933856 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462627933857 2016.05.07 16:32:13)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f4f3a5a4a6a3f5e3f0f2f6f6b2aef6f2a7f2f1f3f6f2f7)
	(_entity
		(_time 1462627933854)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set cpyit cpyitr m cpyti cpytir (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462627933903 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462627933904 2016.05.07 16:32:13)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 232572272574703520273a79212526242125262524)
	(_entity
		(_time 1462627933901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 3897          1462627933949 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462627933950 2016.05.07 16:32:13)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5255555159050545555c140901540454065406545b)
	(_entity
		(_time 1462627933947)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal I_ADDR_MAX ram_address 0 28 (_architecture (_string \"00000101"\))))
		(_constant (_internal J_ADDR_MAX ram_address 0 29 (_architecture (_string \"00000110"\))))
		(_constant (_internal I_ADDR ram_address 0 30 (_architecture (_string \"00000111"\))))
		(_constant (_internal J_ADDR ram_address 0 31 (_architecture (_string \"00001000"\))))
		(_constant (_internal ONE_ADDR ram_address 0 33 (_architecture (_string \"00001001"\))))
		(_constant (_internal ZERO_ADDR ram_address 0 34 (_architecture (_string \"00001010"\))))
		(_constant (_internal TEMP_1_ADDR ram_address 0 36 (_architecture (_string \"00001011"\))))
		(_constant (_internal TEMP_2_ADDR ram_address 0 37 (_architecture (_string \"00001100"\))))
		(_constant (_internal TEMP_3_ADDR ram_address 0 38 (_architecture (_string \"00001101"\))))
		(_constant (_internal ROM ROM_type 0 43 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 73 (_architecture (_uni ))))
		(_process
			(line__78(_architecture 0 0 78 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 80 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 )
		(50463234 50528770 )
		(50463234 33686018 )
		(33686018 50463491 )
		(33686018 50463490 )
		(33686018 33751554 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462627933996 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462627933997 2016.05.07 16:32:13)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8186868f89d6d6968a82c7dad0868387d787828784)
	(_entity
		(_time 1462627933994)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462627934002 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462627934003 2016.05.07 16:32:13)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8186868f89d6d6968083c7dad0868387d787828784)
	(_entity
		(_time 1462627934000)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462627934043 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462627934044 2016.05.07 16:32:14)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b0b6e1e4b5e7e3a6b3b5a9eab2b6b5b5e6b7b4b6b2)
	(_entity
		(_time 1462627934041)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462627934047 2016.05.07 16:32:14)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b0b6e7e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462644349426 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462644349427 2016.05.07 21:05:49)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e404b4c1e191d581a1c5c141a4849481b494c484b)
	(_entity
		(_time 1462627933681)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4263          1462644349473 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462644349474 2016.05.07 21:05:49)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d722e7d2b2a286b2d2f39262e7b7c7b297b297a7f)
	(_entity
		(_time 1462627933743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 49 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 50 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 54 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__63(_architecture 2 0 63 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 66 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4367          1462644349564 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462644349565 2016.05.07 21:05:49)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cbc4c89e989d9bddce9edb919bcccfcdc3cdcfcdca)
	(_entity
		(_time 1462627933793)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10)))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9575          1462644349620 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462644349621 2016.05.07 21:05:49)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a05010c0d5d0b1d0e0c080d4c50080c590c0f0d080c09)
	(_entity
		(_time 1462627933853)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set cpyit cpyitr m cpyti cpytir (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 88 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 141 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 153 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__168(_architecture 4 0 168 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 170 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 182 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 195 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 216 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 225 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 234 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__244(_architecture 11 0 244 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__245(_architecture 12 0 245 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__246(_architecture 13 0 246 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__247(_architecture 14 0 247 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 249 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462644349746 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462644349747 2016.05.07 21:05:49)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87898d8985d0d49184839edd858182808581828180)
	(_entity
		(_time 1462627933900)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 3897          1462644349805 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462644349806 2016.05.07 21:05:49)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5ca9990c99292d2c2cb839e96c393c391c391c3cc)
	(_entity
		(_time 1462627933946)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal I_ADDR_MAX ram_address 0 28 (_architecture (_string \"00000101"\))))
		(_constant (_internal J_ADDR_MAX ram_address 0 29 (_architecture (_string \"00000110"\))))
		(_constant (_internal I_ADDR ram_address 0 30 (_architecture (_string \"00000111"\))))
		(_constant (_internal J_ADDR ram_address 0 31 (_architecture (_string \"00001000"\))))
		(_constant (_internal ONE_ADDR ram_address 0 33 (_architecture (_string \"00001001"\))))
		(_constant (_internal ZERO_ADDR ram_address 0 34 (_architecture (_string \"00001010"\))))
		(_constant (_internal TEMP_1_ADDR ram_address 0 36 (_architecture (_string \"00001011"\))))
		(_constant (_internal TEMP_2_ADDR ram_address 0 37 (_architecture (_string \"00001100"\))))
		(_constant (_internal TEMP_3_ADDR ram_address 0 38 (_architecture (_string \"00001101"\))))
		(_constant (_internal ROM ROM_type 0 43 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 73 (_architecture (_uni ))))
		(_process
			(line__78(_architecture 0 0 78 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 80 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 )
		(50463234 50528770 )
		(50463234 33686018 )
		(33686018 50463491 )
		(33686018 50463490 )
		(33686018 33751554 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462644349856 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462644349857 2016.05.07 21:05:49)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f4fba8a4f9a3a3e3fff7b2afa5f3f6f2a2f2f7f2f1)
	(_entity
		(_time 1462627933993)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462644349882 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462644349883 2016.05.07 21:05:49)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 141b4913194343031516524f451316124212171211)
	(_entity
		(_time 1462627933999)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462644349937 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462644349938 2016.05.07 21:05:49)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 424c49404515115441475b18404447471445464440)
	(_entity
		(_time 1462627934040)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462644349945 2016.05.07 21:05:49)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 525c5f5155040545565340080654075451545a5704)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462644362325 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462644362326 2016.05.07 21:06:02)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9fda2fea5fefabffdfbbbf3fdafaeaffcaeabafac)
	(_entity
		(_time 1462627933681)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4263          1462644362373 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462644362374 2016.05.07 21:06:02)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d88d858bd28f8dce888a9c838bded9de8cde8cdfda)
	(_entity
		(_time 1462627933743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 49 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 50 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 54 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__63(_architecture 2 0 63 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 66 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4367          1462644362425 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462644362426 2016.05.07 21:06:02)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 16434311114046001343064c461112101e10121017)
	(_entity
		(_time 1462627933793)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10)))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9575          1462644362464 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462644362465 2016.05.07 21:06:02)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 366364336661372132303431706c343065303331343035)
	(_entity
		(_time 1462627933853)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set cpyit cpyitr m cpyti cpytir (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 88 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 141 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 153 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__168(_architecture 4 0 168 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 170 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 182 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 195 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 216 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 225 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 234 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__244(_architecture 11 0 244 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__245(_architecture 12 0 245 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__246(_architecture 13 0 246 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__247(_architecture 14 0 247 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 249 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462644362529 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462644362530 2016.05.07 21:06:02)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 742027757523276277706d2e767271737672717273)
	(_entity
		(_time 1462627933900)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 3897          1462644362557 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462644362558 2016.05.07 21:06:02)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 93c6969c99c4c484949dd5c8c095c595c795c7959a)
	(_entity
		(_time 1462627933946)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal I_ADDR_MAX ram_address 0 28 (_architecture (_string \"00000101"\))))
		(_constant (_internal J_ADDR_MAX ram_address 0 29 (_architecture (_string \"00000110"\))))
		(_constant (_internal I_ADDR ram_address 0 30 (_architecture (_string \"00000111"\))))
		(_constant (_internal J_ADDR ram_address 0 31 (_architecture (_string \"00001000"\))))
		(_constant (_internal ONE_ADDR ram_address 0 33 (_architecture (_string \"00001001"\))))
		(_constant (_internal ZERO_ADDR ram_address 0 34 (_architecture (_string \"00001010"\))))
		(_constant (_internal TEMP_1_ADDR ram_address 0 36 (_architecture (_string \"00001011"\))))
		(_constant (_internal TEMP_2_ADDR ram_address 0 37 (_architecture (_string \"00001100"\))))
		(_constant (_internal TEMP_3_ADDR ram_address 0 38 (_architecture (_string \"00001101"\))))
		(_constant (_internal ROM ROM_type 0 43 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 73 (_architecture (_uni ))))
		(_process
			(line__78(_architecture 0 0 78 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 80 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 )
		(50463234 50528770 )
		(50463234 33686018 )
		(33686018 50463491 )
		(33686018 50463490 )
		(33686018 33751554 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462644362585 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462644362586 2016.05.07 21:06:02)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b3e6b6e7b9e4e4a4b8b0f5e8e2b4b1b5e5b5b0b5b6)
	(_entity
		(_time 1462627933993)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462644362591 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462644362592 2016.05.07 21:06:02)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b3e6b6e7b9e4e4a4b2b1f5e8e2b4b1b5e5b5b0b5b6)
	(_entity
		(_time 1462627933999)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462644362613 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462644362614 2016.05.07 21:06:02)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c2969197c59591d4c1c7db98c0c4c7c794c5c6c4c0)
	(_entity
		(_time 1462627934040)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462644362617 2016.05.07 21:06:02)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d2868780d58485c5d6d3c08886d487d4d1d4dad784)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462645312658 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462645312659 2016.05.07 21:21:52)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e2eab2e5b6b2f7b5b3f3bbb5e7e6e7b4e6e3e7e4)
	(_entity
		(_time 1462627933681)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4263          1462645312713 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462645312714 2016.05.07 21:21:52)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 20222525227775367072647b732621267426742722)
	(_entity
		(_time 1462627933743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 49 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 50 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 54 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__63(_architecture 2 0 63 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 66 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4367          1462645312770 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462645312771 2016.05.07 21:21:52)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5e5c0b5d0a080e485b0b4e040e595a5856585a585f)
	(_entity
		(_time 1462627933793)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10)))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9575          1462645312842 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462645312843 2016.05.07 21:21:52)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9d9fcf929fca9c8a999b9f9adbc79f9bce9b989a9f9b9e)
	(_entity
		(_time 1462627933853)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set cpyit cpyitr m cpyti cpytir (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 88 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 141 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 153 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__168(_architecture 4 0 168 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 170 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 182 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 195 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 216 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 225 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 234 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__244(_architecture 11 0 244 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__245(_architecture 12 0 245 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__246(_architecture 13 0 246 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__247(_architecture 14 0 247 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 249 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462645312940 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462645312941 2016.05.07 21:21:52)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faf9a9aaaeada9ecf9fee3a0f8fcfffdf8fcfffcfd)
	(_entity
		(_time 1462627933900)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000067 55 11414         1462645313006 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462645313007 2016.05.07 21:21:53)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 494b4f4b491e1e5e424a0f12184e4b4f1f4f4a4f4c)
	(_entity
		(_time 1462627933993)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462645313016 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462645313017 2016.05.07 21:21:53)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 494b4f4b491e1e5e484b0f12184e4b4f1f4f4a4f4c)
	(_entity
		(_time 1462627933999)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462645313056 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462645313057 2016.05.07 21:21:53)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 777427767520246174726e2d757172722170737175)
	(_entity
		(_time 1462627934040)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462645313060 2016.05.07 21:21:53)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 77742176752120607376652d2371227174717f7221)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462645370991 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462645370992 2016.05.07 21:22:50)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cc9f9cc59e9adf9d9bdb939dcfcecf9ccecbcfcc)
	(_entity
		(_time 1462627933681)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4263          1462645371044 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462645371045 2016.05.07 21:22:51)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8fcf8a9f2afadeea8aabca3abfef9feacfeacfffa)
	(_entity
		(_time 1462627933743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 49 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 50 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 54 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__63(_architecture 2 0 63 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 66 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4367          1462645371084 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462645371085 2016.05.07 21:22:51)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 27237623217177312272377d772023212f21232126)
	(_entity
		(_time 1462627933793)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10)))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9575          1462645371129 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462645371130 2016.05.07 21:22:51)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 565200550601574152505451100c545005505351545055)
	(_entity
		(_time 1462627933853)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set cpyit cpyitr m cpyti cpytir (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 88 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 141 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 153 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__168(_architecture 4 0 168 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 170 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 182 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 195 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 216 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 225 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 234 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__244(_architecture 11 0 244 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__245(_architecture 12 0 245 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__246(_architecture 13 0 246 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__247(_architecture 14 0 247 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 249 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462645371215 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462645371216 2016.05.07 21:22:51)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a4a1f3f3a5f3f7b2a7a0bdfea6a2a1a3a6a2a1a2a3)
	(_entity
		(_time 1462627933900)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 3987          1462645371261 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462645371262 2016.05.07 21:22:51)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d3d7d281d98484c4d484958880d585d587d587d5da)
	(_entity
		(_time 1462627933946)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal I_ADDR_MAX ram_address 0 28 (_architecture (_string \"00000101"\))))
		(_constant (_internal J_ADDR_MAX ram_address 0 29 (_architecture (_string \"00000110"\))))
		(_constant (_internal I_ADDR ram_address 0 30 (_architecture (_string \"00000111"\))))
		(_constant (_internal J_ADDR ram_address 0 31 (_architecture (_string \"00001000"\))))
		(_constant (_internal ONE_ADDR ram_address 0 33 (_architecture (_string \"00001001"\))))
		(_constant (_internal ZERO_ADDR ram_address 0 34 (_architecture (_string \"00001010"\))))
		(_constant (_internal TEMP_1_ADDR ram_address 0 36 (_architecture (_string \"00001011"\))))
		(_constant (_internal TEMP_2_ADDR ram_address 0 37 (_architecture (_string \"00001100"\))))
		(_constant (_internal TEMP_3_ADDR ram_address 0 38 (_architecture (_string \"00001101"\))))
		(_constant (_internal Z_ADDR ram_address 0 40 (_architecture (_string \"11111111"\))))
		(_constant (_internal ROM ROM_type 0 45 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 75 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 82 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 )
		(50463234 50528770 )
		(50463234 33686018 )
		(33686018 50463491 )
		(33686018 50463490 )
		(33686018 33751554 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462645371314 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462645371315 2016.05.07 21:22:51)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 01050307095656160a02475a500603075707020704)
	(_entity
		(_time 1462627933993)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462645371321 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462645371322 2016.05.07 21:22:51)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 11151316194646061013574a401613174717121714)
	(_entity
		(_time 1462627933999)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462645371360 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462645371361 2016.05.07 21:22:51)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 30356435356763263335296a323635356637343632)
	(_entity
		(_time 1462627934040)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462645371364 2016.05.07 21:22:51)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 40451242451617574441521a144615464346484516)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
V 000049 55 2032          1462645582459 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462645582460 2016.05.07 21:26:22)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d7d384d58185c08284c48c82d0d1d083d1d4d0d3)
	(_entity
		(_time 1462627933681)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
V 000048 55 4263          1462645582510 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462645582511 2016.05.07 21:26:22)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05055902025250135557415e560304035103510207)
	(_entity
		(_time 1462627933743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 14 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 49 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 50 (_architecture (_uni ))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 54 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__63(_architecture 2 0 63 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 66 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
V 000061 55 4367          1462645582559 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462645582560 2016.05.07 21:26:22)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 33333f363165632536662369633437353b35373532)
	(_entity
		(_time 1462627933793)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10)))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
V 000063 55 9575          1462645582608 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462645582609 2016.05.07 21:26:22)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6262696236356375666460652438606431646765606461)
	(_entity
		(_time 1462627933853)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set cpyit cpyitr m cpyti cpytir (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 88 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 141 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 153 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__168(_architecture 4 0 168 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 170 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 182 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 195 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 216 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 225 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 234 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__244(_architecture 11 0 244 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__245(_architecture 12 0 245 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__246(_architecture 13 0 246 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__247(_architecture 14 0 247 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 249 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
V 000052 55 6623          1462645582704 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462645582705 2016.05.07 21:26:22)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c0c1ca95c59793d6c3c4d99ac2c6c5c7c2c6c5c6c7)
	(_entity
		(_time 1462627933900)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
V 000059 55 3987          1462645582739 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462645582740 2016.05.07 21:26:22)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efefb3bcb0b8b8f8e8b8a9b4bce9b9e9bbe9bbe9e6)
	(_entity
		(_time 1462627933946)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal I_ADDR_MAX ram_address 0 28 (_architecture (_string \"00000101"\))))
		(_constant (_internal J_ADDR_MAX ram_address 0 29 (_architecture (_string \"00000110"\))))
		(_constant (_internal I_ADDR ram_address 0 30 (_architecture (_string \"00000111"\))))
		(_constant (_internal J_ADDR ram_address 0 31 (_architecture (_string \"00001000"\))))
		(_constant (_internal ONE_ADDR ram_address 0 33 (_architecture (_string \"00001001"\))))
		(_constant (_internal ZERO_ADDR ram_address 0 34 (_architecture (_string \"00001010"\))))
		(_constant (_internal TEMP_1_ADDR ram_address 0 36 (_architecture (_string \"00001011"\))))
		(_constant (_internal TEMP_2_ADDR ram_address 0 37 (_architecture (_string \"00001100"\))))
		(_constant (_internal TEMP_3_ADDR ram_address 0 38 (_architecture (_string \"00001101"\))))
		(_constant (_internal Z_ADDR ram_address 0 40 (_architecture (_string \"11111111"\))))
		(_constant (_internal ROM ROM_type 0 45 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 75 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 82 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYINTO_OP (. commands COPYINTO_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.COPYTOIN_OP (. commands COPYTOIN_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 )
		(50463234 50528770 )
		(50463234 33686018 )
		(33686018 50463491 )
		(33686018 50463490 )
		(33686018 33751554 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
V 000067 55 11414         1462645582777 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462645582778 2016.05.07 21:26:22)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e0e530852595919050d48555f090c0858080d080b)
	(_entity
		(_time 1462627933993)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000056 55 2133          1462645582783 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462645582784 2016.05.07 21:26:22)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0e0e5308525959190f0c48555f090c0858080d080b)
	(_entity
		(_time 1462627933999)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000056 55 5439          1462645582859 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462645582860 2016.05.07 21:26:22)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 5c5d575f0a0b0f4a5f5945065e5a59590a5b585a5e)
	(_entity
		(_time 1462627934040)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
V 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462645582863 2016.05.07 21:26:22)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 6c6d616c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
