;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; I2C
I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT4_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT4_DR
I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_PRT4_PC
I2C_scl__PC2 EQU CYREG_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT4_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT4_DR
I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_PRT4_PC
I2C_sda__PC2 EQU CYREG_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_PRT4_PS
I2C_sda__SHIFT EQU 1

; LED
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

; phiA
phiA__0__DM__MASK EQU 0x38
phiA__0__DM__SHIFT EQU 3
phiA__0__DR EQU CYREG_PRT0_DR
phiA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiA__0__HSIOM_MASK EQU 0x000000F0
phiA__0__HSIOM_SHIFT EQU 4
phiA__0__INTCFG EQU CYREG_PRT0_INTCFG
phiA__0__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA__0__MASK EQU 0x02
phiA__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA__0__PC EQU CYREG_PRT0_PC
phiA__0__PC2 EQU CYREG_PRT0_PC2
phiA__0__PORT EQU 0
phiA__0__PS EQU CYREG_PRT0_PS
phiA__0__SHIFT EQU 1
phiA__DR EQU CYREG_PRT0_DR
phiA__INTCFG EQU CYREG_PRT0_INTCFG
phiA__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA__MASK EQU 0x02
phiA__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA__PC EQU CYREG_PRT0_PC
phiA__PC2 EQU CYREG_PRT0_PC2
phiA__PORT EQU 0
phiA__PS EQU CYREG_PRT0_PS
phiA__SHIFT EQU 1

; phiB
phiB__0__DM__MASK EQU 0x07
phiB__0__DM__SHIFT EQU 0
phiB__0__DR EQU CYREG_PRT0_DR
phiB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiB__0__HSIOM_MASK EQU 0x0000000F
phiB__0__HSIOM_SHIFT EQU 0
phiB__0__INTCFG EQU CYREG_PRT0_INTCFG
phiB__0__INTSTAT EQU CYREG_PRT0_INTSTAT
phiB__0__MASK EQU 0x01
phiB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiB__0__PC EQU CYREG_PRT0_PC
phiB__0__PC2 EQU CYREG_PRT0_PC2
phiB__0__PORT EQU 0
phiB__0__PS EQU CYREG_PRT0_PS
phiB__0__SHIFT EQU 0
phiB__DR EQU CYREG_PRT0_DR
phiB__INTCFG EQU CYREG_PRT0_INTCFG
phiB__INTSTAT EQU CYREG_PRT0_INTSTAT
phiB__MASK EQU 0x01
phiB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiB__PC EQU CYREG_PRT0_PC
phiB__PC2 EQU CYREG_PRT0_PC2
phiB__PORT EQU 0
phiB__PS EQU CYREG_PRT0_PS
phiB__SHIFT EQU 0

; PROBE
PROBE__0__DM__MASK EQU 0xE00000
PROBE__0__DM__SHIFT EQU 21
PROBE__0__DR EQU CYREG_PRT1_DR
PROBE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PROBE__0__HSIOM_MASK EQU 0xF0000000
PROBE__0__HSIOM_SHIFT EQU 28
PROBE__0__INTCFG EQU CYREG_PRT1_INTCFG
PROBE__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PROBE__0__MASK EQU 0x80
PROBE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PROBE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PROBE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PROBE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PROBE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PROBE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PROBE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PROBE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PROBE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PROBE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PROBE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PROBE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PROBE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PROBE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PROBE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PROBE__0__PC EQU CYREG_PRT1_PC
PROBE__0__PC2 EQU CYREG_PRT1_PC2
PROBE__0__PORT EQU 1
PROBE__0__PS EQU CYREG_PRT1_PS
PROBE__0__SHIFT EQU 7
PROBE__DR EQU CYREG_PRT1_DR
PROBE__INTCFG EQU CYREG_PRT1_INTCFG
PROBE__INTSTAT EQU CYREG_PRT1_INTSTAT
PROBE__MASK EQU 0x80
PROBE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PROBE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PROBE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PROBE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PROBE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PROBE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PROBE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PROBE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PROBE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PROBE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PROBE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PROBE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PROBE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PROBE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PROBE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PROBE__PC EQU CYREG_PRT1_PC
PROBE__PC2 EQU CYREG_PRT1_PC2
PROBE__PORT EQU 1
PROBE__PS EQU CYREG_PRT1_PS
PROBE__SHIFT EQU 7

; PWM_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; SPI_1
SPI_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPI_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPI_1_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPI_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPI_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPI_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPI_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPI_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPI_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPI_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPI_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPI_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPI_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPI_1_SCB_IRQ__INTC_MASK EQU 0x800
SPI_1_SCB_IRQ__INTC_NUMBER EQU 11
SPI_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SPI_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPI_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPI_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPI_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPI_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI_1_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI_1_SCBCLK__MASK EQU 0x80000000
SPI_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; spi_ss
spi_ss__0__DM__MASK EQU 0xE00000
spi_ss__0__DM__SHIFT EQU 21
spi_ss__0__DR EQU CYREG_PRT0_DR
spi_ss__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
spi_ss__0__HSIOM_GPIO EQU 0
spi_ss__0__HSIOM_MASK EQU 0xF0000000
spi_ss__0__HSIOM_SHIFT EQU 28
spi_ss__0__HSIOM_SPI EQU 15
spi_ss__0__HSIOM_SPI_SSEL0 EQU 15
spi_ss__0__INTCFG EQU CYREG_PRT0_INTCFG
spi_ss__0__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_ss__0__MASK EQU 0x80
spi_ss__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_ss__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_ss__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_ss__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_ss__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_ss__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_ss__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_ss__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_ss__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_ss__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_ss__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_ss__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_ss__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_ss__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_ss__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_ss__0__PC EQU CYREG_PRT0_PC
spi_ss__0__PC2 EQU CYREG_PRT0_PC2
spi_ss__0__PORT EQU 0
spi_ss__0__PS EQU CYREG_PRT0_PS
spi_ss__0__SHIFT EQU 7
spi_ss__DR EQU CYREG_PRT0_DR
spi_ss__INTCFG EQU CYREG_PRT0_INTCFG
spi_ss__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_ss__MASK EQU 0x80
spi_ss__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_ss__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_ss__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_ss__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_ss__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_ss__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_ss__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_ss__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_ss__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_ss__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_ss__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_ss__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_ss__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_ss__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_ss__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_ss__PC EQU CYREG_PRT0_PC
spi_ss__PC2 EQU CYREG_PRT0_PC2
spi_ss__PORT EQU 0
spi_ss__PS EQU CYREG_PRT0_PS
spi_ss__SHIFT EQU 7

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; HOME_IN
HOME_IN__0__DM__MASK EQU 0x1C0
HOME_IN__0__DM__SHIFT EQU 6
HOME_IN__0__DR EQU CYREG_PRT0_DR
HOME_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HOME_IN__0__HSIOM_MASK EQU 0x00000F00
HOME_IN__0__HSIOM_SHIFT EQU 8
HOME_IN__0__INTCFG EQU CYREG_PRT0_INTCFG
HOME_IN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
HOME_IN__0__MASK EQU 0x04
HOME_IN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HOME_IN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HOME_IN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HOME_IN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HOME_IN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HOME_IN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HOME_IN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HOME_IN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HOME_IN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HOME_IN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HOME_IN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HOME_IN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HOME_IN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HOME_IN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HOME_IN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HOME_IN__0__PC EQU CYREG_PRT0_PC
HOME_IN__0__PC2 EQU CYREG_PRT0_PC2
HOME_IN__0__PORT EQU 0
HOME_IN__0__PS EQU CYREG_PRT0_PS
HOME_IN__0__SHIFT EQU 2
HOME_IN__DR EQU CYREG_PRT0_DR
HOME_IN__INTCFG EQU CYREG_PRT0_INTCFG
HOME_IN__INTSTAT EQU CYREG_PRT0_INTSTAT
HOME_IN__MASK EQU 0x04
HOME_IN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HOME_IN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HOME_IN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HOME_IN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HOME_IN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HOME_IN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HOME_IN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HOME_IN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HOME_IN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HOME_IN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HOME_IN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HOME_IN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HOME_IN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HOME_IN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HOME_IN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HOME_IN__PC EQU CYREG_PRT0_PC
HOME_IN__PC2 EQU CYREG_PRT0_PC2
HOME_IN__PORT EQU 0
HOME_IN__PS EQU CYREG_PRT0_PS
HOME_IN__SHIFT EQU 2
HOME_IN__SNAP EQU CYREG_PRT0_INTSTAT

; PWM_OUT
PWM_OUT__0__DM__MASK EQU 0x07
PWM_OUT__0__DM__SHIFT EQU 0
PWM_OUT__0__DR EQU CYREG_PRT1_DR
PWM_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_OUT__0__HSIOM_MASK EQU 0x0000000F
PWM_OUT__0__HSIOM_SHIFT EQU 0
PWM_OUT__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM_OUT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_OUT__0__MASK EQU 0x01
PWM_OUT__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_OUT__0__OUT_SEL_SHIFT EQU 0
PWM_OUT__0__OUT_SEL_VAL EQU -1
PWM_OUT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_OUT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_OUT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_OUT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_OUT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_OUT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_OUT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_OUT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_OUT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_OUT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_OUT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_OUT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_OUT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_OUT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_OUT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_OUT__0__PC EQU CYREG_PRT1_PC
PWM_OUT__0__PC2 EQU CYREG_PRT1_PC2
PWM_OUT__0__PORT EQU 1
PWM_OUT__0__PS EQU CYREG_PRT1_PS
PWM_OUT__0__SHIFT EQU 0
PWM_OUT__DR EQU CYREG_PRT1_DR
PWM_OUT__INTCFG EQU CYREG_PRT1_INTCFG
PWM_OUT__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_OUT__MASK EQU 0x01
PWM_OUT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_OUT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_OUT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_OUT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_OUT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_OUT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_OUT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_OUT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_OUT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_OUT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_OUT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_OUT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_OUT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_OUT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_OUT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_OUT__PC EQU CYREG_PRT1_PC
PWM_OUT__PC2 EQU CYREG_PRT1_PC2
PWM_OUT__PORT EQU 1
PWM_OUT__PS EQU CYREG_PRT1_PS
PWM_OUT__SHIFT EQU 0

; spi_clk
spi_clk__0__DM__MASK EQU 0x1C0000
spi_clk__0__DM__SHIFT EQU 18
spi_clk__0__DR EQU CYREG_PRT0_DR
spi_clk__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
spi_clk__0__HSIOM_GPIO EQU 0
spi_clk__0__HSIOM_MASK EQU 0x0F000000
spi_clk__0__HSIOM_SHIFT EQU 24
spi_clk__0__HSIOM_SPI EQU 15
spi_clk__0__HSIOM_SPI_CLK EQU 15
spi_clk__0__INTCFG EQU CYREG_PRT0_INTCFG
spi_clk__0__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_clk__0__MASK EQU 0x40
spi_clk__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_clk__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_clk__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_clk__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_clk__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_clk__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_clk__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_clk__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_clk__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_clk__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_clk__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_clk__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_clk__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_clk__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_clk__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_clk__0__PC EQU CYREG_PRT0_PC
spi_clk__0__PC2 EQU CYREG_PRT0_PC2
spi_clk__0__PORT EQU 0
spi_clk__0__PS EQU CYREG_PRT0_PS
spi_clk__0__SHIFT EQU 6
spi_clk__DR EQU CYREG_PRT0_DR
spi_clk__INTCFG EQU CYREG_PRT0_INTCFG
spi_clk__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_clk__MASK EQU 0x40
spi_clk__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_clk__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_clk__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_clk__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_clk__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_clk__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_clk__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_clk__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_clk__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_clk__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_clk__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_clk__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_clk__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_clk__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_clk__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_clk__PC EQU CYREG_PRT0_PC
spi_clk__PC2 EQU CYREG_PRT0_PC2
spi_clk__PORT EQU 0
spi_clk__PS EQU CYREG_PRT0_PS
spi_clk__SHIFT EQU 6

; HOME_OUT
HOME_OUT__0__DM__MASK EQU 0x1C0
HOME_OUT__0__DM__SHIFT EQU 6
HOME_OUT__0__DR EQU CYREG_PRT2_DR
HOME_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
HOME_OUT__0__HSIOM_MASK EQU 0x00000F00
HOME_OUT__0__HSIOM_SHIFT EQU 8
HOME_OUT__0__INTCFG EQU CYREG_PRT2_INTCFG
HOME_OUT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
HOME_OUT__0__MASK EQU 0x04
HOME_OUT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
HOME_OUT__0__OUT_SEL_SHIFT EQU 4
HOME_OUT__0__OUT_SEL_VAL EQU 3
HOME_OUT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HOME_OUT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HOME_OUT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HOME_OUT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HOME_OUT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HOME_OUT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HOME_OUT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HOME_OUT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HOME_OUT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HOME_OUT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HOME_OUT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HOME_OUT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HOME_OUT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HOME_OUT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HOME_OUT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HOME_OUT__0__PC EQU CYREG_PRT2_PC
HOME_OUT__0__PC2 EQU CYREG_PRT2_PC2
HOME_OUT__0__PORT EQU 2
HOME_OUT__0__PS EQU CYREG_PRT2_PS
HOME_OUT__0__SHIFT EQU 2
HOME_OUT__DR EQU CYREG_PRT2_DR
HOME_OUT__INTCFG EQU CYREG_PRT2_INTCFG
HOME_OUT__INTSTAT EQU CYREG_PRT2_INTSTAT
HOME_OUT__MASK EQU 0x04
HOME_OUT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HOME_OUT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HOME_OUT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HOME_OUT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HOME_OUT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HOME_OUT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HOME_OUT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HOME_OUT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HOME_OUT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HOME_OUT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HOME_OUT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HOME_OUT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HOME_OUT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HOME_OUT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HOME_OUT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HOME_OUT__PC EQU CYREG_PRT2_PC
HOME_OUT__PC2 EQU CYREG_PRT2_PC2
HOME_OUT__PORT EQU 2
HOME_OUT__PS EQU CYREG_PRT2_PS
HOME_OUT__SHIFT EQU 2

; INDEX_IN
INDEX_IN__0__DM__MASK EQU 0xE00
INDEX_IN__0__DM__SHIFT EQU 9
INDEX_IN__0__DR EQU CYREG_PRT0_DR
INDEX_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
INDEX_IN__0__HSIOM_MASK EQU 0x0000F000
INDEX_IN__0__HSIOM_SHIFT EQU 12
INDEX_IN__0__INTCFG EQU CYREG_PRT0_INTCFG
INDEX_IN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
INDEX_IN__0__MASK EQU 0x08
INDEX_IN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INDEX_IN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INDEX_IN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INDEX_IN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INDEX_IN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INDEX_IN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INDEX_IN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INDEX_IN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INDEX_IN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INDEX_IN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INDEX_IN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INDEX_IN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INDEX_IN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INDEX_IN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INDEX_IN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INDEX_IN__0__PC EQU CYREG_PRT0_PC
INDEX_IN__0__PC2 EQU CYREG_PRT0_PC2
INDEX_IN__0__PORT EQU 0
INDEX_IN__0__PS EQU CYREG_PRT0_PS
INDEX_IN__0__SHIFT EQU 3
INDEX_IN__DR EQU CYREG_PRT0_DR
INDEX_IN__INTCFG EQU CYREG_PRT0_INTCFG
INDEX_IN__INTSTAT EQU CYREG_PRT0_INTSTAT
INDEX_IN__MASK EQU 0x08
INDEX_IN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INDEX_IN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INDEX_IN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INDEX_IN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INDEX_IN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INDEX_IN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INDEX_IN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INDEX_IN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INDEX_IN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INDEX_IN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INDEX_IN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INDEX_IN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INDEX_IN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INDEX_IN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INDEX_IN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INDEX_IN__PC EQU CYREG_PRT0_PC
INDEX_IN__PC2 EQU CYREG_PRT0_PC2
INDEX_IN__PORT EQU 0
INDEX_IN__PS EQU CYREG_PRT0_PS
INDEX_IN__SHIFT EQU 3

; isr_home
isr_home__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_home__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_home__INTC_MASK EQU 0x01
isr_home__INTC_NUMBER EQU 0
isr_home__INTC_PRIOR_MASK EQU 0xC0
isr_home__INTC_PRIOR_NUM EQU 3
isr_home__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_home__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_home__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; spi_miso
spi_miso__0__DM__MASK EQU 0x38000
spi_miso__0__DM__SHIFT EQU 15
spi_miso__0__DR EQU CYREG_PRT0_DR
spi_miso__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
spi_miso__0__HSIOM_GPIO EQU 0
spi_miso__0__HSIOM_I2C EQU 14
spi_miso__0__HSIOM_I2C_SDA EQU 14
spi_miso__0__HSIOM_MASK EQU 0x00F00000
spi_miso__0__HSIOM_SHIFT EQU 20
spi_miso__0__HSIOM_SPI EQU 15
spi_miso__0__HSIOM_SPI_MISO EQU 15
spi_miso__0__HSIOM_UART EQU 9
spi_miso__0__HSIOM_UART_TX EQU 9
spi_miso__0__INTCFG EQU CYREG_PRT0_INTCFG
spi_miso__0__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_miso__0__MASK EQU 0x20
spi_miso__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
spi_miso__0__OUT_SEL_SHIFT EQU 10
spi_miso__0__OUT_SEL_VAL EQU -1
spi_miso__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_miso__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_miso__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_miso__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_miso__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_miso__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_miso__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_miso__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_miso__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_miso__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_miso__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_miso__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_miso__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_miso__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_miso__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_miso__0__PC EQU CYREG_PRT0_PC
spi_miso__0__PC2 EQU CYREG_PRT0_PC2
spi_miso__0__PORT EQU 0
spi_miso__0__PS EQU CYREG_PRT0_PS
spi_miso__0__SHIFT EQU 5
spi_miso__DR EQU CYREG_PRT0_DR
spi_miso__INTCFG EQU CYREG_PRT0_INTCFG
spi_miso__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_miso__MASK EQU 0x20
spi_miso__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_miso__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_miso__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_miso__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_miso__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_miso__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_miso__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_miso__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_miso__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_miso__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_miso__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_miso__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_miso__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_miso__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_miso__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_miso__PC EQU CYREG_PRT0_PC
spi_miso__PC2 EQU CYREG_PRT0_PC2
spi_miso__PORT EQU 0
spi_miso__PS EQU CYREG_PRT0_PS
spi_miso__SHIFT EQU 5

; spi_mosi
spi_mosi__0__DM__MASK EQU 0x7000
spi_mosi__0__DM__SHIFT EQU 12
spi_mosi__0__DR EQU CYREG_PRT0_DR
spi_mosi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
spi_mosi__0__HSIOM_GPIO EQU 0
spi_mosi__0__HSIOM_I2C EQU 14
spi_mosi__0__HSIOM_I2C_SCL EQU 14
spi_mosi__0__HSIOM_MASK EQU 0x000F0000
spi_mosi__0__HSIOM_SHIFT EQU 16
spi_mosi__0__HSIOM_SPI EQU 15
spi_mosi__0__HSIOM_SPI_MOSI EQU 15
spi_mosi__0__HSIOM_UART EQU 9
spi_mosi__0__HSIOM_UART_RX EQU 9
spi_mosi__0__INTCFG EQU CYREG_PRT0_INTCFG
spi_mosi__0__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_mosi__0__MASK EQU 0x10
spi_mosi__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_mosi__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_mosi__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_mosi__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_mosi__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_mosi__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_mosi__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_mosi__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_mosi__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_mosi__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_mosi__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_mosi__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_mosi__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_mosi__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_mosi__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_mosi__0__PC EQU CYREG_PRT0_PC
spi_mosi__0__PC2 EQU CYREG_PRT0_PC2
spi_mosi__0__PORT EQU 0
spi_mosi__0__PS EQU CYREG_PRT0_PS
spi_mosi__0__SHIFT EQU 4
spi_mosi__DR EQU CYREG_PRT0_DR
spi_mosi__INTCFG EQU CYREG_PRT0_INTCFG
spi_mosi__INTSTAT EQU CYREG_PRT0_INTSTAT
spi_mosi__MASK EQU 0x10
spi_mosi__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
spi_mosi__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
spi_mosi__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
spi_mosi__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
spi_mosi__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
spi_mosi__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
spi_mosi__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
spi_mosi__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
spi_mosi__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
spi_mosi__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
spi_mosi__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
spi_mosi__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
spi_mosi__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
spi_mosi__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
spi_mosi__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
spi_mosi__PC EQU CYREG_PRT0_PC
spi_mosi__PC2 EQU CYREG_PRT0_PC2
spi_mosi__PORT EQU 0
spi_mosi__PS EQU CYREG_PRT0_PS
spi_mosi__SHIFT EQU 4

; Counter_1
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
Counter_1_CounterUDB_sC24_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
Counter_1_CounterUDB_sC24_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
Counter_1_CounterUDB_sC24_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
Counter_1_CounterUDB_sC24_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
Counter_1_CounterUDB_sC24_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
Counter_1_CounterUDB_sC24_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
Counter_1_CounterUDB_sC24_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
Counter_1_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Counter_1_CounterUDB_sC24_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
Counter_1_CounterUDB_sC24_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
Counter_1_CounterUDB_sC24_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
Counter_1_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Counter_1_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Counter_1_CounterUDB_sC24_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Counter_1_CounterUDB_sC24_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
Counter_1_CounterUDB_sC24_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
Counter_1_CounterUDB_sC24_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Counter_1_CounterUDB_sC24_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
Counter_1_CounterUDB_sC24_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
Counter_1_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Counter_1_CounterUDB_sC24_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Counter_1_CounterUDB_sC24_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
Counter_1_CounterUDB_sC24_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Counter_1_CounterUDB_sC24_counterdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Counter_1_CounterUDB_sC24_counterdp_u2__A0_REG EQU CYREG_UDB_W8_A0_02
Counter_1_CounterUDB_sC24_counterdp_u2__A1_REG EQU CYREG_UDB_W8_A1_02
Counter_1_CounterUDB_sC24_counterdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Counter_1_CounterUDB_sC24_counterdp_u2__D0_REG EQU CYREG_UDB_W8_D0_02
Counter_1_CounterUDB_sC24_counterdp_u2__D1_REG EQU CYREG_UDB_W8_D1_02
Counter_1_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Counter_1_CounterUDB_sC24_counterdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Counter_1_CounterUDB_sC24_counterdp_u2__F0_REG EQU CYREG_UDB_W8_F0_02
Counter_1_CounterUDB_sC24_counterdp_u2__F1_REG EQU CYREG_UDB_W8_F1_02
Counter_1_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_1_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__POS EQU 0
Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__POS EQU 1
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__POS EQU 2
Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x87
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Counter_1_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01

; Direction
Direction__0__DM__MASK EQU 0x7000
Direction__0__DM__SHIFT EQU 12
Direction__0__DR EQU CYREG_PRT2_DR
Direction__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Direction__0__HSIOM_MASK EQU 0x000F0000
Direction__0__HSIOM_SHIFT EQU 16
Direction__0__INTCFG EQU CYREG_PRT2_INTCFG
Direction__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Direction__0__MASK EQU 0x10
Direction__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Direction__0__OUT_SEL_SHIFT EQU 8
Direction__0__OUT_SEL_VAL EQU 1
Direction__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Direction__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Direction__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Direction__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Direction__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Direction__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Direction__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Direction__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Direction__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Direction__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Direction__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Direction__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Direction__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Direction__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Direction__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Direction__0__PC EQU CYREG_PRT2_PC
Direction__0__PC2 EQU CYREG_PRT2_PC2
Direction__0__PORT EQU 2
Direction__0__PS EQU CYREG_PRT2_PS
Direction__0__SHIFT EQU 4
Direction__DR EQU CYREG_PRT2_DR
Direction__INTCFG EQU CYREG_PRT2_INTCFG
Direction__INTSTAT EQU CYREG_PRT2_INTSTAT
Direction__MASK EQU 0x10
Direction__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Direction__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Direction__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Direction__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Direction__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Direction__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Direction__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Direction__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Direction__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Direction__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Direction__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Direction__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Direction__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Direction__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Direction__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Direction__PC EQU CYREG_PRT2_PC
Direction__PC2 EQU CYREG_PRT2_PC2
Direction__PORT EQU 2
Direction__PS EQU CYREG_PRT2_PS
Direction__SHIFT EQU 4

; INDEX_OUT
INDEX_OUT__0__DM__MASK EQU 0xE00
INDEX_OUT__0__DM__SHIFT EQU 9
INDEX_OUT__0__DR EQU CYREG_PRT2_DR
INDEX_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
INDEX_OUT__0__HSIOM_MASK EQU 0x0000F000
INDEX_OUT__0__HSIOM_SHIFT EQU 12
INDEX_OUT__0__INTCFG EQU CYREG_PRT2_INTCFG
INDEX_OUT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
INDEX_OUT__0__MASK EQU 0x08
INDEX_OUT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
INDEX_OUT__0__OUT_SEL_SHIFT EQU 6
INDEX_OUT__0__OUT_SEL_VAL EQU 0
INDEX_OUT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INDEX_OUT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INDEX_OUT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INDEX_OUT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INDEX_OUT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INDEX_OUT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INDEX_OUT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INDEX_OUT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INDEX_OUT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INDEX_OUT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INDEX_OUT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INDEX_OUT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INDEX_OUT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INDEX_OUT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INDEX_OUT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INDEX_OUT__0__PC EQU CYREG_PRT2_PC
INDEX_OUT__0__PC2 EQU CYREG_PRT2_PC2
INDEX_OUT__0__PORT EQU 2
INDEX_OUT__0__PS EQU CYREG_PRT2_PS
INDEX_OUT__0__SHIFT EQU 3
INDEX_OUT__DR EQU CYREG_PRT2_DR
INDEX_OUT__INTCFG EQU CYREG_PRT2_INTCFG
INDEX_OUT__INTSTAT EQU CYREG_PRT2_INTSTAT
INDEX_OUT__MASK EQU 0x08
INDEX_OUT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INDEX_OUT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INDEX_OUT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INDEX_OUT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INDEX_OUT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INDEX_OUT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INDEX_OUT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INDEX_OUT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INDEX_OUT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INDEX_OUT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INDEX_OUT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INDEX_OUT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INDEX_OUT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INDEX_OUT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INDEX_OUT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INDEX_OUT__PC EQU CYREG_PRT2_PC
INDEX_OUT__PC2 EQU CYREG_PRT2_PC2
INDEX_OUT__PORT EQU 2
INDEX_OUT__PS EQU CYREG_PRT2_PS
INDEX_OUT__SHIFT EQU 3

; isr_spi_ss
isr_spi_ss__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_spi_ss__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_spi_ss__INTC_MASK EQU 0x02
isr_spi_ss__INTC_NUMBER EQU 1
isr_spi_ss__INTC_PRIOR_MASK EQU 0xC000
isr_spi_ss__INTC_PRIOR_NUM EQU 3
isr_spi_ss__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_spi_ss__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_spi_ss__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Reset_Encoder
Reset_Encoder__0__DM__MASK EQU 0x1C0000
Reset_Encoder__0__DM__SHIFT EQU 18
Reset_Encoder__0__DR EQU CYREG_PRT2_DR
Reset_Encoder__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Reset_Encoder__0__HSIOM_MASK EQU 0x0F000000
Reset_Encoder__0__HSIOM_SHIFT EQU 24
Reset_Encoder__0__INTCFG EQU CYREG_PRT2_INTCFG
Reset_Encoder__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Reset_Encoder__0__MASK EQU 0x40
Reset_Encoder__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Reset_Encoder__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Reset_Encoder__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Reset_Encoder__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Reset_Encoder__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Reset_Encoder__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Reset_Encoder__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Reset_Encoder__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Reset_Encoder__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Reset_Encoder__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Reset_Encoder__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Reset_Encoder__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Reset_Encoder__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Reset_Encoder__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Reset_Encoder__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Reset_Encoder__0__PC EQU CYREG_PRT2_PC
Reset_Encoder__0__PC2 EQU CYREG_PRT2_PC2
Reset_Encoder__0__PORT EQU 2
Reset_Encoder__0__PS EQU CYREG_PRT2_PS
Reset_Encoder__0__SHIFT EQU 6
Reset_Encoder__DR EQU CYREG_PRT2_DR
Reset_Encoder__INTCFG EQU CYREG_PRT2_INTCFG
Reset_Encoder__INTSTAT EQU CYREG_PRT2_INTSTAT
Reset_Encoder__MASK EQU 0x40
Reset_Encoder__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Reset_Encoder__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Reset_Encoder__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Reset_Encoder__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Reset_Encoder__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Reset_Encoder__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Reset_Encoder__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Reset_Encoder__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Reset_Encoder__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Reset_Encoder__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Reset_Encoder__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Reset_Encoder__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Reset_Encoder__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Reset_Encoder__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Reset_Encoder__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Reset_Encoder__PC EQU CYREG_PRT2_PC
Reset_Encoder__PC2 EQU CYREG_PRT2_PC2
Reset_Encoder__PORT EQU 2
Reset_Encoder__PS EQU CYREG_PRT2_PS
Reset_Encoder__SHIFT EQU 6
Reset_Encoder__SNAP EQU CYREG_PRT2_INTSTAT

; Index_Counter_1
Index_Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
Index_Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Index_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
Index_Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Index_Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Index_Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Index_Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Index_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Index_Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Index_Counter_1_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Index_Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Index_Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Index_Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Index_Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Index_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Index_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00

; isr_rst_encoder
isr_rst_encoder__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_rst_encoder__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_rst_encoder__INTC_MASK EQU 0x04
isr_rst_encoder__INTC_NUMBER EQU 2
isr_rst_encoder__INTC_PRIOR_MASK EQU 0xC00000
isr_rst_encoder__INTC_PRIOR_NUM EQU 3
isr_rst_encoder__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_rst_encoder__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_rst_encoder__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04FB1193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
