

================================================================
== Synthesis Summary Report of 'prefixsum'
================================================================
+ General Information: 
    * Date:           Tue Mar 22 23:31:22 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        prefix_sum_2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                Modules               | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |    |           |           |     |
    |                & Loops               | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ prefixsum                           |     -|  0.24|      134|  804.000|         -|      135|     -|        no|  4 (1%)|   -|  391 (~0%)|  407 (~0%)|    -|
    | + prefixsum_Pipeline_VITIS_LOOP_9_1  |     -|  0.24|      131|  786.000|         -|      131|     -|        no|       -|   -|  183 (~0%)|  144 (~0%)|    -|
    |  o VITIS_LOOP_9_1                    |     -|  4.38|      129|  774.000|         4|        1|   127|       yes|       -|   -|          -|          -|    -|
    +--------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 11            | 512    | 0        | BRAM=4            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in       | in        | int*     |
| out      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+
| Argument | HW Interface  | HW Type   |
+----------+---------------+-----------+
| in       | s_axi_control | interface |
| out      | s_axi_control | interface |
+----------+---------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+----------+-----+--------+---------+
| + prefixsum                          | 0   |        |          |     |        |         |
|  + prefixsum_Pipeline_VITIS_LOOP_9_1 | 0   |        |          |     |        |         |
|    add_ln11_fu_110_p2                | -   |        | add_ln11 | add | fabric | 0       |
|    add_ln9_fu_96_p2                  | -   |        | add_ln9  | add | fabric | 0       |
+--------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------+------------------------------------------------+
| Type      | Options                     | Location                                       |
+-----------+-----------------------------+------------------------------------------------+
| interface | s_axilite port=return       | ../code/prefixsumHW.cpp:4 in prefixsum, return |
| interface | s_axilite register port=in  | ../code/prefixsumHW.cpp:5 in prefixsum, in     |
| interface | s_axilite register port=out | ../code/prefixsumHW.cpp:6 in prefixsum, out    |
| pipeline  | II=1                        | ../code/prefixsumHW.cpp:10 in prefixsum        |
+-----------+-----------------------------+------------------------------------------------+


