// Seed: 148783053
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    output supply1 id_6,
    input tri id_7,
    input tri id_8
);
  supply1 id_10, id_11, id_12;
  assign id_11 = 1'b0;
  supply0 id_13 = -1, id_14, id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input  tri0  id_0,
    id_5,
    output wand  id_1,
    input  wire  id_2,
    input  logic id_3
);
  wire id_6;
  always id_5 <= id_3;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.type_19 = 0;
  wire id_7 = id_6;
endmodule
