;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <0
	JMP 70, <10
	JMP 70, <10
	SPL -0, <792
	SUB -207, <-120
	SUB -207, <-120
	SUB @0, @2
	SUB @0, @2
	ADD 0, @12
	SUB @-127, 100
	SLT 70, <1
	SLT 70, <1
	DJN <121, 166
	ADD 210, 60
	CMP -207, -11
	SLT 20, @1
	SUB @-127, 100
	ADD 210, 60
	CMP @-127, 100
	SUB #100, 100
	CMP @0, @2
	MOV @-1, <-20
	SLT 0, <1
	SLT 0, <1
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB 0, 0
	MOV @15, @510
	SUB 20, 1
	CMP 12, @10
	CMP 12, @10
	SUB @0, @2
	SUB @0, @2
	SUB @-127, 100
	SPL 0, <792
	MOV -1, <-20
	CMP 12, @10
	SUB @-127, 100
	SUB @-127, 100
	SUB 0, 0
	MOV -1, <-20
	SUB @-127, 100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
