Classic Timing Analyzer report for COADEXP5
Mon Nov 27 18:53:27 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'ad10'
  6. Clock Setup: 'EN'
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                               ; To                                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.178 ns                                       ; IO                                                                                                                 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; --         ; EN       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 20.412 ns                                      ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do2                                                                                                                ; ad10       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.562 ns                                      ; ad10                                                                                                               ; ch1                                                                                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.416 ns                                       ; ad9                                                                                                                ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; --         ; ad10     ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'EN'            ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; EN         ; EN       ; 0            ;
; Clock Setup: 'ad10'          ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; ad10       ; ad10     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                    ;                                                                                                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ad10            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; EN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ad10'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0  ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0  ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0  ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0 ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0 ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0 ; ad10       ; ad10     ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'EN'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                      ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                                 ; To Clock ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.178 ns   ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
; N/A   ; None         ; 5.967 ns   ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 5.881 ns   ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A   ; None         ; 5.699 ns   ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A   ; None         ; 5.603 ns   ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; ad10     ;
; N/A   ; None         ; 5.302 ns   ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; ad10     ;
; N/A   ; None         ; 3.175 ns   ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; EN       ;
; N/A   ; None         ; 3.040 ns   ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; EN       ;
; N/A   ; None         ; 2.993 ns   ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; CLK      ;
; N/A   ; None         ; 2.858 ns   ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; CLK      ;
; N/A   ; None         ; 2.596 ns   ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; ad10     ;
; N/A   ; None         ; 2.540 ns   ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; EN       ;
; N/A   ; None         ; 2.461 ns   ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; ad10     ;
; N/A   ; None         ; 2.366 ns   ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; EN       ;
; N/A   ; None         ; 2.358 ns   ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; CLK      ;
; N/A   ; None         ; 2.301 ns   ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; EN       ;
; N/A   ; None         ; 2.241 ns   ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; EN       ;
; N/A   ; None         ; 2.235 ns   ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; EN       ;
; N/A   ; None         ; 2.217 ns   ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; EN       ;
; N/A   ; None         ; 2.155 ns   ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 2.119 ns   ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; CLK      ;
; N/A   ; None         ; 2.106 ns   ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; EN       ;
; N/A   ; None         ; 2.059 ns   ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLK      ;
; N/A   ; None         ; 2.035 ns   ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; CLK      ;
; N/A   ; None         ; 2.024 ns   ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 1.961 ns   ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; ad10     ;
; N/A   ; None         ; 1.895 ns   ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 1.880 ns   ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; EN       ;
; N/A   ; None         ; 1.850 ns   ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; EN       ;
; N/A   ; None         ; 1.840 ns   ; ad10 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
; N/A   ; None         ; 1.814 ns   ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; EN       ;
; N/A   ; None         ; 1.808 ns   ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; EN       ;
; N/A   ; None         ; 1.807 ns   ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; EN       ;
; N/A   ; None         ; 1.791 ns   ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; ad10     ;
; N/A   ; None         ; 1.784 ns   ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; EN       ;
; N/A   ; None         ; 1.783 ns   ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; EN       ;
; N/A   ; None         ; 1.722 ns   ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; ad10     ;
; N/A   ; None         ; 1.669 ns   ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
; N/A   ; None         ; 1.668 ns   ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; CLK      ;
; N/A   ; None         ; 1.662 ns   ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; ad10     ;
; N/A   ; None         ; 1.660 ns   ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; ad10     ;
; N/A   ; None         ; 1.638 ns   ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; ad10     ;
; N/A   ; None         ; 1.629 ns   ; ad10 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 1.626 ns   ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; CLK      ;
; N/A   ; None         ; 1.603 ns   ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A   ; None         ; 1.596 ns   ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A   ; None         ; 1.573 ns   ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 1.572 ns   ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 1.545 ns   ; ad10 ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A   ; None         ; 1.531 ns   ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; ad10     ;
; N/A   ; None         ; 1.506 ns   ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; EN       ;
; N/A   ; None         ; 1.492 ns   ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; EN       ;
; N/A   ; None         ; 1.482 ns   ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; EN       ;
; N/A   ; None         ; 1.480 ns   ; EN   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
; N/A   ; None         ; 1.440 ns   ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; EN       ;
; N/A   ; None         ; 1.437 ns   ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; EN       ;
; N/A   ; None         ; 1.425 ns   ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; EN       ;
; N/A   ; None         ; 1.363 ns   ; ad10 ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A   ; None         ; 1.324 ns   ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; CLK      ;
; N/A   ; None         ; 1.310 ns   ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; CLK      ;
; N/A   ; None         ; 1.305 ns   ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; ad10     ;
; N/A   ; None         ; 1.300 ns   ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; CLK      ;
; N/A   ; None         ; 1.271 ns   ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; ad10     ;
; N/A   ; None         ; 1.269 ns   ; EN   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 1.265 ns   ; ad10 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; ad10     ;
; N/A   ; None         ; 1.239 ns   ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; ad10     ;
; N/A   ; None         ; 1.232 ns   ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; ad10     ;
; N/A   ; None         ; 1.229 ns   ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; ad10     ;
; N/A   ; None         ; 1.229 ns   ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 1.226 ns   ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 1.214 ns   ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 1.209 ns   ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad10     ;
; N/A   ; None         ; 1.208 ns   ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; ad10     ;
; N/A   ; None         ; 1.145 ns   ; EN   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A   ; None         ; 1.114 ns   ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; EN       ;
; N/A   ; None         ; 1.055 ns   ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; EN       ;
; N/A   ; None         ; 0.966 ns   ; ad10 ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; ad10     ;
; N/A   ; None         ; 0.963 ns   ; EN   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A   ; None         ; 0.932 ns   ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; CLK      ;
; N/A   ; None         ; 0.927 ns   ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; ad10     ;
; N/A   ; None         ; 0.913 ns   ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; ad10     ;
; N/A   ; None         ; 0.905 ns   ; EN   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; ad10     ;
; N/A   ; None         ; 0.903 ns   ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; ad10     ;
; N/A   ; None         ; 0.865 ns   ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; ad10     ;
; N/A   ; None         ; 0.862 ns   ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; ad10     ;
; N/A   ; None         ; 0.850 ns   ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; ad10     ;
; N/A   ; None         ; 0.844 ns   ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 0.566 ns   ; EN   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; ad10     ;
; N/A   ; None         ; 0.535 ns   ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; ad10     ;
; N/A   ; None         ; 0.480 ns   ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; ad10     ;
; N/A   ; None         ; -2.430 ns  ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; EN       ;
; N/A   ; None         ; -2.445 ns  ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; EN       ;
; N/A   ; None         ; -2.508 ns  ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; EN       ;
; N/A   ; None         ; -2.528 ns  ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; EN       ;
; N/A   ; None         ; -2.612 ns  ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLK      ;
; N/A   ; None         ; -2.656 ns  ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; CLK      ;
; N/A   ; None         ; -2.690 ns  ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLK      ;
; N/A   ; None         ; -2.739 ns  ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; CLK      ;
; N/A   ; None         ; -3.009 ns  ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; ad10     ;
; N/A   ; None         ; -3.020 ns  ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; ad10     ;
; N/A   ; None         ; -3.087 ns  ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; ad10     ;
; N/A   ; None         ; -3.103 ns  ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; ad10     ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+-----+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                               ; To  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+-----+------------+
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.412 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.090 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 20.048 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.837 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do2 ; EN         ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.726 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.545 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.542 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.515 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do1 ; EN         ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.492 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do1 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.376 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do2 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.267 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do0 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.261 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do3 ; ad10       ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do0 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do3 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 19.095 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do1 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.979 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do2 ; CLK        ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.970 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do0 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.967 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do3 ; EN         ;
; N/A                                     ; None                                                ; 18.913 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do1 ; EN         ;
; N/A                                     ; None                                                ; 18.913 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do1 ; EN         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                    ;     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+-----+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 10.562 ns       ; ad10 ; ch1 ;
; N/A   ; None              ; 10.051 ns       ; ad10 ; ch2 ;
; N/A   ; None              ; 9.898 ns        ; EN   ; ch1 ;
; N/A   ; None              ; 9.381 ns        ; EN   ; ch2 ;
; N/A   ; None              ; 9.278 ns        ; ad10 ; do2 ;
; N/A   ; None              ; 9.254 ns        ; ad10 ; do1 ;
; N/A   ; None              ; 8.965 ns        ; ad10 ; do0 ;
; N/A   ; None              ; 8.936 ns        ; ad10 ; do3 ;
; N/A   ; None              ; 8.501 ns        ; EN   ; do1 ;
; N/A   ; None              ; 8.221 ns        ; EN   ; do2 ;
; N/A   ; None              ; 8.176 ns        ; EN   ; do0 ;
; N/A   ; None              ; 8.147 ns        ; EN   ; do3 ;
+-------+-------------------+-----------------+------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                             ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                                 ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 3.416 ns  ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; ad10     ;
; N/A           ; None        ; 3.400 ns  ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; ad10     ;
; N/A           ; None        ; 3.333 ns  ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; ad10     ;
; N/A           ; None        ; 3.322 ns  ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; ad10     ;
; N/A           ; None        ; 3.052 ns  ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; CLK      ;
; N/A           ; None        ; 3.003 ns  ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLK      ;
; N/A           ; None        ; 2.969 ns  ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; CLK      ;
; N/A           ; None        ; 2.925 ns  ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLK      ;
; N/A           ; None        ; 2.841 ns  ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; EN       ;
; N/A           ; None        ; 2.821 ns  ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; EN       ;
; N/A           ; None        ; 2.758 ns  ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; EN       ;
; N/A           ; None        ; 2.743 ns  ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; EN       ;
; N/A           ; None        ; -0.167 ns ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; ad10     ;
; N/A           ; None        ; -0.222 ns ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; ad10     ;
; N/A           ; None        ; -0.253 ns ; EN   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; ad10     ;
; N/A           ; None        ; -0.531 ns ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -0.537 ns ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; ad10     ;
; N/A           ; None        ; -0.549 ns ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; ad10     ;
; N/A           ; None        ; -0.552 ns ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; ad10     ;
; N/A           ; None        ; -0.590 ns ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; ad10     ;
; N/A           ; None        ; -0.592 ns ; EN   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; ad10     ;
; N/A           ; None        ; -0.600 ns ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; ad10     ;
; N/A           ; None        ; -0.614 ns ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; ad10     ;
; N/A           ; None        ; -0.619 ns ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; CLK      ;
; N/A           ; None        ; -0.650 ns ; EN   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A           ; None        ; -0.653 ns ; ad10 ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; ad10     ;
; N/A           ; None        ; -0.742 ns ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; EN       ;
; N/A           ; None        ; -0.801 ns ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; EN       ;
; N/A           ; None        ; -0.832 ns ; EN   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A           ; None        ; -0.895 ns ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; ad10     ;
; N/A           ; None        ; -0.896 ns ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad10     ;
; N/A           ; None        ; -0.901 ns ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -0.913 ns ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -0.916 ns ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; ad10     ;
; N/A           ; None        ; -0.916 ns ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -0.919 ns ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; ad10     ;
; N/A           ; None        ; -0.926 ns ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; ad10     ;
; N/A           ; None        ; -0.952 ns ; ad10 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; ad10     ;
; N/A           ; None        ; -0.956 ns ; EN   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -0.958 ns ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; ad10     ;
; N/A           ; None        ; -0.987 ns ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; CLK      ;
; N/A           ; None        ; -0.992 ns ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; ad10     ;
; N/A           ; None        ; -0.997 ns ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; CLK      ;
; N/A           ; None        ; -1.011 ns ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; CLK      ;
; N/A           ; None        ; -1.050 ns ; ad10 ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A           ; None        ; -1.112 ns ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; EN       ;
; N/A           ; None        ; -1.124 ns ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; EN       ;
; N/A           ; None        ; -1.127 ns ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; EN       ;
; N/A           ; None        ; -1.167 ns ; EN   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
; N/A           ; None        ; -1.169 ns ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; EN       ;
; N/A           ; None        ; -1.179 ns ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; EN       ;
; N/A           ; None        ; -1.193 ns ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; EN       ;
; N/A           ; None        ; -1.218 ns ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; ad10     ;
; N/A           ; None        ; -1.232 ns ; ad10 ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A           ; None        ; -1.259 ns ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -1.260 ns ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -1.283 ns ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A           ; None        ; -1.290 ns ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A           ; None        ; -1.313 ns ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; CLK      ;
; N/A           ; None        ; -1.316 ns ; ad10 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -1.325 ns ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; ad10     ;
; N/A           ; None        ; -1.347 ns ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; ad10     ;
; N/A           ; None        ; -1.349 ns ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; ad10     ;
; N/A           ; None        ; -1.355 ns ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; CLK      ;
; N/A           ; None        ; -1.356 ns ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
; N/A           ; None        ; -1.409 ns ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; ad10     ;
; N/A           ; None        ; -1.470 ns ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; EN       ;
; N/A           ; None        ; -1.471 ns ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; EN       ;
; N/A           ; None        ; -1.478 ns ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; ad10     ;
; N/A           ; None        ; -1.494 ns ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; EN       ;
; N/A           ; None        ; -1.495 ns ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; EN       ;
; N/A           ; None        ; -1.501 ns ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; EN       ;
; N/A           ; None        ; -1.527 ns ; ad10 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
; N/A           ; None        ; -1.537 ns ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; EN       ;
; N/A           ; None        ; -1.567 ns ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; EN       ;
; N/A           ; None        ; -1.582 ns ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -1.648 ns ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; ad10     ;
; N/A           ; None        ; -1.711 ns ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -1.722 ns ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; CLK      ;
; N/A           ; None        ; -1.746 ns ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLK      ;
; N/A           ; None        ; -1.793 ns ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; EN       ;
; N/A           ; None        ; -1.806 ns ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; CLK      ;
; N/A           ; None        ; -1.842 ns ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -1.904 ns ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; EN       ;
; N/A           ; None        ; -1.922 ns ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; EN       ;
; N/A           ; None        ; -1.928 ns ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; EN       ;
; N/A           ; None        ; -1.988 ns ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; EN       ;
; N/A           ; None        ; -2.045 ns ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; CLK      ;
; N/A           ; None        ; -2.053 ns ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; EN       ;
; N/A           ; None        ; -2.148 ns ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; ad10     ;
; N/A           ; None        ; -2.227 ns ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; EN       ;
; N/A           ; None        ; -2.283 ns ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; ad10     ;
; N/A           ; None        ; -2.545 ns ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; CLK      ;
; N/A           ; None        ; -2.680 ns ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; CLK      ;
; N/A           ; None        ; -2.727 ns ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; EN       ;
; N/A           ; None        ; -2.862 ns ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; EN       ;
; N/A           ; None        ; -4.989 ns ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; ad10     ;
; N/A           ; None        ; -5.290 ns ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; ad10     ;
; N/A           ; None        ; -5.386 ns ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A           ; None        ; -5.568 ns ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A           ; None        ; -5.654 ns ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -5.865 ns ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Nov 27 18:53:27 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ad10" is an undefined clock
    Info: Assuming node "EN" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "2114:inst1|inst2" as buffer
    Info: Detected gated clock "2114:inst|inst2" as buffer
Info: Clock "ad10" Internal fmax is restricted to 163.03 MHz between source memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "ad10" to destination memory is 6.564 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'
                Info: 2: + IC(2.212 ns) + CELL(0.206 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.894 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 6.564 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 2.151 ns ( 32.77 % )
                Info: Total interconnect delay = 4.413 ns ( 67.23 % )
            Info: - Longest clock path from clock "ad10" to source memory is 6.583 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'
                Info: 2: + IC(2.212 ns) + CELL(0.206 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.894 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.583 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 2.170 ns ( 32.96 % )
                Info: Total interconnect delay = 4.413 ns ( 67.04 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: Clock "EN" Internal fmax is restricted to 163.03 MHz between source memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "EN" to destination memory is 5.985 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 10; CLK Node = 'EN'
                Info: 2: + IC(1.449 ns) + CELL(0.370 ns) = 2.969 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.315 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 5.985 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 2.335 ns ( 39.01 % )
                Info: Total interconnect delay = 3.650 ns ( 60.99 % )
            Info: - Longest clock path from clock "EN" to source memory is 6.004 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 10; CLK Node = 'EN'
                Info: 2: + IC(1.449 ns) + CELL(0.370 ns) = 2.969 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.315 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.004 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 2.354 ns ( 39.21 % )
                Info: Total interconnect delay = 3.650 ns ( 60.79 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: Clock "CLK" Internal fmax is restricted to 163.03 MHz between source memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "CLK" to destination memory is 6.167 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(1.412 ns) + CELL(0.589 ns) = 3.151 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.497 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 6.167 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 2.554 ns ( 41.41 % )
                Info: Total interconnect delay = 3.613 ns ( 58.59 % )
            Info: - Longest clock path from clock "CLK" to source memory is 6.186 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(1.412 ns) + CELL(0.589 ns) = 3.151 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.497 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.186 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 2.573 ns ( 41.59 % )
                Info: Total interconnect delay = 3.613 ns ( 58.41 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "IO", clock pin = "EN") is 6.178 ns
    Info: + Longest pin to memory delay is 12.172 ns
        Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 2; PIN Node = 'IO'
        Info: 2: + IC(6.501 ns) + CELL(0.370 ns) = 7.886 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 1; COMB Node = '2114:inst1|inst1'
        Info: 3: + IC(3.902 ns) + CELL(0.384 ns) = 12.172 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.769 ns ( 14.53 % )
        Info: Total interconnect delay = 10.403 ns ( 85.47 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "EN" to destination memory is 6.040 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 10; CLK Node = 'EN'
        Info: 2: + IC(1.453 ns) + CELL(0.370 ns) = 2.973 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = '2114:inst1|inst2'
        Info: 3: + IC(1.375 ns) + CELL(0.000 ns) = 4.348 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst1|inst2~clkctrl'
        Info: 4: + IC(0.857 ns) + CELL(0.835 ns) = 6.040 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 2.355 ns ( 38.99 % )
        Info: Total interconnect delay = 3.685 ns ( 61.01 % )
Info: tco from clock "ad10" to destination pin "do2" through memory "2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg" is 20.412 ns
    Info: + Longest clock path from clock "ad10" to source memory is 6.615 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'
        Info: 2: + IC(2.216 ns) + CELL(0.202 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = '2114:inst1|inst2'
        Info: 3: + IC(1.375 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst1|inst2~clkctrl'
        Info: 4: + IC(0.857 ns) + CELL(0.835 ns) = 6.615 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 2.167 ns ( 32.76 % )
        Info: Total interconnect delay = 4.448 ns ( 67.24 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 13.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2]'
        Info: 3: + IC(3.783 ns) + CELL(0.651 ns) = 8.195 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 1; COMB Node = 'inst5~49'
        Info: 4: + IC(2.056 ns) + CELL(3.286 ns) = 13.537 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'do2'
        Info: Total cell delay = 7.698 ns ( 56.87 % )
        Info: Total interconnect delay = 5.839 ns ( 43.13 % )
Info: Longest tpd from source pin "ad10" to destination pin "ch1" is 10.562 ns
    Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'
    Info: 2: + IC(2.209 ns) + CELL(0.202 ns) = 3.541 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 1; COMB Node = 'inst8'
    Info: 3: + IC(3.925 ns) + CELL(3.096 ns) = 10.562 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'ch1'
    Info: Total cell delay = 4.428 ns ( 41.92 % )
    Info: Total interconnect delay = 6.134 ns ( 58.08 % )
Info: th for memory "2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9" (data pin = "ad9", clock pin = "ad10") is 3.416 ns
    Info: + Longest clock path from clock "ad10" to destination memory is 6.615 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'
        Info: 2: + IC(2.216 ns) + CELL(0.202 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = '2114:inst1|inst2'
        Info: 3: + IC(1.375 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst1|inst2~clkctrl'
        Info: 4: + IC(0.857 ns) + CELL(0.835 ns) = 6.615 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9'
        Info: Total cell delay = 2.167 ns ( 32.76 % )
        Info: Total interconnect delay = 4.448 ns ( 67.24 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 3.466 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'ad9'
        Info: 2: + IC(2.160 ns) + CELL(0.176 ns) = 3.466 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9'
        Info: Total cell delay = 1.306 ns ( 37.68 % )
        Info: Total interconnect delay = 2.160 ns ( 62.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Mon Nov 27 18:53:27 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


