library iee;
use iee.std_logic_1164.all;
use iee.numeric_std.all;

entity addsub is
	port( AMF : in std_logic_vector(4 downto 0);
	P: in std_logic_vector(31 downto 0);
	MR: in std_logic_vector(39 downto 0);
	MV: out std_logic;
	R2: out std_logic_vector(7 downto 0);
	R1, R0: out std_logic_vector(15 downto 0)
	);
end addsub;
