<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>gpio2440: src/driver/regs-gpio.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">gpio2440
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('regs-gpio_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">src/driver/regs-gpio.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* arch/arm/mach-s3c2410/include/mach/regs-gpio.h</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2003-2004 Simtec Electronics &lt;linux@simtec.co.uk&gt;</span>
<a name="l00004"></a>00004 <span class="comment"> *      http://www.simtec.co.uk/products/SWLINUX/</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This program is free software; you can redistribute it and/or modify</span>
<a name="l00007"></a>00007 <span class="comment"> * it under the terms of the GNU General Public License version 2 as</span>
<a name="l00008"></a>00008 <span class="comment"> * published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> * S3C2410 GPIO register definitions</span>
<a name="l00011"></a>00011 <span class="comment">*/</span>
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 
<a name="l00014"></a>00014 <span class="preprocessor">#ifndef __ASM_ARCH_REGS_GPIO_H</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span><span class="preprocessor">#define __ASM_ARCH_REGS_GPIO_H</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span>
<a name="l00017"></a>00017 <span class="preprocessor">#include &quot;gpio-nrs.h&quot;</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="preprocessor">#define S3C24XX_MISCCR          S3C24XX_GPIOREG2(0x80)</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span>
<a name="l00021"></a>00021 <span class="comment">/* general configuration options */</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 <span class="preprocessor">#define S3C2410_GPIO_LEAVE   (0xFFFFFFFF)</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPIO_INPUT   (0xFFFFFFF0)       </span><span class="comment">/* not available on A */</span>
<a name="l00025"></a>00025 <span class="preprocessor">#define S3C2410_GPIO_OUTPUT  (0xFFFFFFF1)</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPIO_IRQ     (0xFFFFFFF2)       </span><span class="comment">/* not available for all */</span>
<a name="l00027"></a>00027 <span class="preprocessor">#define S3C2410_GPIO_SFN2    (0xFFFFFFF2)       </span><span class="comment">/* bank A =&gt; addr/cs/nand */</span>
<a name="l00028"></a>00028 <span class="preprocessor">#define S3C2410_GPIO_SFN3    (0xFFFFFFF3)       </span><span class="comment">/* not available on A */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="comment">/* register address for the GPIO registers.</span>
<a name="l00031"></a>00031 <span class="comment"> * S3C24XX_GPIOREG2 is for the second set of registers in the</span>
<a name="l00032"></a>00032 <span class="comment"> * GPIO which move between s3c2410 and s3c2412 type systems */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="preprocessor">#define S3C2410_GPIOREG(x) ((x) + S3C24XX_VA_GPIO)</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_GPIOREG2(x) ((x) + S3C24XX_VA_GPIO2)</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="comment">/* configure GPIO ports A..G */</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment">/* port A - S3C2410: 22bits, zero in bit X makes pin X output</span>
<a name="l00041"></a>00041 <span class="comment"> * 1 makes port special function, this is default</span>
<a name="l00042"></a>00042 <span class="comment">*/</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define S3C2410_GPACON     S3C2410_GPIOREG(0x00)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPADAT     S3C2410_GPIOREG(0x04)</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#define S3C2410_GPA0_ADDR0   (1&lt;&lt;0)</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA1_ADDR16  (1&lt;&lt;1)</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA2_ADDR17  (1&lt;&lt;2)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA3_ADDR18  (1&lt;&lt;3)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA4_ADDR19  (1&lt;&lt;4)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA5_ADDR20  (1&lt;&lt;5)</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA6_ADDR21  (1&lt;&lt;6)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA7_ADDR22  (1&lt;&lt;7)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA8_ADDR23  (1&lt;&lt;8)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA9_ADDR24  (1&lt;&lt;9)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA10_ADDR25 (1&lt;&lt;10)</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA11_ADDR26 (1&lt;&lt;11)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA12_nGCS1  (1&lt;&lt;12)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA13_nGCS2  (1&lt;&lt;13)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA14_nGCS3  (1&lt;&lt;14)</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA15_nGCS4  (1&lt;&lt;15)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA16_nGCS5  (1&lt;&lt;16)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA17_CLE    (1&lt;&lt;17)</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA18_ALE    (1&lt;&lt;18)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA19_nFWE   (1&lt;&lt;19)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA20_nFRE   (1&lt;&lt;20)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA21_nRSTOUT (1&lt;&lt;21)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPA22_nFCE   (1&lt;&lt;22)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a>00070 <span class="comment">/* 0x08 and 0x0c are reserved on S3C2410 */</span>
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="comment">/* S3C2410:</span>
<a name="l00073"></a>00073 <span class="comment"> * GPB is 10 IO pins, each configured by 2 bits each in GPBCON.</span>
<a name="l00074"></a>00074 <span class="comment"> *   00 = input, 01 = output, 10=special function, 11=reserved</span>
<a name="l00075"></a>00075 <span class="comment"></span>
<a name="l00076"></a>00076 <span class="comment"> * bit 0,1 = pin 0, 2,3= pin 1...</span>
<a name="l00077"></a>00077 <span class="comment"> *</span>
<a name="l00078"></a>00078 <span class="comment"> * CPBUP = pull up resistor control, 1=disabled, 0=enabled</span>
<a name="l00079"></a>00079 <span class="comment">*/</span>
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 <span class="preprocessor">#define S3C2410_GPBCON     S3C2410_GPIOREG(0x10)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPBDAT     S3C2410_GPIOREG(0x14)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPBUP      S3C2410_GPIOREG(0x18)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a>00085 <span class="comment">/* no i/o pin in port b can have value 3 (unless it is a s3c2443) ! */</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="preprocessor">#define S3C2410_GPB0_TOUT0   (0x02 &lt;&lt; 0)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#define S3C2410_GPB1_TOUT1   (0x02 &lt;&lt; 2)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a>00091 <span class="preprocessor">#define S3C2410_GPB2_TOUT2   (0x02 &lt;&lt; 4)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">#define S3C2410_GPB3_TOUT3   (0x02 &lt;&lt; 6)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>
<a name="l00095"></a>00095 <span class="preprocessor">#define S3C2410_GPB4_TCLK0   (0x02 &lt;&lt; 8)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPB4_MASK    (0x03 &lt;&lt; 8)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#define S3C2410_GPB5_nXBACK  (0x02 &lt;&lt; 10)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPB5_XBACK   (0x03 &lt;&lt; 10)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00101"></a>00101 <span class="preprocessor">#define S3C2410_GPB6_nXBREQ  (0x02 &lt;&lt; 12)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPB6_XBREQ   (0x03 &lt;&lt; 12)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="preprocessor">#define S3C2410_GPB7_nXDACK1 (0x02 &lt;&lt; 14)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPB7_XDACK1  (0x03 &lt;&lt; 14)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>
<a name="l00107"></a>00107 <span class="preprocessor">#define S3C2410_GPB8_nXDREQ1 (0x02 &lt;&lt; 16)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#define S3C2410_GPB9_nXDACK0 (0x02 &lt;&lt; 18)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPB9_XDACK0  (0x03 &lt;&lt; 18)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 <span class="preprocessor">#define S3C2410_GPB10_nXDRE0 (0x02 &lt;&lt; 20)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPB10_XDREQ0 (0x03 &lt;&lt; 20)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#define S3C2410_GPB_PUPDIS(x)  (1&lt;&lt;(x))</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a>00117 <span class="comment">/* Port C consits of 16 GPIO/Special function</span>
<a name="l00118"></a>00118 <span class="comment"> *</span>
<a name="l00119"></a>00119 <span class="comment"> * almost identical setup to port b, but the special functions are mostly</span>
<a name="l00120"></a>00120 <span class="comment"> * to do with the video system&#39;s sync/etc.</span>
<a name="l00121"></a>00121 <span class="comment">*/</span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="preprocessor">#define S3C2410_GPCCON     S3C2410_GPIOREG(0x20)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPCDAT     S3C2410_GPIOREG(0x24)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPCUP      S3C2410_GPIOREG(0x28)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC0_LEND       (0x02 &lt;&lt; 0)</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC1_VCLK       (0x02 &lt;&lt; 2)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC2_VLINE      (0x02 &lt;&lt; 4)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC3_VFRAME     (0x02 &lt;&lt; 6)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC4_VM         (0x02 &lt;&lt; 8)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC5_LCDVF0     (0x02 &lt;&lt; 10)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC6_LCDVF1     (0x02 &lt;&lt; 12)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC7_LCDVF2     (0x02 &lt;&lt; 14)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC8_VD0        (0x02 &lt;&lt; 16)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC9_VD1        (0x02 &lt;&lt; 18)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC10_VD2       (0x02 &lt;&lt; 20)</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC11_VD3       (0x02 &lt;&lt; 22)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC12_VD4       (0x02 &lt;&lt; 24)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC13_VD5       (0x02 &lt;&lt; 26)</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC14_VD6       (0x02 &lt;&lt; 28)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC15_VD7       (0x02 &lt;&lt; 30)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPC_PUPDIS(x)  (1&lt;&lt;(x))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="comment">/*</span>
<a name="l00145"></a>00145 <span class="comment"> * S3C2410: Port D consists of 16 GPIO/Special function</span>
<a name="l00146"></a>00146 <span class="comment"> *</span>
<a name="l00147"></a>00147 <span class="comment"> * almost identical setup to port b, but the special functions are mostly</span>
<a name="l00148"></a>00148 <span class="comment"> * to do with the video system&#39;s data.</span>
<a name="l00149"></a>00149 <span class="comment"> *</span>
<a name="l00150"></a>00150 <span class="comment"> * almost identical setup to port c</span>
<a name="l00151"></a>00151 <span class="comment">*/</span>
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 <span class="preprocessor">#define S3C2410_GPDCON     S3C2410_GPIOREG(0x30)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPDDAT     S3C2410_GPIOREG(0x34)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPDUP      S3C2410_GPIOREG(0x38)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a>00157 <span class="preprocessor">#define S3C2410_GPD0_VD8        (0x02 &lt;&lt; 0)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define S3C2442_GPD0_nSPICS1    (0x03 &lt;&lt; 0)</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">#define S3C2410_GPD1_VD9        (0x02 &lt;&lt; 2)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define S3C2442_GPD1_SPICLK1    (0x03 &lt;&lt; 2)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="preprocessor">#define S3C2410_GPD2_VD10       (0x02 &lt;&lt; 4)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>
<a name="l00165"></a>00165 <span class="preprocessor">#define S3C2410_GPD3_VD11       (0x02 &lt;&lt; 6)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#define S3C2410_GPD4_VD12       (0x02 &lt;&lt; 8)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>
<a name="l00169"></a>00169 <span class="preprocessor">#define S3C2410_GPD5_VD13       (0x02 &lt;&lt; 10)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="preprocessor">#define S3C2410_GPD6_VD14       (0x02 &lt;&lt; 12)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00173"></a>00173 <span class="preprocessor">#define S3C2410_GPD7_VD15       (0x02 &lt;&lt; 14)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 <span class="preprocessor">#define S3C2410_GPD8_VD16       (0x02 &lt;&lt; 16)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPD8_SPIMISO1   (0x03 &lt;&lt; 16)</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="preprocessor">#define S3C2410_GPD9_VD17       (0x02 &lt;&lt; 18)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPD9_SPIMOSI1   (0x03 &lt;&lt; 18)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a>00181 <span class="preprocessor">#define S3C2410_GPD10_VD18      (0x02 &lt;&lt; 20)</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPD10_SPICLK1   (0x03 &lt;&lt; 20)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a>00184 <span class="preprocessor">#define S3C2410_GPD11_VD19      (0x02 &lt;&lt; 22)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 <span class="preprocessor">#define S3C2410_GPD12_VD20      (0x02 &lt;&lt; 24)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 <span class="preprocessor">#define S3C2410_GPD13_VD21      (0x02 &lt;&lt; 26)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a>00190 <span class="preprocessor">#define S3C2410_GPD14_VD22      (0x02 &lt;&lt; 28)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPD14_nSS1      (0x03 &lt;&lt; 28)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>
<a name="l00193"></a>00193 <span class="preprocessor">#define S3C2410_GPD15_VD23      (0x02 &lt;&lt; 30)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPD15_nSS0      (0x03 &lt;&lt; 30)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="preprocessor">#define S3C2410_GPD_PUPDIS(x)  (1&lt;&lt;(x))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>
<a name="l00198"></a>00198 <span class="comment">/* S3C2410:</span>
<a name="l00199"></a>00199 <span class="comment"> * Port E consists of 16 GPIO/Special function</span>
<a name="l00200"></a>00200 <span class="comment"> *</span>
<a name="l00201"></a>00201 <span class="comment"> * again, the same as port B, but dealing with I2S, SDI, and</span>
<a name="l00202"></a>00202 <span class="comment"> * more miscellaneous functions</span>
<a name="l00203"></a>00203 <span class="comment"> *</span>
<a name="l00204"></a>00204 <span class="comment"> * GPIO / interrupt inputs</span>
<a name="l00205"></a>00205 <span class="comment">*/</span>
<a name="l00206"></a>00206 
<a name="l00207"></a>00207 <span class="preprocessor">#define S3C2410_GPECON     S3C2410_GPIOREG(0x40)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPEDAT     S3C2410_GPIOREG(0x44)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPEUP      S3C2410_GPIOREG(0x48)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a>00211 <span class="preprocessor">#define S3C2410_GPE0_I2SLRCK   (0x02 &lt;&lt; 0)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE0_AC_nRESET (0x03 &lt;&lt; 0)</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE0_MASK      (0x03 &lt;&lt; 0)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a>00215 <span class="preprocessor">#define S3C2410_GPE1_I2SSCLK   (0x02 &lt;&lt; 2)</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE1_AC_SYNC   (0x03 &lt;&lt; 2)</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE1_MASK      (0x03 &lt;&lt; 2)</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219 <span class="preprocessor">#define S3C2410_GPE2_CDCLK     (0x02 &lt;&lt; 4)</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE2_AC_BITCLK (0x03 &lt;&lt; 4)</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00222"></a>00222 <span class="preprocessor">#define S3C2410_GPE3_I2SSDI    (0x02 &lt;&lt; 6)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE3_AC_SDI    (0x03 &lt;&lt; 6)</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE3_nSS0      (0x03 &lt;&lt; 6)</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE3_MASK      (0x03 &lt;&lt; 6)</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a>00227 <span class="preprocessor">#define S3C2410_GPE4_I2SSDO    (0x02 &lt;&lt; 8)</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE4_AC_SDO    (0x03 &lt;&lt; 8)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE4_I2SSDI    (0x03 &lt;&lt; 8)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE4_MASK      (0x03 &lt;&lt; 8)</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a>00232 <span class="preprocessor">#define S3C2410_GPE5_SDCLK     (0x02 &lt;&lt; 10)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE5_SD1_CLK   (0x02 &lt;&lt; 10)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE5_AC_BITCLK (0x03 &lt;&lt; 10)</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a>00236 <span class="preprocessor">#define S3C2410_GPE6_SDCMD     (0x02 &lt;&lt; 12)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE6_SD1_CMD   (0x02 &lt;&lt; 12)</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE6_AC_SDI    (0x03 &lt;&lt; 12)</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>
<a name="l00240"></a>00240 <span class="preprocessor">#define S3C2410_GPE7_SDDAT0    (0x02 &lt;&lt; 14)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE5_SD1_DAT0  (0x02 &lt;&lt; 14)</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE7_AC_SDO    (0x03 &lt;&lt; 14)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a>00244 <span class="preprocessor">#define S3C2410_GPE8_SDDAT1    (0x02 &lt;&lt; 16)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE8_SD1_DAT1  (0x02 &lt;&lt; 16)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE8_AC_SYNC   (0x03 &lt;&lt; 16)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span>
<a name="l00248"></a>00248 <span class="preprocessor">#define S3C2410_GPE9_SDDAT2    (0x02 &lt;&lt; 18)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE9_SD1_DAT2  (0x02 &lt;&lt; 18)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE9_AC_nRESET (0x03 &lt;&lt; 18)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a>00252 <span class="preprocessor">#define S3C2410_GPE10_SDDAT3   (0x02 &lt;&lt; 20)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPE10_SD1_DAT3 (0x02 &lt;&lt; 20)</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>
<a name="l00255"></a>00255 <span class="preprocessor">#define S3C2410_GPE11_SPIMISO0 (0x02 &lt;&lt; 22)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>
<a name="l00257"></a>00257 <span class="preprocessor">#define S3C2410_GPE12_SPIMOSI0 (0x02 &lt;&lt; 24)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span>
<a name="l00259"></a>00259 <span class="preprocessor">#define S3C2410_GPE13_SPICLK0  (0x02 &lt;&lt; 26)</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span>
<a name="l00261"></a>00261 <span class="preprocessor">#define S3C2410_GPE14_IICSCL   (0x02 &lt;&lt; 28)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE14_MASK     (0x03 &lt;&lt; 28)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="preprocessor">#define S3C2410_GPE15_IICSDA   (0x02 &lt;&lt; 30)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPE15_MASK     (0x03 &lt;&lt; 30)</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>
<a name="l00267"></a>00267 <span class="preprocessor">#define S3C2440_GPE0_ACSYNC    (0x03 &lt;&lt; 0)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPE1_ACBITCLK  (0x03 &lt;&lt; 2)</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPE2_ACRESET   (0x03 &lt;&lt; 4)</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPE3_ACIN      (0x03 &lt;&lt; 6)</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPE4_ACOUT     (0x03 &lt;&lt; 8)</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>
<a name="l00273"></a>00273 <span class="preprocessor">#define S3C2410_GPE_PUPDIS(x)  (1&lt;&lt;(x))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>
<a name="l00275"></a>00275 <span class="comment">/* S3C2410:</span>
<a name="l00276"></a>00276 <span class="comment"> * Port F consists of 8 GPIO/Special function</span>
<a name="l00277"></a>00277 <span class="comment"> *</span>
<a name="l00278"></a>00278 <span class="comment"> * GPIO / interrupt inputs</span>
<a name="l00279"></a>00279 <span class="comment"> *</span>
<a name="l00280"></a>00280 <span class="comment"> * GPFCON has 2 bits for each of the input pins on port F</span>
<a name="l00281"></a>00281 <span class="comment"> *   00 = 0 input, 1 output, 2 interrupt (EINT0..7), 3 undefined</span>
<a name="l00282"></a>00282 <span class="comment"> *</span>
<a name="l00283"></a>00283 <span class="comment"> * pull up works like all other ports.</span>
<a name="l00284"></a>00284 <span class="comment"> *</span>
<a name="l00285"></a>00285 <span class="comment"> * GPIO/serial/misc pins</span>
<a name="l00286"></a>00286 <span class="comment">*/</span>
<a name="l00287"></a>00287 
<a name="l00288"></a>00288 <span class="preprocessor">#define S3C2410_GPFCON     S3C2410_GPIOREG(0x50)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPFDAT     S3C2410_GPIOREG(0x54)</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPFUP      S3C2410_GPIOREG(0x58)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>
<a name="l00292"></a>00292 <span class="preprocessor">#define S3C2410_GPF0_EINT0  (0x02 &lt;&lt; 0)</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF1_EINT1  (0x02 &lt;&lt; 2)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF2_EINT2  (0x02 &lt;&lt; 4)</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF3_EINT3  (0x02 &lt;&lt; 6)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF4_EINT4  (0x02 &lt;&lt; 8)</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF5_EINT5  (0x02 &lt;&lt; 10)</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF6_EINT6  (0x02 &lt;&lt; 12)</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF7_EINT7  (0x02 &lt;&lt; 14)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPF_PUPDIS(x)  (1&lt;&lt;(x))</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span>
<a name="l00302"></a>00302 <span class="comment">/* S3C2410:</span>
<a name="l00303"></a>00303 <span class="comment"> * Port G consists of 8 GPIO/IRQ/Special function</span>
<a name="l00304"></a>00304 <span class="comment"> *</span>
<a name="l00305"></a>00305 <span class="comment"> * GPGCON has 2 bits for each of the input pins on port F</span>
<a name="l00306"></a>00306 <span class="comment"> *   00 = 0 input, 1 output, 2 interrupt (EINT0..7), 3 special func</span>
<a name="l00307"></a>00307 <span class="comment"> *</span>
<a name="l00308"></a>00308 <span class="comment"> * pull up works like all other ports.</span>
<a name="l00309"></a>00309 <span class="comment">*/</span>
<a name="l00310"></a>00310 
<a name="l00311"></a>00311 <span class="preprocessor">#define S3C2410_GPGCON     S3C2410_GPIOREG(0x60)</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPGDAT     S3C2410_GPIOREG(0x64)</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPGUP      S3C2410_GPIOREG(0x68)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>
<a name="l00315"></a>00315 <span class="preprocessor">#define S3C2410_GPG0_EINT8    (0x02 &lt;&lt; 0)</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>
<a name="l00317"></a>00317 <span class="preprocessor">#define S3C2410_GPG1_EINT9    (0x02 &lt;&lt; 2)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>
<a name="l00319"></a>00319 <span class="preprocessor">#define S3C2410_GPG2_EINT10   (0x02 &lt;&lt; 4)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG2_nSS0     (0x03 &lt;&lt; 4)</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>
<a name="l00322"></a>00322 <span class="preprocessor">#define S3C2410_GPG3_EINT11   (0x02 &lt;&lt; 6)</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG3_nSS1     (0x03 &lt;&lt; 6)</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>
<a name="l00325"></a>00325 <span class="preprocessor">#define S3C2410_GPG4_EINT12   (0x02 &lt;&lt; 8)</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG4_LCDPWREN (0x03 &lt;&lt; 8)</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPG4_LCDPWRDN (0x03 &lt;&lt; 8)</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span>
<a name="l00329"></a>00329 <span class="preprocessor">#define S3C2410_GPG5_EINT13   (0x02 &lt;&lt; 10)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG5_SPIMISO1 (0x03 &lt;&lt; 10)      </span><span class="comment">/* not s3c2443 */</span>
<a name="l00331"></a>00331 
<a name="l00332"></a>00332 <span class="preprocessor">#define S3C2410_GPG6_EINT14   (0x02 &lt;&lt; 12)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG6_SPIMOSI1 (0x03 &lt;&lt; 12)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>
<a name="l00335"></a>00335 <span class="preprocessor">#define S3C2410_GPG7_EINT15   (0x02 &lt;&lt; 14)</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG7_SPICLK1  (0x03 &lt;&lt; 14)</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span>
<a name="l00338"></a>00338 <span class="preprocessor">#define S3C2410_GPG8_EINT16   (0x02 &lt;&lt; 16)</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span>
<a name="l00340"></a>00340 <span class="preprocessor">#define S3C2410_GPG9_EINT17   (0x02 &lt;&lt; 18)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span>
<a name="l00342"></a>00342 <span class="preprocessor">#define S3C2410_GPG10_EINT18  (0x02 &lt;&lt; 20)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span>
<a name="l00344"></a>00344 <span class="preprocessor">#define S3C2410_GPG11_EINT19  (0x02 &lt;&lt; 22)</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG11_TCLK1   (0x03 &lt;&lt; 22)</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPG11_CF_nIREQ (0x03 &lt;&lt; 22)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>
<a name="l00348"></a>00348 <span class="preprocessor">#define S3C2410_GPG12_EINT20  (0x02 &lt;&lt; 24)</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG12_XMON    (0x03 &lt;&lt; 24)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define S3C2442_GPG12_nSPICS0 (0x03 &lt;&lt; 24)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPG12_nINPACK (0x03 &lt;&lt; 24)</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span>
<a name="l00353"></a>00353 <span class="preprocessor">#define S3C2410_GPG13_EINT21  (0x02 &lt;&lt; 26)</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG13_nXPON   (0x03 &lt;&lt; 26)</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPG13_CF_nREG (0x03 &lt;&lt; 26)</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span>
<a name="l00357"></a>00357 <span class="preprocessor">#define S3C2410_GPG14_EINT22  (0x02 &lt;&lt; 28)</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG14_YMON    (0x03 &lt;&lt; 28)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPG14_CF_RESET (0x03 &lt;&lt; 28)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span>
<a name="l00361"></a>00361 <span class="preprocessor">#define S3C2410_GPG15_EINT23  (0x02 &lt;&lt; 30)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPG15_nYPON   (0x03 &lt;&lt; 30)</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPG15_CF_PWR  (0x03 &lt;&lt; 30)</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>
<a name="l00365"></a>00365 <span class="preprocessor">#define S3C2410_GPG_PUPDIS(x)  (1&lt;&lt;(x))</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>
<a name="l00367"></a>00367 <span class="comment">/* Port H consists of11 GPIO/serial/Misc pins</span>
<a name="l00368"></a>00368 <span class="comment"> *</span>
<a name="l00369"></a>00369 <span class="comment"> * GPGCON has 2 bits for each of the input pins on port F</span>
<a name="l00370"></a>00370 <span class="comment"> *   00 = 0 input, 1 output, 2 interrupt (EINT0..7), 3 special func</span>
<a name="l00371"></a>00371 <span class="comment"> *</span>
<a name="l00372"></a>00372 <span class="comment"> * pull up works like all other ports.</span>
<a name="l00373"></a>00373 <span class="comment">*/</span>
<a name="l00374"></a>00374 
<a name="l00375"></a>00375 <span class="preprocessor">#define S3C2410_GPHCON     S3C2410_GPIOREG(0x70)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPHDAT     S3C2410_GPIOREG(0x74)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPHUP      S3C2410_GPIOREG(0x78)</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>
<a name="l00379"></a>00379 <span class="preprocessor">#define S3C2410_GPH0_nCTS0  (0x02 &lt;&lt; 0)</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH0_TXD0  (0x02 &lt;&lt; 0)</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>
<a name="l00382"></a>00382 <span class="preprocessor">#define S3C2410_GPH1_nRTS0  (0x02 &lt;&lt; 2)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH1_RXD0  (0x02 &lt;&lt; 2)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>
<a name="l00385"></a>00385 <span class="preprocessor">#define S3C2410_GPH2_TXD0   (0x02 &lt;&lt; 4)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH2_TXD1   (0x02 &lt;&lt; 4)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span>
<a name="l00388"></a>00388 <span class="preprocessor">#define S3C2410_GPH3_RXD0   (0x02 &lt;&lt; 6)</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH3_RXD1   (0x02 &lt;&lt; 6)</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00391"></a>00391 <span class="preprocessor">#define S3C2410_GPH4_TXD1   (0x02 &lt;&lt; 8)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH4_TXD2   (0x02 &lt;&lt; 8)</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>
<a name="l00394"></a>00394 <span class="preprocessor">#define S3C2410_GPH5_RXD1   (0x02 &lt;&lt; 10)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH5_RXD2   (0x02 &lt;&lt; 10)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>
<a name="l00397"></a>00397 <span class="preprocessor">#define S3C2410_GPH6_TXD2   (0x02 &lt;&lt; 12)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH6_TXD3   (0x02 &lt;&lt; 12)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPH6_nRTS1  (0x03 &lt;&lt; 12)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH6_nRTS2  (0x03 &lt;&lt; 12)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="preprocessor">#define S3C2410_GPH7_RXD2   (0x02 &lt;&lt; 14)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH7_RXD3   (0x02 &lt;&lt; 14)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GPH7_nCTS1  (0x03 &lt;&lt; 14)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH7_nCTS2  (0x03 &lt;&lt; 14)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span>
<a name="l00407"></a>00407 <span class="preprocessor">#define S3C2410_GPH8_UCLK   (0x02 &lt;&lt; 16)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH8_nCTS0  (0x02 &lt;&lt; 16)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>
<a name="l00410"></a>00410 <span class="preprocessor">#define S3C2410_GPH9_CLKOUT0  (0x02 &lt;&lt; 18)</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define S3C2442_GPH9_nSPICS0  (0x03 &lt;&lt; 18)</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH9_nRTS0    (0x02 &lt;&lt; 18)</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span>
<a name="l00414"></a>00414 <span class="preprocessor">#define S3C2410_GPH10_CLKOUT1 (0x02 &lt;&lt; 20)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_GPH10_nCTS1   (0x02 &lt;&lt; 20)</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span>
<a name="l00417"></a>00417 <span class="preprocessor">#define S3C2416_GPH11_nRTS1   (0x02 &lt;&lt; 22)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span>
<a name="l00419"></a>00419 <span class="preprocessor">#define S3C2416_GPH12_EXTUARTCLK (0x02 &lt;&lt; 24)</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>
<a name="l00421"></a>00421 <span class="preprocessor">#define S3C2416_GPH13_CLKOUT0 (0x02 &lt;&lt; 26)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span>
<a name="l00423"></a>00423 <span class="preprocessor">#define S3C2416_GPH14_CLKOUT1 (0x02 &lt;&lt; 28)</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00425"></a>00425 <span class="comment">/* The S3C2412 and S3C2413 move the GPJ register set to after</span>
<a name="l00426"></a>00426 <span class="comment"> * GPH, which means all registers after 0x80 are now offset by 0x10</span>
<a name="l00427"></a>00427 <span class="comment"> * for the 2412/2413 from the 2410/2440/2442</span>
<a name="l00428"></a>00428 <span class="comment">*/</span>
<a name="l00429"></a>00429 
<a name="l00430"></a>00430 <span class="comment">/* S3C2443 and above */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#define S3C2440_GPJCON     S3C2410_GPIOREG(0xD0)</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPJDAT     S3C2410_GPIOREG(0xD4)</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define S3C2440_GPJUP      S3C2410_GPIOREG(0xD8)</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>
<a name="l00435"></a>00435 <span class="preprocessor">#define S3C2443_GPKCON     S3C2410_GPIOREG(0xE0)</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPKDAT     S3C2410_GPIOREG(0xE4)</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPKUP      S3C2410_GPIOREG(0xE8)</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span>
<a name="l00439"></a>00439 <span class="preprocessor">#define S3C2443_GPLCON     S3C2410_GPIOREG(0xF0)</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPLDAT     S3C2410_GPIOREG(0xF4)</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPLUP      S3C2410_GPIOREG(0xF8)</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span>
<a name="l00443"></a>00443 <span class="preprocessor">#define S3C2443_GPMCON     S3C2410_GPIOREG(0x100)</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPMDAT     S3C2410_GPIOREG(0x104)</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define S3C2443_GPMUP      S3C2410_GPIOREG(0x108)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>
<a name="l00447"></a>00447 <span class="comment">/* miscellaneous control */</span>
<a name="l00448"></a>00448 <span class="preprocessor">#define S3C2410_MISCCR     S3C2410_GPIOREG(0x80)</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_DCLKCON    S3C2410_GPIOREG(0x84)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span>
<a name="l00451"></a>00451 <span class="preprocessor">#define S3C24XX_DCLKCON    S3C24XX_GPIOREG2(0x84)</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>
<a name="l00453"></a>00453 <span class="comment">/* see clock.h for dclk definitions */</span>
<a name="l00454"></a>00454 
<a name="l00455"></a>00455 <span class="comment">/* pullup control on databus */</span>
<a name="l00456"></a>00456 <span class="preprocessor">#define S3C2410_MISCCR_SPUCR_HEN    (0&lt;&lt;0)</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_SPUCR_HDIS   (1&lt;&lt;0)</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_SPUCR_LEN    (0&lt;&lt;1)</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_SPUCR_LDIS   (1&lt;&lt;1)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span>
<a name="l00461"></a>00461 <span class="preprocessor">#define S3C2410_MISCCR_USBDEV       (0&lt;&lt;3)</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_USBHOST      (1&lt;&lt;3)</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span>
<a name="l00464"></a>00464 <span class="preprocessor">#define S3C2410_MISCCR_CLK0_MPLL    (0&lt;&lt;4)</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK0_UPLL    (1&lt;&lt;4)</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK0_FCLK    (2&lt;&lt;4)</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK0_HCLK    (3&lt;&lt;4)</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK0_PCLK    (4&lt;&lt;4)</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK0_DCLK0   (5&lt;&lt;4)</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK0_MASK    (7&lt;&lt;4)</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span>
<a name="l00472"></a>00472 <span class="preprocessor">#define S3C2412_MISCCR_CLK0_RTC     (2&lt;&lt;4)</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span>
<a name="l00474"></a>00474 <span class="preprocessor">#define S3C2410_MISCCR_CLK1_MPLL    (0&lt;&lt;8)</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK1_UPLL    (1&lt;&lt;8)</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK1_FCLK    (2&lt;&lt;8)</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK1_HCLK    (3&lt;&lt;8)</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK1_PCLK    (4&lt;&lt;8)</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK1_DCLK1   (5&lt;&lt;8)</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_CLK1_MASK    (7&lt;&lt;8)</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>
<a name="l00482"></a>00482 <span class="preprocessor">#define S3C2412_MISCCR_CLK1_CLKsrc  (0&lt;&lt;8)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span>
<a name="l00484"></a>00484 <span class="preprocessor">#define S3C2410_MISCCR_USBSUSPND0   (1&lt;&lt;12)</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_MISCCR_SEL_SUSPND   (1&lt;&lt;12)</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_USBSUSPND1   (1&lt;&lt;13)</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span>
<a name="l00488"></a>00488 <span class="preprocessor">#define S3C2410_MISCCR_nRSTCON      (1&lt;&lt;16)</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span>
<a name="l00490"></a>00490 <span class="preprocessor">#define S3C2410_MISCCR_nEN_SCLK0    (1&lt;&lt;17)</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_nEN_SCLK1    (1&lt;&lt;18)</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_MISCCR_nEN_SCLKE    (1&lt;&lt;19)     </span><span class="comment">/* not 2412 */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#define S3C2410_MISCCR_SDSLEEP      (7&lt;&lt;17)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span>
<a name="l00495"></a>00495 <span class="preprocessor">#define S3C2416_MISCCR_FLT_I2C      (1&lt;&lt;24)</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define S3C2416_MISCCR_HSSPI_EN2    (1&lt;&lt;31)</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span>
<a name="l00498"></a>00498 <span class="comment">/* external interrupt control... */</span>
<a name="l00499"></a>00499 <span class="comment">/* S3C2410_EXTINT0 -&gt; irq sense control for EINT0..EINT7</span>
<a name="l00500"></a>00500 <span class="comment"> * S3C2410_EXTINT1 -&gt; irq sense control for EINT8..EINT15</span>
<a name="l00501"></a>00501 <span class="comment"> * S3C2410_EXTINT2 -&gt; irq sense control for EINT16..EINT23</span>
<a name="l00502"></a>00502 <span class="comment"> *</span>
<a name="l00503"></a>00503 <span class="comment"> * note S3C2410_EXTINT2 has filtering options for EINT16..EINT23</span>
<a name="l00504"></a>00504 <span class="comment"> *</span>
<a name="l00505"></a>00505 <span class="comment"> * Samsung datasheet p9-25</span>
<a name="l00506"></a>00506 <span class="comment">*/</span>
<a name="l00507"></a>00507 <span class="preprocessor">#define S3C2410_EXTINT0    S3C2410_GPIOREG(0x88)</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_EXTINT1    S3C2410_GPIOREG(0x8C)</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_EXTINT2    S3C2410_GPIOREG(0x90)</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span>
<a name="l00511"></a>00511 <span class="preprocessor">#define S3C24XX_EXTINT0    S3C24XX_GPIOREG2(0x88)</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_EXTINT1    S3C24XX_GPIOREG2(0x8C)</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_EXTINT2    S3C24XX_GPIOREG2(0x90)</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>
<a name="l00515"></a>00515 <span class="comment">/* interrupt filtering conrrol for EINT16..EINT23 */</span>
<a name="l00516"></a>00516 <span class="preprocessor">#define S3C2410_EINFLT0    S3C2410_GPIOREG(0x94)</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_EINFLT1    S3C2410_GPIOREG(0x98)</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_EINFLT2    S3C2410_GPIOREG(0x9C)</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_EINFLT3    S3C2410_GPIOREG(0xA0)</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span>
<a name="l00521"></a>00521 <span class="preprocessor">#define S3C24XX_EINFLT0    S3C24XX_GPIOREG2(0x94)</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_EINFLT1    S3C24XX_GPIOREG2(0x98)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_EINFLT2    S3C24XX_GPIOREG2(0x9C)</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_EINFLT3    S3C24XX_GPIOREG2(0xA0)</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span>
<a name="l00526"></a>00526 <span class="comment">/* values for interrupt filtering */</span>
<a name="l00527"></a>00527 <span class="preprocessor">#define S3C2410_EINTFLT_PCLK            (0x00)</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_EINTFLT_EXTCLK          (1&lt;&lt;7)</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_EINTFLT_WIDTHMSK(x)     ((x) &amp; 0x3f)</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span>
<a name="l00531"></a>00531 <span class="comment">/* removed EINTxxxx defs from here, not meant for this */</span>
<a name="l00532"></a>00532 
<a name="l00533"></a>00533 <span class="comment">/* GSTATUS have miscellaneous information in them</span>
<a name="l00534"></a>00534 <span class="comment"> *</span>
<a name="l00535"></a>00535 <span class="comment"> * These move between s3c2410 and s3c2412 style systems.</span>
<a name="l00536"></a>00536 <span class="comment"> */</span>
<a name="l00537"></a>00537 
<a name="l00538"></a>00538 <span class="preprocessor">#define S3C2410_GSTATUS0   S3C2410_GPIOREG(0x0AC)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS1   S3C2410_GPIOREG(0x0B0)</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS2   S3C2410_GPIOREG(0x0B4)</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS3   S3C2410_GPIOREG(0x0B8)</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS4   S3C2410_GPIOREG(0x0BC)</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span>
<a name="l00544"></a>00544 <span class="preprocessor">#define S3C2412_GSTATUS0   S3C2410_GPIOREG(0x0BC)</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GSTATUS1   S3C2410_GPIOREG(0x0C0)</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GSTATUS2   S3C2410_GPIOREG(0x0C4)</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GSTATUS3   S3C2410_GPIOREG(0x0C8)</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GSTATUS4   S3C2410_GPIOREG(0x0CC)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span>
<a name="l00550"></a>00550 <span class="preprocessor">#define S3C24XX_GSTATUS0   S3C24XX_GPIOREG2(0x0AC)</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_GSTATUS1   S3C24XX_GPIOREG2(0x0B0)</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_GSTATUS2   S3C24XX_GPIOREG2(0x0B4)</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_GSTATUS3   S3C24XX_GPIOREG2(0x0B8)</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define S3C24XX_GSTATUS4   S3C24XX_GPIOREG2(0x0BC)</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span>
<a name="l00556"></a>00556 <span class="preprocessor">#define S3C2410_GSTATUS0_nWAIT     (1&lt;&lt;3)</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS0_NCON      (1&lt;&lt;2)</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS0_RnB       (1&lt;&lt;1)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS0_nBATTFLT  (1&lt;&lt;0)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span>
<a name="l00561"></a>00561 <span class="preprocessor">#define S3C2410_GSTATUS1_IDMASK    (0xffff0000)</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS1_2410      (0x32410000)</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS1_2412      (0x32412001)</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS1_2416      (0x32416003)</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS1_2440      (0x32440000)</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS1_2442      (0x32440aaa)</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="comment">/* some 2416 CPUs report this value also */</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define S3C2410_GSTATUS1_2450      (0x32450003)</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>
<a name="l00570"></a>00570 <span class="preprocessor">#define S3C2410_GSTATUS2_WTRESET   (1&lt;&lt;2)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS2_OFFRESET  (1&lt;&lt;1)</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#define S3C2410_GSTATUS2_PONRESET  (1&lt;&lt;0)</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span>
<a name="l00574"></a>00574 <span class="comment">/* 2412/2413 sleep configuration registers */</span>
<a name="l00575"></a>00575 
<a name="l00576"></a>00576 <span class="preprocessor">#define S3C2412_GPBSLPCON       S3C2410_GPIOREG(0x1C)</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPCSLPCON       S3C2410_GPIOREG(0x2C)</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPDSLPCON       S3C2410_GPIOREG(0x3C)</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPFSLPCON       S3C2410_GPIOREG(0x5C)</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPGSLPCON       S3C2410_GPIOREG(0x6C)</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPHSLPCON       S3C2410_GPIOREG(0x7C)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>
<a name="l00583"></a>00583 <span class="comment">/* definitions for each pin bit */</span>
<a name="l00584"></a>00584 <span class="preprocessor">#define S3C2412_GPIO_SLPCON_LOW  ( 0x00 )</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPIO_SLPCON_HIGH ( 0x01 )</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPIO_SLPCON_IN   ( 0x02 )</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_GPIO_SLPCON_PULL ( 0x03 )</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span>
<a name="l00589"></a>00589 <span class="preprocessor">#define S3C2412_SLPCON_LOW(x)   ( 0x00 &lt;&lt; ((x) * 2))</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_SLPCON_HIGH(x)  ( 0x01 &lt;&lt; ((x) * 2))</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_SLPCON_IN(x)    ( 0x02 &lt;&lt; ((x) * 2))</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_SLPCON_PULL(x)  ( 0x03 &lt;&lt; ((x) * 2))</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_SLPCON_EINT(x)  ( 0x02 &lt;&lt; ((x) * 2))  </span><span class="comment">/* only IRQ pins */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#define S3C2412_SLPCON_MASK(x)  ( 0x03 &lt;&lt; ((x) * 2))</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span>
<a name="l00596"></a>00596 <span class="preprocessor">#define S3C2412_SLPCON_ALL_LOW  (0x0)</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_SLPCON_ALL_HIGH (0x11111111 | 0x44444444)</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_SLPCON_ALL_IN   (0x22222222 | 0x88888888)</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#define S3C2412_SLPCON_ALL_PULL (0x33333333)</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span>
<a name="l00601"></a>00601 <span class="preprocessor">#endif  </span><span class="comment">/* __ASM_ARCH_REGS_GPIO_H */</span>
<a name="l00602"></a>00602 
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><b>regs-gpio.h</b>      </li>

    <li class="footer">Generated on Mon Apr 1 2013 13:31:07 for gpio2440 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
