# Implement-of-Single-clock-circular-FIFO-by-verilog
implement of Single clock circular FIFO by verilog
