{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639765852273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639765852275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 17 22:30:51 2021 " "Processing started: Fri Dec 17 22:30:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639765852275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1639765852275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off achitecture -c achitecture --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off achitecture -c achitecture --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1639765852275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1639765853435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1639765853436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/user/Desktop/architecture/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/user/Desktop/architecture/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrmem " "Found entity 1: instrmem" {  } { { "instrmem.v" "" { Text "C:/Users/user/Desktop/architecture/instrmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags.v" "" { Text "C:/Users/user/Desktop/architecture/flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/architecture/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/user/Desktop/architecture/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenator.v 1 1 " "Found 1 design units, including 1 entities, in source file concatenator.v" { { "Info" "ISGN_ENTITY_NAME" "1 concatenator " "Found entity 1: concatenator" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/architecture/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639765877191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639765877191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1639765877335 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb.v(6) " "Verilog HDL warning at tb.v(6): assignments to clk create a combinational loop" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/architecture/tb.v" 6 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1639765877336 "|tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:cu " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:cu\"" {  } { { "tb.v" "cu" { Text "C:/Users/user/Desktop/architecture/tb.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrmem controlUnit:cu\|instrmem:instructionMemory " "Elaborating entity \"instrmem\" for hierarchy \"controlUnit:cu\|instrmem:instructionMemory\"" {  } { { "controlUnit.v" "instructionMemory" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877487 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory instrmem.v(6) " "Verilog HDL warning at instrmem.v(6): object memory used but never assigned" {  } { { "instrmem.v" "" { Text "C:/Users/user/Desktop/architecture/instrmem.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1639765877493 "|tb|controlUnit:cu|instrmem:instructionMemory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 instrmem.v(8) " "Verilog HDL assignment warning at instrmem.v(8): truncated value with size 256 to match size of target (32)" {  } { { "instrmem.v" "" { Text "C:/Users/user/Desktop/architecture/instrmem.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877494 "|tb|controlUnit:cu|instrmem:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile controlUnit:cu\|regfile:registerFile " "Elaborating entity \"regfile\" for hierarchy \"controlUnit:cu\|regfile:registerFile\"" {  } { { "controlUnit.v" "registerFile" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem controlUnit:cu\|datamem:dataMemory " "Elaborating entity \"datamem\" for hierarchy \"controlUnit:cu\|datamem:dataMemory\"" {  } { { "controlUnit.v" "dataMemory" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 datamem.v(11) " "Verilog HDL assignment warning at datamem.v(11): truncated value with size 256 to match size of target (32)" {  } { { "datamem.v" "" { Text "C:/Users/user/Desktop/architecture/datamem.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877536 "|tb|controlUnit:cu|datamem:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenator controlUnit:cu\|concatenator:zeroConcatenator " "Elaborating entity \"concatenator\" for hierarchy \"controlUnit:cu\|concatenator:zeroConcatenator\"" {  } { { "controlUnit.v" "zeroConcatenator" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 concatenator.v(17) " "Verilog HDL assignment warning at concatenator.v(17): truncated value with size 32 to match size of target (24)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 concatenator.v(23) " "Verilog HDL assignment warning at concatenator.v(23): truncated value with size 32 to match size of target (20)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 concatenator.v(29) " "Verilog HDL assignment warning at concatenator.v(29): truncated value with size 32 to match size of target (8)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "concatenator.v(12) " "Verilog HDL Case Statement warning at concatenator.v(12): incomplete case statement has no default case item" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result concatenator.v(12) " "Verilog HDL Always Construct warning at concatenator.v(12): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] concatenator.v(12) " "Inferred latch for \"result\[0\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] concatenator.v(12) " "Inferred latch for \"result\[1\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] concatenator.v(12) " "Inferred latch for \"result\[2\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877546 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] concatenator.v(12) " "Inferred latch for \"result\[3\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] concatenator.v(12) " "Inferred latch for \"result\[4\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] concatenator.v(12) " "Inferred latch for \"result\[5\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] concatenator.v(12) " "Inferred latch for \"result\[6\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] concatenator.v(12) " "Inferred latch for \"result\[7\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] concatenator.v(12) " "Inferred latch for \"result\[8\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] concatenator.v(12) " "Inferred latch for \"result\[9\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] concatenator.v(12) " "Inferred latch for \"result\[10\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] concatenator.v(12) " "Inferred latch for \"result\[11\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877547 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] concatenator.v(12) " "Inferred latch for \"result\[12\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] concatenator.v(12) " "Inferred latch for \"result\[13\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] concatenator.v(12) " "Inferred latch for \"result\[14\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] concatenator.v(12) " "Inferred latch for \"result\[15\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] concatenator.v(12) " "Inferred latch for \"result\[16\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] concatenator.v(12) " "Inferred latch for \"result\[17\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] concatenator.v(12) " "Inferred latch for \"result\[18\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] concatenator.v(12) " "Inferred latch for \"result\[19\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] concatenator.v(12) " "Inferred latch for \"result\[20\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] concatenator.v(12) " "Inferred latch for \"result\[21\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] concatenator.v(12) " "Inferred latch for \"result\[22\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] concatenator.v(12) " "Inferred latch for \"result\[23\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877548 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] concatenator.v(12) " "Inferred latch for \"result\[24\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] concatenator.v(12) " "Inferred latch for \"result\[25\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] concatenator.v(12) " "Inferred latch for \"result\[26\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] concatenator.v(12) " "Inferred latch for \"result\[27\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] concatenator.v(12) " "Inferred latch for \"result\[28\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] concatenator.v(12) " "Inferred latch for \"result\[29\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] concatenator.v(12) " "Inferred latch for \"result\[30\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] concatenator.v(12) " "Inferred latch for \"result\[31\]\" at concatenator.v(12)" {  } { { "concatenator.v" "" { Text "C:/Users/user/Desktop/architecture/concatenator.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877549 "|tb|controlUnit:cu|concatenator:zeroConcatenator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder controlUnit:cu\|decoder:instructionDecoter " "Elaborating entity \"decoder\" for hierarchy \"controlUnit:cu\|decoder:instructionDecoter\"" {  } { { "controlUnit.v" "instructionDecoter" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu controlUnit:cu\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"controlUnit:cu\|alu:alu\"" {  } { { "controlUnit.v" "alu" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 32 to match size of target (4)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877560 "|tb|controlUnit:cu|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 33 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 64 to match size of target (33)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877560 "|tb|controlUnit:cu|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(78) " "Verilog HDL assignment warning at alu.v(78): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877560 "|tb|controlUnit:cu|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NZCV alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"NZCV\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1639765877560 "|tb|controlUnit:cu|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(34) " "Inferred latch for \"result\[0\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(34) " "Inferred latch for \"result\[1\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(34) " "Inferred latch for \"result\[2\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(34) " "Inferred latch for \"result\[3\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(34) " "Inferred latch for \"result\[4\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(34) " "Inferred latch for \"result\[5\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(34) " "Inferred latch for \"result\[6\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(34) " "Inferred latch for \"result\[7\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(34) " "Inferred latch for \"result\[8\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(34) " "Inferred latch for \"result\[9\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877561 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(34) " "Inferred latch for \"result\[10\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(34) " "Inferred latch for \"result\[11\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(34) " "Inferred latch for \"result\[12\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(34) " "Inferred latch for \"result\[13\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(34) " "Inferred latch for \"result\[14\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(34) " "Inferred latch for \"result\[15\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(34) " "Inferred latch for \"result\[16\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(34) " "Inferred latch for \"result\[17\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(34) " "Inferred latch for \"result\[18\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(34) " "Inferred latch for \"result\[19\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(34) " "Inferred latch for \"result\[20\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877562 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(34) " "Inferred latch for \"result\[21\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(34) " "Inferred latch for \"result\[22\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(34) " "Inferred latch for \"result\[23\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(34) " "Inferred latch for \"result\[24\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(34) " "Inferred latch for \"result\[25\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(34) " "Inferred latch for \"result\[26\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(34) " "Inferred latch for \"result\[27\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(34) " "Inferred latch for \"result\[28\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(34) " "Inferred latch for \"result\[29\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(34) " "Inferred latch for \"result\[30\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(34) " "Inferred latch for \"result\[31\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] alu.v(34) " "Inferred latch for \"result\[32\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[0\] alu.v(34) " "Inferred latch for \"NZCV\[0\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877563 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[1\] alu.v(34) " "Inferred latch for \"NZCV\[1\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877564 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[2\] alu.v(34) " "Inferred latch for \"NZCV\[2\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877564 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[3\] alu.v(34) " "Inferred latch for \"NZCV\[3\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/architecture/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639765877564 "|tb|controlUnit:cu|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter controlUnit:cu\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"controlUnit:cu\|shifter:shifter\"" {  } { { "controlUnit.v" "shifter" { Text "C:/Users/user/Desktop/architecture/controlUnit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639765877566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(19) " "Verilog HDL assignment warning at shifter.v(19): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "C:/Users/user/Desktop/architecture/shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877568 "|tb|controlUnit:cu|shifter:shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(29) " "Verilog HDL assignment warning at shifter.v(29): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "C:/Users/user/Desktop/architecture/shifter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877569 "|tb|controlUnit:cu|shifter:shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(39) " "Verilog HDL assignment warning at shifter.v(39): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "C:/Users/user/Desktop/architecture/shifter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639765877569 "|tb|controlUnit:cu|shifter:shifter"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1639765878082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639765878143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 22:31:18 2021 " "Processing ended: Fri Dec 17 22:31:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639765878143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639765878143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639765878143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1639765878143 ""}
