#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f880f4068e0 .scope module, "tb_bits_counter" "tb_bits_counter" 2 2;
 .timescale -9 -9;
v0x7f880f417180_0 .var "cp", 0 0;
v0x7f880f417230_0 .net "out0", 0 0, L_0x7f880f4174f0;  1 drivers
v0x7f880f4172c0_0 .net "out1", 0 0, L_0x7f880f4175d0;  1 drivers
v0x7f880f417370_0 .net "out2", 0 0, L_0x7f880f4176f0;  1 drivers
v0x7f880f417420_0 .var "rst", 0 0;
S_0x7f880f406a50 .scope module, "U1" "bits_counter" 2 94, 3 1 0, S_0x7f880f4068e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 3 "count";
    .port_info 3 /OUTPUT 1 "out0";
    .port_info 4 /OUTPUT 1 "out1";
    .port_info 5 /OUTPUT 1 "out2";
v0x7f880f406ce0_0 .net "clk", 0 0, v0x7f880f417180_0;  1 drivers
v0x7f880f416d90_0 .var "count", 2 0;
v0x7f880f416e30_0 .net "out0", 0 0, L_0x7f880f4174f0;  alias, 1 drivers
v0x7f880f416ee0_0 .net "out1", 0 0, L_0x7f880f4175d0;  alias, 1 drivers
v0x7f880f416f70_0 .net "out2", 0 0, L_0x7f880f4176f0;  alias, 1 drivers
v0x7f880f417050_0 .net "rst", 0 0, v0x7f880f417420_0;  1 drivers
E_0x7f880f406ca0 .event posedge, v0x7f880f406ce0_0;
L_0x7f880f4174f0 .part v0x7f880f416d90_0, 0, 1;
L_0x7f880f4175d0 .part v0x7f880f416d90_0, 1, 1;
L_0x7f880f4176f0 .part v0x7f880f416d90_0, 2, 1;
    .scope S_0x7f880f406a50;
T_0 ;
    %wait E_0x7f880f406ca0;
    %load/vec4 v0x7f880f417050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f880f416d90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f880f416d90_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f880f416d90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f880f416d90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7f880f416d90_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f880f4068e0;
T_1 ;
    %vpi_call 2 7 "$display", "start a clock pulse" {0 0 0};
    %vpi_call 2 8 "$dumpfile", "tb_bits_counter" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f880f4068e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880f417180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880f417420_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 91 "$stop" {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./src/tb_bits_counter.v";
    "./src/bits_counter.v";
