###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:40 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin I0/LD/CTRL/\curr_state_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.936
+ Removal                       0.465
+ Phase Shift                   0.000
= Required Time                 1.401
  Arrival Time                  1.385
  Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    1.115 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.386 | 
     | I0/LD/CTRL/\curr_state_reg[2] | R ^            | DFFSR  | 0.655 | 0.015 |   1.385 |    1.401 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.085 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.226 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.555 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.331 |   0.901 |    0.886 | 
     | I0/LD/CTRL/\curr_state_reg[2] | CLK ^          | DFFSR  | 0.352 | 0.035 |   0.936 |    0.920 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
+ Removal                       0.471
+ Phase Shift                   0.000
= Required Time                 1.383
  Arrival Time                  1.396
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    1.088 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.359 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 0.691 | 0.025 |   1.396 |    1.383 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.112 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.254 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.582 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.897 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.346 | 0.029 |   0.913 |    0.925 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 1.410
  Arrival Time                  1.452
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | n_rst ^        |        | 0.161 |       |   1.100 |    1.058 | 
     | U8                          | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.329 | 
     | I0/LD/OCTRL/d_minus_reg_reg | R ^            | DFFSR  | 0.863 | 0.081 |   1.452 |    1.410 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.142 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.283 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.612 | 
     | nclk__L2_I1                 | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.926 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.345 | 0.028 |   0.912 |    0.954 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.417
  Arrival Time                  1.489
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    1.028 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.299 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.901 | 0.118 |   1.489 |    1.417 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.172 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.313 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.642 | 
     | nclk__L2_I1                                     | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.956 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.345 | 0.028 |   0.912 |    0.984 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.507
+ Phase Shift                   0.000
= Required Time                 1.418
  Arrival Time                  1.497
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    1.021 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.912 | 0.126 |   1.497 |    1.418 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.179 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.320 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.649 | 
     | nclk__L2_I1                                     | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.963 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.345 | 0.027 |   0.911 |    0.990 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.519
+ Phase Shift                   0.000
= Required Time                 1.424
  Arrival Time                  1.546
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.978 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.971 | 0.175 |   1.546 |    1.424 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.222 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.363 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.692 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.006 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.027 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.574
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.954 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | R ^            | DFFSR  | 0.989 | 0.203 |   1.574 |    1.428 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.246 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.387 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.716 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.051 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.576
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.953 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.224 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.989 | 0.205 |   1.576 |    1.428 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.247 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.389 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.717 | 
     | nclk__L2_I1                                     | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.032 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.053 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.576
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.952 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.223 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.989 | 0.205 |   1.576 |    1.428 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.248 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.389 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.718 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.032 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.053 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.578
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.950 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | R ^            | DFFSR  | 0.990 | 0.207 |   1.578 |    1.428 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.250 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.391 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.720 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.054 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.578
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.950 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | R ^            | DFFSR  | 0.990 | 0.207 |   1.578 |    1.428 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.250 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.392 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.720 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.055 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 1.429
  Arrival Time                  1.591
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.938 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | R ^            | DFFSR  | 0.996 | 0.220 |   1.591 |    1.429 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.262 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.404 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.732 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.046 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.020 |   0.904 |    1.067 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.591
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.937 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.208 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | R ^            | DFFSR  | 0.996 | 0.220 |   1.591 |    1.428 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.263 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.405 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.733 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.047 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.904 |    1.067 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 1.431
  Arrival Time                  1.601
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.930 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.996 | 0.230 |   1.601 |    1.431 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.270 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.411 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.740 | 
     | nclk__L2_I3                                     | A v -> Y ^     | INVX8  | 0.323 | 0.305 |   0.875 |    1.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.341 | 0.032 |   0.907 |    1.076 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 1.431
  Arrival Time                  1.601
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.930 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.996 | 0.230 |   1.601 |    1.431 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.270 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.411 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.740 | 
     | nclk__L2_I3                                     | A v -> Y ^     | INVX8  | 0.323 | 0.305 |   0.875 |    1.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.341 | 0.032 |   0.907 |    1.076 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.526
+ Phase Shift                   0.000
= Required Time                 1.429
  Arrival Time                  1.601
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.928 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | R ^            | DFFSR  | 1.004 | 0.230 |   1.601 |    1.429 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.272 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.414 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.743 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.903 |    1.075 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.419
  Arrival Time                  1.594
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.924 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.195 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | R ^            | DFFSR  | 0.996 | 0.224 |   1.594 |    1.419 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.276 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.417 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.746 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.055 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.017 |   0.896 |    1.072 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.418
  Arrival Time                  1.597
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.922 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.192 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | R ^            | DFFSR  | 0.996 | 0.226 |   1.597 |    1.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.278 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.420 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.748 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.017 |   0.896 |    1.074 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.419
  Arrival Time                  1.599
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.919 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.996 | 0.229 |   1.599 |    1.419 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.281 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.422 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.751 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.326 | 0.017 |   0.896 |    1.077 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.419
  Arrival Time                  1.600
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.919 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.996 | 0.229 |   1.600 |    1.419 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.281 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.423 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.751 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.326 | 0.017 |   0.896 |    1.077 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.418
  Arrival Time                  1.600
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.918 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.996 | 0.229 |   1.600 |    1.418 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.282 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.423 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.752 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.016 |   0.896 |    1.078 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 1.418
  Arrival Time                  1.600
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.917 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.996 | 0.229 |   1.600 |    1.418 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.283 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.424 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.753 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.016 |   0.895 |    1.077 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.432
  Arrival Time                  1.637
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.895 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.166 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | R ^            | DFFSR  | 1.022 | 0.266 |   1.637 |    1.432 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.305 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.446 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.775 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.089 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.343 | 0.018 |   0.902 |    1.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 1.432
  Arrival Time                  1.647
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.885 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 1.026 | 0.276 |   1.647 |    1.432 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.315 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.456 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.785 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.099 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.343 | 0.017 |   0.901 |    1.116 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 1.432
  Arrival Time                  1.663
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.869 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | R ^            | DFFSR  | 1.030 | 0.292 |   1.663 |    1.432 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.331 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.472 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.801 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.342 | 0.016 |   0.900 |    1.131 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.433
  Arrival Time                  1.682
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.851 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.122 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | R ^            | DFFSR  | 1.032 | 0.311 |   1.682 |    1.433 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.349 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.491 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.819 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.134 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.343 | 0.017 |   0.901 |    1.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.423
  Arrival Time                  1.684
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.839 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 1.031 | 0.313 |   1.684 |    1.423 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.361 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.502 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.831 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.154 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.423
  Arrival Time                  1.684
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.109 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 1.031 | 0.314 |   1.684 |    1.423 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.503 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.832 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.141 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.155 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.435
  Arrival Time                  1.696
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                        | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | R ^            | DFFSR  | 1.032 | 0.326 |   1.696 |    1.435 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.503 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.832 | 
     | nclk__L2_I1                               | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.903 |    1.164 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.423
  Arrival Time                  1.685
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | R ^            | DFFSR  | 1.031 | 0.314 |   1.685 |    1.423 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.503 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.832 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.155 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.423
  Arrival Time                  1.686
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.837 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | R ^            | DFFSR  | 1.031 | 0.315 |   1.686 |    1.423 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.363 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.504 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.833 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.156 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.440
  Arrival Time                  1.704
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.836 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.107 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | R ^            | DFFSR  | 1.031 | 0.333 |   1.704 |    1.440 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.364 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.506 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.834 | 
     | nclk__L2_I1                                     | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.149 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.345 | 0.024 |   0.908 |    1.172 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.426
  Arrival Time                  1.691
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.106 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | R ^            | DFFSR  | 1.029 | 0.320 |   1.691 |    1.426 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.506 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.835 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.144 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.327 | 0.018 |   0.897 |    1.161 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.425
  Arrival Time                  1.690
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | R ^            | DFFSR  | 1.030 | 0.319 |   1.690 |    1.425 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.506 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.835 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.016 |   0.895 |    1.160 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.421
  Arrival Time                  1.686
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.106 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | R ^            | DFFSR  | 1.031 | 0.315 |   1.686 |    1.421 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.507 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.835 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.144 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | CLK ^          | DFFSR  | 0.324 | 0.012 |   0.891 |    1.156 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.438
  Arrival Time                  1.704
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.106 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 1.031 | 0.333 |   1.704 |    1.438 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.507 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.835 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.149 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.345 | 0.022 |   0.907 |    1.172 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.425
  Arrival Time                  1.691
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.105 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | R ^            | DFFSR  | 1.030 | 0.320 |   1.691 |    1.425 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.507 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.836 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.145 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.326 | 0.016 |   0.895 |    1.161 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.437
  Arrival Time                  1.703
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.105 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | R ^            | DFFSR  | 1.031 | 0.332 |   1.703 |    1.437 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.507 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.836 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.150 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.171 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 1.424
  Arrival Time                  1.690
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.105 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | R ^            | DFFSR  | 1.030 | 0.319 |   1.690 |    1.424 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.508 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.836 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.145 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.326 | 0.015 |   0.894 |    1.160 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.435
  Arrival Time                  1.703
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.833 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.104 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | R ^            | DFFSR  | 1.031 | 0.332 |   1.703 |    1.435 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.367 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.509 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.837 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.152 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.903 |    1.171 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.417
  Arrival Time                  1.689
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.827 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 1.030 | 0.319 |   1.689 |    1.417 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.373 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.514 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.843 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.322 | 0.008 |   0.887 |    1.160 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.420
  Arrival Time                  1.694
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.826 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.097 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | R ^            | DFFSR  | 1.028 | 0.324 |   1.694 |    1.420 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.374 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.516 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.844 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.153 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.324 | 0.012 |   0.891 |    1.165 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.422
  Arrival Time                  1.697
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.826 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.097 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | R ^            | DFFSR  | 1.028 | 0.326 |   1.697 |    1.422 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.374 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.516 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.844 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.153 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.167 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.915
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.447
  Arrival Time                  1.723
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.825 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.096 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | R ^            | DFFSR  | 1.031 | 0.352 |   1.723 |    1.447 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.375 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.517 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.845 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.331 |   0.901 |    1.176 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.349 | 0.014 |   0.915 |    1.190 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.421
  Arrival Time                  1.697
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.825 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | R ^            | DFFSR  | 1.028 | 0.326 |   1.697 |    1.421 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.375 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.517 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.845 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.325 | 0.013 |   0.892 |    1.168 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.416
  Arrival Time                  1.692
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.823 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | R ^            | DFFSR  | 1.029 | 0.321 |   1.692 |    1.416 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.377 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.518 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.847 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | CLK ^          | DFFSR  | 0.321 | 0.007 |   0.887 |    1.163 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.415
  Arrival Time                  1.695
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.091 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | R ^            | DFFSR  | 1.028 | 0.324 |   1.695 |    1.415 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.521 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.850 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.159 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | CLK ^          | DFFSR  | 0.321 | 0.007 |   0.887 |    1.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.436
  Arrival Time                  1.716
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.091 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | R ^            | DFFSR  | 1.031 | 0.345 |   1.716 |    1.436 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.521 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.850 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.164 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.344 | 0.020 |   0.904 |    1.184 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.532
+ Phase Shift                   0.000
= Required Time                 1.436
  Arrival Time                  1.716
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.091 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | R ^            | DFFSR  | 1.031 | 0.345 |   1.716 |    1.436 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.521 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.850 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.164 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.344 | 0.020 |   0.904 |    1.184 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.416
  Arrival Time                  1.697
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.819 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.596 | 0.271 |   1.371 |    1.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | R ^            | DFFSR  | 1.028 | 0.326 |   1.697 |    1.416 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.381 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.522 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.851 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | CLK ^          | DFFSR  | 0.321 | 0.008 |   0.887 |    1.168 | 
     +--------------------------------------------------------------------------------------------------------+ 

