INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab5/mini_lab5.srcs/sources_1/imports/new/mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab5/mini_lab5.srcs/sources_1/new/mux_4to1v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4to1v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab5/mini_lab5.srcs/sources_1/new/or_fromMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_fromMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab5/mini_lab5.srcs/sim_1/new/or_fromMUX_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_fromMUX_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab5/mini_lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
