<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVMCCodeEmitter.cpp source code [llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>RISCV</a>/<a href='./'>MCTargetDesc</a>/<a href='RISCVMCCodeEmitter.cpp.html'>RISCVMCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RISCVMCCodeEmitter.cpp - Convert RISCV code to machine code -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the RISCVMCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="RISCVBaseInfo.h.html">"MCTargetDesc/RISCVBaseInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="RISCVFixupKinds.h.html">"MCTargetDesc/RISCVFixupKinds.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="RISCVMCExpr.h.html">"MCTargetDesc/RISCVMCExpr.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="RISCVMCTargetDesc.h.html">"MCTargetDesc/RISCVMCTargetDesc.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstBuilder.h.html">"llvm/MC/MCInstBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/Support/EndianStream.h.html">"llvm/Support/EndianStream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mccodeemitter"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic MCNumEmitted = {&quot;mccodeemitter&quot;, &quot;MCNumEmitted&quot;, &quot;Number of MC instructions emitted&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumEmitted" title='MCNumEmitted' data-ref="MCNumEmitted" data-ref-filename="MCNumEmitted">MCNumEmitted</dfn>, <q>"Number of MC instructions emitted"</q>);</td></tr>
<tr><th id="36">36</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic MCNumFixups = {&quot;mccodeemitter&quot;, &quot;MCNumFixups&quot;, &quot;Number of MC fixups created&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumFixups" title='MCNumFixups' data-ref="MCNumFixups" data-ref-filename="MCNumFixups">MCNumFixups</dfn>, <q>"Number of MC fixups created"</q>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> {</td></tr>
<tr><th id="39">39</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" data-ref-filename="llvm..MCCodeEmitter">MCCodeEmitter</a> {</td></tr>
<tr><th id="40">40</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERKS0_" title='(anonymous namespace)::RISCVMCCodeEmitter::RISCVMCCodeEmitter' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::RISCVMCCodeEmitter(const (anonymous namespace)::RISCVMCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERKS0_">RISCVMCCodeEmitter</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118RISCVMCCodeEmitteraSERKS0_" title='(anonymous namespace)::RISCVMCCodeEmitter::operator=' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::operator=(const (anonymous namespace)::RISCVMCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_118RISCVMCCodeEmitteraSERKS0_" data-ref-filename="_ZN12_GLOBAL__N_118RISCVMCCodeEmitteraSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" title='(anonymous namespace)::RISCVMCCodeEmitter::Ctx' data-type='llvm::MCContext &amp;' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..Ctx">Ctx</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> <em>const</em> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::RISCVMCCodeEmitter::MCII" title='(anonymous namespace)::RISCVMCCodeEmitter::MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::MCII" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..MCII">MCII</dfn>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>public</b>:</td></tr>
<tr><th id="46">46</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERN4llvm9MCContextERKNS1_11MCInstrInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::RISCVMCCodeEmitter' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::RISCVMCCodeEmitter(llvm::MCContext &amp; ctx, const llvm::MCInstrInfo &amp; MCII)' data-ref="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERN4llvm9MCContextERKNS1_11MCInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERN4llvm9MCContextERKNS1_11MCInstrInfoE">RISCVMCCodeEmitter</dfn>(<a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col1 decl" id="1ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="1ctx" data-ref-filename="1ctx">ctx</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> <em>const</em> &amp;<dfn class="local col2 decl" id="2MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="2MCII" data-ref-filename="2MCII">MCII</dfn>)</td></tr>
<tr><th id="47">47</th><td>      : <a class="tu member field" href="#(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" title='(anonymous namespace)::RISCVMCCodeEmitter::Ctx' data-use='w' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..Ctx">Ctx</a>(<a class="local col1 ref" href="#1ctx" title='ctx' data-ref="1ctx" data-ref-filename="1ctx">ctx</a>), <a class="tu member field" href="#(anonymousnamespace)::RISCVMCCodeEmitter::MCII" title='(anonymous namespace)::RISCVMCCodeEmitter::MCII' data-use='w' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::MCII" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..MCII">MCII</a>(<a class="local col2 ref" href="#2MCII" title='MCII' data-ref="2MCII" data-ref-filename="2MCII">MCII</a>) {}</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterD1Ev" title='(anonymous namespace)::RISCVMCCodeEmitter::~RISCVMCCodeEmitter' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::~RISCVMCCodeEmitter()' data-ref="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterD1Ev" data-ref-filename="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterD1Ev">~RISCVMCCodeEmitter</dfn>() override {}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="4OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="4OS" data-ref-filename="4OS">OS</dfn>,</td></tr>
<tr><th id="52">52</th><td>                         <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="5Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="5Fixups" data-ref-filename="5Fixups">Fixups</dfn>,</td></tr>
<tr><th id="53">53</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="6STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="6STI" data-ref-filename="6STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::expandFunctionCall' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::expandFunctionCall(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">expandFunctionCall</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="7MI" data-ref-filename="7MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="8OS" data-ref-filename="8OS">OS</dfn>,</td></tr>
<tr><th id="56">56</th><td>                          <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="9Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="9Fixups" data-ref-filename="9Fixups">Fixups</dfn>,</td></tr>
<tr><th id="57">57</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="10STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="10STI" data-ref-filename="10STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::expandAddTPRel' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::expandAddTPRel(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">expandAddTPRel</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="12OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="12OS" data-ref-filename="12OS">OS</dfn>,</td></tr>
<tr><th id="60">60</th><td>                      <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="13Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="13Fixups" data-ref-filename="13Fixups">Fixups</dfn>,</td></tr>
<tr><th id="61">61</th><td>                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="14STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="14STI" data-ref-filename="14STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// TableGen'erated function for getting the binary encoding for an</i></td></tr>
<tr><th id="64">64</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// instruction.</i></td></tr>
<tr><th id="65">65</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="tu decl fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr' data-type='uint64_t (anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr(const llvm::MCInst &amp; MI, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="15MI" data-ref-filename="15MI">MI</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="16Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="16Fixups" data-ref-filename="16Fixups">Fixups</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="17STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="17STI" data-ref-filename="17STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// Return binary encoding of operand. If the machine operand requires</i></td></tr>
<tr><th id="70">70</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="71">71</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getMachineOpValue' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="18MI" data-ref-filename="18MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="19MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="19MO" data-ref-filename="19MO">MO</dfn>,</td></tr>
<tr><th id="72">72</th><td>                             <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="20Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="20Fixups" data-ref-filename="20Fixups">Fixups</dfn>,</td></tr>
<tr><th id="73">73</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="21STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="21STI" data-ref-filename="21STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getImmOpValueAsr1ERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getImmOpValueAsr1' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getImmOpValueAsr1(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getImmOpValueAsr1ERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getImmOpValueAsr1ERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getImmOpValueAsr1</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23OpNo" title='OpNo' data-type='unsigned int' data-ref="23OpNo" data-ref-filename="23OpNo">OpNo</dfn>,</td></tr>
<tr><th id="76">76</th><td>                             <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="24Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="24Fixups" data-ref-filename="24Fixups">Fixups</dfn>,</td></tr>
<tr><th id="77">77</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="25STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="25STI" data-ref-filename="25STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getImmOpValue' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getImmOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="26MI" data-ref-filename="26MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27OpNo" title='OpNo' data-type='unsigned int' data-ref="27OpNo" data-ref-filename="27OpNo">OpNo</dfn>,</td></tr>
<tr><th id="80">80</th><td>                         <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="28Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="28Fixups" data-ref-filename="28Fixups">Fixups</dfn>,</td></tr>
<tr><th id="81">81</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="29STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="29STI" data-ref-filename="29STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter11getVMaskRegERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getVMaskReg' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getVMaskReg(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter11getVMaskRegERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter11getVMaskRegERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVMaskReg</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="30MI" data-ref-filename="30MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31OpNo" title='OpNo' data-type='unsigned int' data-ref="31OpNo" data-ref-filename="31OpNo">OpNo</dfn>,</td></tr>
<tr><th id="84">84</th><td>                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="32Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="32Fixups" data-ref-filename="32Fixups">Fixups</dfn>,</td></tr>
<tr><th id="85">85</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="33STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="33STI" data-ref-filename="33STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><b>private</b>:</td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="tu decl fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::RISCVMCCodeEmitter::computeAvailableFeatures' data-type='llvm::FeatureBitset (anonymous namespace)::RISCVMCCodeEmitter::computeAvailableFeatures(const llvm::FeatureBitset &amp; FB) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE">computeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col4 decl" id="34FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="34FB" data-ref-filename="34FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td>  <em>void</em></td></tr>
<tr><th id="90">90</th><td>  <a class="tu decl fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE" title='(anonymous namespace)::RISCVMCCodeEmitter::verifyInstructionPredicates' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::verifyInstructionPredicates(const llvm::MCInst &amp; MI, const llvm::FeatureBitset &amp; AvailableFeatures) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE">verifyInstructionPredicates</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>,</td></tr>
<tr><th id="91">91</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col6 decl" id="36AvailableFeatures" title='AvailableFeatures' data-type='const llvm::FeatureBitset &amp;' data-ref="36AvailableFeatures" data-ref-filename="36AvailableFeatures">AvailableFeatures</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td>};</td></tr>
<tr><th id="93">93</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" data-ref-filename="llvm..MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm24createRISCVMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createRISCVMCCodeEmitter' data-ref="_ZN4llvm24createRISCVMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm24createRISCVMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createRISCVMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col7 decl" id="37MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="37MCII" data-ref-filename="37MCII">MCII</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col8 decl" id="38MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="38MRI" data-ref-filename="38MRI">MRI</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                              <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="39Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="39Ctx" data-ref-filename="39Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="98">98</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERN4llvm9MCContextERKNS1_11MCInstrInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::RISCVMCCodeEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERN4llvm9MCContextERKNS1_11MCInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_118RISCVMCCodeEmitterC1ERN4llvm9MCContextERKNS1_11MCInstrInfoE">(</a><a class="local col9 ref" href="#39Ctx" title='Ctx' data-ref="39Ctx" data-ref-filename="39Ctx">Ctx</a>, <a class="local col7 ref" href="#37MCII" title='MCII' data-ref="37MCII" data-ref-filename="37MCII">MCII</a>);</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// Expand PseudoCALL(Reg), PseudoTAIL and PseudoJump to AUIPC and JALR with</i></td></tr>
<tr><th id="102">102</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// relocation types. We expand those pseudo-instructions while encoding them,</i></td></tr>
<tr><th id="103">103</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// meaning AUIPC and JALR won't go through RISCV MC to MC compressed</i></td></tr>
<tr><th id="104">104</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// instruction transformation. This is acceptable because AUIPC has no 16-bit</i></td></tr>
<tr><th id="105">105</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// form and C_JALR has no immediate operand field.  We let linker relaxation</i></td></tr>
<tr><th id="106">106</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// deal with it. When linker relaxation is enabled, AUIPC and JALR have a</i></td></tr>
<tr><th id="107">107</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// chance to relax to JAL.</i></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// If the C extension is enabled, JAL has a chance relax to C_JAL.</i></td></tr>
<tr><th id="109">109</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::expandFunctionCall' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::expandFunctionCall(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">expandFunctionCall</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="41OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="41OS" data-ref-filename="41OS">OS</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="42Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="42Fixups" data-ref-filename="42Fixups">Fixups</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="43STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="43STI" data-ref-filename="43STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col4 decl" id="44TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="44TmpInst" data-ref-filename="44TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col5 decl" id="45Func" title='Func' data-type='llvm::MCOperand' data-ref="45Func" data-ref-filename="45Func">Func</dfn>;</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><dfn class="local col6 decl" id="46Ra" title='Ra' data-type='llvm::MCRegister' data-ref="46Ra" data-ref-filename="46Ra">Ra</dfn>;</td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoTAIL" title='llvm::RISCV::PseudoTAIL' data-ref="llvm::RISCV::PseudoTAIL" data-ref-filename="llvm..RISCV..PseudoTAIL">PseudoTAIL</a>) {</td></tr>
<tr><th id="116">116</th><td>    <a class="local col5 ref" href="#45Func" title='Func' data-ref="45Func" data-ref-filename="45Func">Func</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSERKS0_" data-ref-filename="_ZN4llvm9MCOperandaSERKS0_">=</a> <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="117">117</th><td>    <a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a> <a class="ref fn" href="../../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X6" title='llvm::RISCV::X6' data-ref="llvm::RISCV::X6" data-ref-filename="llvm..RISCV..X6">X6</a>;</td></tr>
<tr><th id="118">118</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCALLReg" title='llvm::RISCV::PseudoCALLReg' data-ref="llvm::RISCV::PseudoCALLReg" data-ref-filename="llvm..RISCV..PseudoCALLReg">PseudoCALLReg</a>) {</td></tr>
<tr><th id="119">119</th><td>    <a class="local col5 ref" href="#45Func" title='Func' data-ref="45Func" data-ref-filename="45Func">Func</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSERKS0_" data-ref-filename="_ZN4llvm9MCOperandaSERKS0_">=</a> <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="120">120</th><td>    <a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a> <a class="ref fn" href="../../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="121">121</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCALL" title='llvm::RISCV::PseudoCALL' data-ref="llvm::RISCV::PseudoCALL" data-ref-filename="llvm..RISCV..PseudoCALL">PseudoCALL</a>) {</td></tr>
<tr><th id="122">122</th><td>    <a class="local col5 ref" href="#45Func" title='Func' data-ref="45Func" data-ref-filename="45Func">Func</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSERKS0_" data-ref-filename="_ZN4llvm9MCOperandaSERKS0_">=</a> <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="123">123</th><td>    <a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a> <a class="ref fn" href="../../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X1" title='llvm::RISCV::X1' data-ref="llvm::RISCV::X1" data-ref-filename="llvm..RISCV..X1">X1</a>;</td></tr>
<tr><th id="124">124</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoJump" title='llvm::RISCV::PseudoJump' data-ref="llvm::RISCV::PseudoJump" data-ref-filename="llvm..RISCV..PseudoJump">PseudoJump</a>) {</td></tr>
<tr><th id="125">125</th><td>    <a class="local col5 ref" href="#45Func" title='Func' data-ref="45Func" data-ref-filename="45Func">Func</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSERKS0_" data-ref-filename="_ZN4llvm9MCOperandaSERKS0_">=</a> <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="126">126</th><td>    <a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a> <a class="ref fn" href="../../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="47Binary" title='Binary' data-type='uint32_t' data-ref="47Binary" data-ref-filename="47Binary">Binary</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Func.isExpr() &amp;&amp; <q>"Expected expression"</q>);</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col8 decl" id="48CallExpr" title='CallExpr' data-type='const llvm::MCExpr *' data-ref="48CallExpr" data-ref-filename="48CallExpr">CallExpr</dfn> = <a class="local col5 ref" href="#45Func" title='Func' data-ref="45Func" data-ref-filename="45Func">Func</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i>// Emit AUIPC Ra, Func with R_RISCV_CALL relocation type.</i></td></tr>
<tr><th id="135">135</th><td>  <a class="local col4 ref" href="#44TmpInst" title='TmpInst' data-ref="44TmpInst" data-ref-filename="44TmpInst">TmpInst</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSERKS0_" data-ref-filename="_ZN4llvm6MCInstaSERKS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::AUIPC" title='llvm::RISCV::AUIPC' data-ref="llvm::RISCV::AUIPC" data-ref-filename="llvm..RISCV..AUIPC">AUIPC</a>)</td></tr>
<tr><th id="136">136</th><td>                .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a>)</td></tr>
<tr><th id="137">137</th><td>                .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" title='llvm::MCInstBuilder::addOperand' data-ref="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" data-ref-filename="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col8 ref" href="#48CallExpr" title='CallExpr' data-ref="48CallExpr" data-ref-filename="48CallExpr">CallExpr</a>));</td></tr>
<tr><th id="138">138</th><td>  <a class="local col7 ref" href="#47Binary" title='Binary' data-ref="47Binary" data-ref-filename="47Binary">Binary</a> = <a class="tu member fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col4 ref" href="#44TmpInst" title='TmpInst' data-ref="44TmpInst" data-ref-filename="44TmpInst">TmpInst</a>, <span class='refarg'><a class="local col2 ref" href="#42Fixups" title='Fixups' data-ref="42Fixups" data-ref-filename="42Fixups">Fixups</a></span>, <a class="local col3 ref" href="#43STI" title='STI' data-ref="43STI" data-ref-filename="43STI">STI</a>);</td></tr>
<tr><th id="139">139</th><td>  <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>(<span class='refarg'><a class="local col1 ref" href="#41OS" title='OS' data-ref="41OS" data-ref-filename="41OS">OS</a></span>, <a class="local col7 ref" href="#47Binary" title='Binary' data-ref="47Binary" data-ref-filename="47Binary">Binary</a>, <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::little" title='llvm::support::little' data-ref="llvm::support::little" data-ref-filename="llvm..support..little">little</a>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoTAIL" title='llvm::RISCV::PseudoTAIL' data-ref="llvm::RISCV::PseudoTAIL" data-ref-filename="llvm..RISCV..PseudoTAIL">PseudoTAIL</a> ||</td></tr>
<tr><th id="142">142</th><td>      <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoJump" title='llvm::RISCV::PseudoJump' data-ref="llvm::RISCV::PseudoJump" data-ref-filename="llvm..RISCV..PseudoJump">PseudoJump</a>)</td></tr>
<tr><th id="143">143</th><td>    <i>// Emit JALR X0, Ra, 0</i></td></tr>
<tr><th id="144">144</th><td>    <a class="local col4 ref" href="#44TmpInst" title='TmpInst' data-ref="44TmpInst" data-ref-filename="44TmpInst">TmpInst</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSERKS0_" data-ref-filename="_ZN4llvm6MCInstaSERKS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::JALR" title='llvm::RISCV::JALR' data-ref="llvm::RISCV::JALR" data-ref-filename="llvm..RISCV..JALR">JALR</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="145">145</th><td>  <b>else</b></td></tr>
<tr><th id="146">146</th><td>    <i>// Emit JALR Ra, Ra, 0</i></td></tr>
<tr><th id="147">147</th><td>    <a class="local col4 ref" href="#44TmpInst" title='TmpInst' data-ref="44TmpInst" data-ref-filename="44TmpInst">TmpInst</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSERKS0_" data-ref-filename="_ZN4llvm6MCInstaSERKS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::JALR" title='llvm::RISCV::JALR' data-ref="llvm::RISCV::JALR" data-ref-filename="llvm..RISCV..JALR">JALR</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#46Ra" title='Ra' data-ref="46Ra" data-ref-filename="46Ra">Ra</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="148">148</th><td>  <a class="local col7 ref" href="#47Binary" title='Binary' data-ref="47Binary" data-ref-filename="47Binary">Binary</a> = <a class="tu member fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col4 ref" href="#44TmpInst" title='TmpInst' data-ref="44TmpInst" data-ref-filename="44TmpInst">TmpInst</a>, <span class='refarg'><a class="local col2 ref" href="#42Fixups" title='Fixups' data-ref="42Fixups" data-ref-filename="42Fixups">Fixups</a></span>, <a class="local col3 ref" href="#43STI" title='STI' data-ref="43STI" data-ref-filename="43STI">STI</a>);</td></tr>
<tr><th id="149">149</th><td>  <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>(<span class='refarg'><a class="local col1 ref" href="#41OS" title='OS' data-ref="41OS" data-ref-filename="41OS">OS</a></span>, <a class="local col7 ref" href="#47Binary" title='Binary' data-ref="47Binary" data-ref-filename="47Binary">Binary</a>, <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::little" title='llvm::support::little' data-ref="llvm::support::little" data-ref-filename="llvm..support..little">little</a>);</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// Expand PseudoAddTPRel to a simple ADD with the correct relocation.</i></td></tr>
<tr><th id="153">153</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::expandAddTPRel' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::expandAddTPRel(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">expandAddTPRel</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="49MI" data-ref-filename="49MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="50OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="50OS" data-ref-filename="50OS">OS</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                        <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="51Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="51Fixups" data-ref-filename="51Fixups">Fixups</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="52STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="52STI" data-ref-filename="52STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="156">156</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col3 decl" id="53DestReg" title='DestReg' data-type='llvm::MCOperand' data-ref="53DestReg" data-ref-filename="53DestReg">DestReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col4 decl" id="54SrcReg" title='SrcReg' data-type='llvm::MCOperand' data-ref="54SrcReg" data-ref-filename="54SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="158">158</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col5 decl" id="55TPReg" title='TPReg' data-type='llvm::MCOperand' data-ref="55TPReg" data-ref-filename="55TPReg">TPReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="159">159</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TPReg.isReg() &amp;&amp; TPReg.getReg() == RISCV::X4 &amp;&amp;</td></tr>
<tr><th id="160">160</th><td>         <q>"Expected thread pointer as second input to TP-relative add"</q>);</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col6 decl" id="56SrcSymbol" title='SrcSymbol' data-type='llvm::MCOperand' data-ref="56SrcSymbol" data-ref-filename="56SrcSymbol">SrcSymbol</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="163">163</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcSymbol.isExpr() &amp;&amp;</td></tr>
<tr><th id="164">164</th><td>         <q>"Expected expression as third input to TP-relative add"</q>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>const</em> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a> *<dfn class="local col7 decl" id="57Expr" title='Expr' data-type='const llvm::RISCVMCExpr *' data-ref="57Expr" data-ref-filename="57Expr">Expr</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>&gt;(<a class="local col6 ref" href="#56SrcSymbol" title='SrcSymbol' data-ref="56SrcSymbol" data-ref-filename="56SrcSymbol">SrcSymbol</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>());</td></tr>
<tr><th id="167">167</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Expr &amp;&amp; Expr-&gt;getKind() == RISCVMCExpr::VK_RISCV_TPREL_ADD &amp;&amp;</td></tr>
<tr><th id="168">168</th><td>         <q>"Expected tprel_add relocation on TP-relative symbol"</q>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// Emit the correct tprel_add relocation for the symbol.</i></td></tr>
<tr><th id="171">171</th><td>  <a class="local col1 ref" href="#51Fixups" title='Fixups' data-ref="51Fixups" data-ref-filename="51Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(</td></tr>
<tr><th id="172">172</th><td>      <var>0</var>, <a class="local col7 ref" href="#57Expr" title='Expr' data-ref="57Expr" data-ref-filename="57Expr">Expr</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_tprel_add" title='llvm::RISCV::fixup_riscv_tprel_add' data-ref="llvm::RISCV::fixup_riscv_tprel_add" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_add">fixup_riscv_tprel_add</a>), <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i>// Emit fixup_riscv_relax for tprel_add where the relax feature is enabled.</i></td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (<a class="local col2 ref" href="#52STI" title='STI' data-ref="52STI" data-ref-filename="52STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureRelax" title='llvm::RISCV::FeatureRelax' data-ref="llvm::RISCV::FeatureRelax" data-ref-filename="llvm..RISCV..FeatureRelax">FeatureRelax</a>]</a>) {</td></tr>
<tr><th id="176">176</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr" data-ref-filename="llvm..MCConstantExpr">MCConstantExpr</a> *<dfn class="local col8 decl" id="58Dummy" title='Dummy' data-type='const llvm::MCConstantExpr *' data-ref="58Dummy" data-ref-filename="58Dummy">Dummy</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr" data-ref-filename="llvm..MCConstantExpr">MCConstantExpr</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj" data-ref-filename="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj">create</a>(<var>0</var>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" title='(anonymous namespace)::RISCVMCCodeEmitter::Ctx' data-use='a' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="177">177</th><td>    <a class="local col1 ref" href="#51Fixups" title='Fixups' data-ref="51Fixups" data-ref-filename="51Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(</td></tr>
<tr><th id="178">178</th><td>        <var>0</var>, <a class="local col8 ref" href="#58Dummy" title='Dummy' data-ref="58Dummy" data-ref-filename="58Dummy">Dummy</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_relax" title='llvm::RISCV::fixup_riscv_relax' data-ref="llvm::RISCV::fixup_riscv_relax" data-ref-filename="llvm..RISCV..fixup_riscv_relax">fixup_riscv_relax</a>), <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i>// Emit a normal ADD instruction with the given operands.</i></td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1ERKS0_" data-ref-filename="_ZN4llvm6MCInstC1ERKS0_"></a><dfn class="local col9 decl" id="59TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="59TmpInst" data-ref-filename="59TmpInst">TmpInst</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADD" title='llvm::RISCV::ADD' data-ref="llvm::RISCV::ADD" data-ref-filename="llvm..RISCV..ADD">ADD</a>)</td></tr>
<tr><th id="183">183</th><td>                       .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" title='llvm::MCInstBuilder::addOperand' data-ref="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" data-ref-filename="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col3 ref" href="#53DestReg" title='DestReg' data-ref="53DestReg" data-ref-filename="53DestReg">DestReg</a>)</td></tr>
<tr><th id="184">184</th><td>                       .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" title='llvm::MCInstBuilder::addOperand' data-ref="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" data-ref-filename="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col4 ref" href="#54SrcReg" title='SrcReg' data-ref="54SrcReg" data-ref-filename="54SrcReg">SrcReg</a>)</td></tr>
<tr><th id="185">185</th><td>                       .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" title='llvm::MCInstBuilder::addOperand' data-ref="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" data-ref-filename="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col5 ref" href="#55TPReg" title='TPReg' data-ref="55TPReg" data-ref-filename="55TPReg">TPReg</a>);</td></tr>
<tr><th id="186">186</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="60Binary" title='Binary' data-type='uint32_t' data-ref="60Binary" data-ref-filename="60Binary">Binary</dfn> = <a class="tu member fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col9 ref" href="#59TmpInst" title='TmpInst' data-ref="59TmpInst" data-ref-filename="59TmpInst">TmpInst</a>, <span class='refarg'><a class="local col1 ref" href="#51Fixups" title='Fixups' data-ref="51Fixups" data-ref-filename="51Fixups">Fixups</a></span>, <a class="local col2 ref" href="#52STI" title='STI' data-ref="52STI" data-ref-filename="52STI">STI</a>);</td></tr>
<tr><th id="187">187</th><td>  <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>(<span class='refarg'><a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS" data-ref-filename="50OS">OS</a></span>, <a class="local col0 ref" href="#60Binary" title='Binary' data-ref="60Binary" data-ref-filename="60Binary">Binary</a>, <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::little" title='llvm::support::little' data-ref="llvm::support::little" data-ref-filename="llvm..support..little">little</a>);</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::RISCVMCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="61MI" data-ref-filename="61MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="62OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="62OS" data-ref-filename="62OS">OS</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                           <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="63Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="63Fixups" data-ref-filename="63Fixups">Fixups</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="64STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="64STI" data-ref-filename="64STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="193">193</th><td>  <a class="tu member fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE" title='(anonymous namespace)::RISCVMCCodeEmitter::verifyInstructionPredicates' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE">verifyInstructionPredicates</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>,</td></tr>
<tr><th id="194">194</th><td>                              <a class="tu member fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::RISCVMCCodeEmitter::computeAvailableFeatures' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE">computeAvailableFeatures</a>(<a class="local col4 ref" href="#64STI" title='STI' data-ref="64STI" data-ref-filename="64STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()));</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="65Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="65Desc" data-ref-filename="65Desc">Desc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RISCVMCCodeEmitter::MCII" title='(anonymous namespace)::RISCVMCCodeEmitter::MCII' data-use='m' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::MCII" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..MCII">MCII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="197">197</th><td>  <i>// Get byte count of instruction.</i></td></tr>
<tr><th id="198">198</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66Size" title='Size' data-type='unsigned int' data-ref="66Size" data-ref-filename="66Size">Size</dfn> = <a class="local col5 ref" href="#65Desc" title='Desc' data-ref="65Desc" data-ref-filename="65Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i>// RISCVInstrInfo::getInstSizeInBytes hard-codes the number of expanded</i></td></tr>
<tr><th id="201">201</th><td><i>  // instructions for each pseudo, and must be updated when adding new pseudos</i></td></tr>
<tr><th id="202">202</th><td><i>  // or changing existing ones.</i></td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCALLReg" title='llvm::RISCV::PseudoCALLReg' data-ref="llvm::RISCV::PseudoCALLReg" data-ref-filename="llvm..RISCV..PseudoCALLReg">PseudoCALLReg</a> ||</td></tr>
<tr><th id="204">204</th><td>      <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCALL" title='llvm::RISCV::PseudoCALL' data-ref="llvm::RISCV::PseudoCALL" data-ref-filename="llvm..RISCV..PseudoCALL">PseudoCALL</a> ||</td></tr>
<tr><th id="205">205</th><td>      <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoTAIL" title='llvm::RISCV::PseudoTAIL' data-ref="llvm::RISCV::PseudoTAIL" data-ref-filename="llvm..RISCV..PseudoTAIL">PseudoTAIL</a> ||</td></tr>
<tr><th id="206">206</th><td>      <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoJump" title='llvm::RISCV::PseudoJump' data-ref="llvm::RISCV::PseudoJump" data-ref-filename="llvm..RISCV..PseudoJump">PseudoJump</a>) {</td></tr>
<tr><th id="207">207</th><td>    <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::expandFunctionCall' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter18expandFunctionCallERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">expandFunctionCall</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#62OS" title='OS' data-ref="62OS" data-ref-filename="62OS">OS</a></span>, <span class='refarg'><a class="local col3 ref" href="#63Fixups" title='Fixups' data-ref="63Fixups" data-ref-filename="63Fixups">Fixups</a></span>, <a class="local col4 ref" href="#64STI" title='STI' data-ref="64STI" data-ref-filename="64STI">STI</a>);</td></tr>
<tr><th id="208">208</th><td>    <a class="ref" href="#35" title='MCNumEmitted' data-ref="MCNumEmitted" data-ref-filename="MCNumEmitted">MCNumEmitted</a> <a class="ref fn" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticpLERKj" title='llvm::NoopStatistic::operator+=' data-ref="_ZN4llvm13NoopStatisticpLERKj" data-ref-filename="_ZN4llvm13NoopStatisticpLERKj">+=</a> <var>2</var>;</td></tr>
<tr><th id="209">209</th><td>    <b>return</b>;</td></tr>
<tr><th id="210">210</th><td>  }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoAddTPRel" title='llvm::RISCV::PseudoAddTPRel' data-ref="llvm::RISCV::PseudoAddTPRel" data-ref-filename="llvm..RISCV..PseudoAddTPRel">PseudoAddTPRel</a>) {</td></tr>
<tr><th id="213">213</th><td>    <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::expandAddTPRel' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter14expandAddTPRelERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">expandAddTPRel</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#62OS" title='OS' data-ref="62OS" data-ref-filename="62OS">OS</a></span>, <span class='refarg'><a class="local col3 ref" href="#63Fixups" title='Fixups' data-ref="63Fixups" data-ref-filename="63Fixups">Fixups</a></span>, <a class="local col4 ref" href="#64STI" title='STI' data-ref="64STI" data-ref-filename="64STI">STI</a>);</td></tr>
<tr><th id="214">214</th><td>    <a class="ref" href="#35" title='MCNumEmitted' data-ref="MCNumEmitted" data-ref-filename="MCNumEmitted">MCNumEmitted</a> <a class="ref fn" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticpLERKj" title='llvm::NoopStatistic::operator+=' data-ref="_ZN4llvm13NoopStatisticpLERKj" data-ref-filename="_ZN4llvm13NoopStatisticpLERKj">+=</a> <var>1</var>;</td></tr>
<tr><th id="215">215</th><td>    <b>return</b>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>switch</b> (<a class="local col6 ref" href="#66Size" title='Size' data-ref="66Size" data-ref-filename="66Size">Size</a>) {</td></tr>
<tr><th id="219">219</th><td>  <b>default</b>:</td></tr>
<tr><th id="220">220</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled encodeInstruction length!"</q>);</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="222">222</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="67Bits" title='Bits' data-type='uint16_t' data-ref="67Bits" data-ref-filename="67Bits">Bits</dfn> = <a class="tu member fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#63Fixups" title='Fixups' data-ref="63Fixups" data-ref-filename="63Fixups">Fixups</a></span>, <a class="local col4 ref" href="#64STI" title='STI' data-ref="64STI" data-ref-filename="64STI">STI</a>);</td></tr>
<tr><th id="223">223</th><td>    <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#62OS" title='OS' data-ref="62OS" data-ref-filename="62OS">OS</a></span>, <a class="local col7 ref" href="#67Bits" title='Bits' data-ref="67Bits" data-ref-filename="67Bits">Bits</a>, <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::little" title='llvm::support::little' data-ref="llvm::support::little" data-ref-filename="llvm..support..little">little</a>);</td></tr>
<tr><th id="224">224</th><td>    <b>break</b>;</td></tr>
<tr><th id="225">225</th><td>  }</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <var>4</var>: {</td></tr>
<tr><th id="227">227</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="68Bits" title='Bits' data-type='uint32_t' data-ref="68Bits" data-ref-filename="68Bits">Bits</dfn> = <a class="tu member fn" href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#63Fixups" title='Fixups' data-ref="63Fixups" data-ref-filename="63Fixups">Fixups</a></span>, <a class="local col4 ref" href="#64STI" title='STI' data-ref="64STI" data-ref-filename="64STI">STI</a>);</td></tr>
<tr><th id="228">228</th><td>    <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>(<span class='refarg'><a class="local col2 ref" href="#62OS" title='OS' data-ref="62OS" data-ref-filename="62OS">OS</a></span>, <a class="local col8 ref" href="#68Bits" title='Bits' data-ref="68Bits" data-ref-filename="68Bits">Bits</a>, <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::little" title='llvm::support::little' data-ref="llvm::support::little" data-ref-filename="llvm..support..little">little</a>);</td></tr>
<tr><th id="229">229</th><td>    <b>break</b>;</td></tr>
<tr><th id="230">230</th><td>  }</td></tr>
<tr><th id="231">231</th><td>  }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <a class="ref fn" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#35" title='MCNumEmitted' data-ref="MCNumEmitted" data-ref-filename="MCNumEmitted">MCNumEmitted</a>; <i>// Keep track of the # of mi's emitted.</i></td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><em>unsigned</em></td></tr>
<tr><th id="237">237</th><td><a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getMachineOpValue' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="69MI" data-ref-filename="69MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="70MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="70MO" data-ref-filename="70MO">MO</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="71Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="71Fixups" data-ref-filename="71Fixups">Fixups</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="72STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="72STI" data-ref-filename="72STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO" data-ref-filename="70MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" title='(anonymous namespace)::RISCVMCCodeEmitter::Ctx' data-use='m' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..Ctx">Ctx</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv" data-ref-filename="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO" data-ref-filename="70MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>if</b> (<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO" data-ref-filename="70MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO" data-ref-filename="70MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled expression!"</q>);</td></tr>
<tr><th id="248">248</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="249">249</th><td>}</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><em>unsigned</em></td></tr>
<tr><th id="252">252</th><td><a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getImmOpValueAsr1ERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getImmOpValueAsr1' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getImmOpValueAsr1(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getImmOpValueAsr1ERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter17getImmOpValueAsr1ERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getImmOpValueAsr1</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="73MI" data-ref-filename="73MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74OpNo" title='OpNo' data-type='unsigned int' data-ref="74OpNo" data-ref-filename="74OpNo">OpNo</dfn>,</td></tr>
<tr><th id="253">253</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="75Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="75Fixups" data-ref-filename="75Fixups">Fixups</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="76STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="76STI" data-ref-filename="76STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="77MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="77MO" data-ref-filename="77MO">MO</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74OpNo" title='OpNo' data-ref="74OpNo" data-ref-filename="74OpNo">OpNo</a>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <b>if</b> (<a class="local col7 ref" href="#77MO" title='MO' data-ref="77MO" data-ref-filename="77MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="258">258</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78Res" title='Res' data-type='unsigned int' data-ref="78Res" data-ref-filename="78Res">Res</dfn> = <a class="local col7 ref" href="#77MO" title='MO' data-ref="77MO" data-ref-filename="77MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="259">259</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Res &amp; <var>1</var>) == <var>0</var> &amp;&amp; <q>"LSB is non-zero"</q>);</td></tr>
<tr><th id="260">260</th><td>    <b>return</b> <a class="local col8 ref" href="#78Res" title='Res' data-ref="78Res" data-ref-filename="78Res">Res</a> &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getImmOpValue' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getImmOpValue</a>(<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>, <a class="local col4 ref" href="#74OpNo" title='OpNo' data-ref="74OpNo" data-ref-filename="74OpNo">OpNo</a>, <span class='refarg'><a class="local col5 ref" href="#75Fixups" title='Fixups' data-ref="75Fixups" data-ref-filename="75Fixups">Fixups</a></span>, <a class="local col6 ref" href="#76STI" title='STI' data-ref="76STI" data-ref-filename="76STI">STI</a>);</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getImmOpValue' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="79MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="79MI" data-ref-filename="79MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80OpNo" title='OpNo' data-type='unsigned int' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                           <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="81Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="81Fixups" data-ref-filename="81Fixups">Fixups</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="82STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="82STI" data-ref-filename="82STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83EnableRelax" title='EnableRelax' data-type='bool' data-ref="83EnableRelax" data-ref-filename="83EnableRelax">EnableRelax</dfn> = <a class="local col2 ref" href="#82STI" title='STI' data-ref="82STI" data-ref-filename="82STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureRelax" title='llvm::RISCV::FeatureRelax' data-ref="llvm::RISCV::FeatureRelax" data-ref-filename="llvm..RISCV..FeatureRelax">FeatureRelax</a>]</a>;</td></tr>
<tr><th id="270">270</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="84MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="84MO" data-ref-filename="84MO">MO</dfn> = <a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#80OpNo" title='OpNo' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</a>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> <em>const</em> &amp;<dfn class="local col5 decl" id="85Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="85Desc" data-ref-filename="85Desc">Desc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RISCVMCCodeEmitter::MCII" title='(anonymous namespace)::RISCVMCCodeEmitter::MCII' data-use='m' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::MCII" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..MCII">MCII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="273">273</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86MIFrm" title='MIFrm' data-type='unsigned int' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</dfn> = <a class="local col5 ref" href="#85Desc" title='Desc' data-ref="85Desc" data-ref-filename="85Desc">Desc</a>.<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatMask" title='llvm::RISCVII::InstFormatMask' data-ref="llvm::RISCVII::InstFormatMask" data-ref-filename="llvm..RISCVII..InstFormatMask">InstFormatMask</a>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// If the destination is an immediate, there is nothing to do.</i></td></tr>
<tr><th id="276">276</th><td>  <b>if</b> (<a class="local col4 ref" href="#84MO" title='MO' data-ref="84MO" data-ref-filename="84MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <a class="local col4 ref" href="#84MO" title='MO' data-ref="84MO" data-ref-filename="84MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isExpr() &amp;&amp;</td></tr>
<tr><th id="280">280</th><td>         <q>"getImmOpValue expects only expressions or immediates"</q>);</td></tr>
<tr><th id="281">281</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col7 decl" id="87Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="87Expr" data-ref-filename="87Expr">Expr</dfn> = <a class="local col4 ref" href="#84MO" title='MO' data-ref="84MO" data-ref-filename="84MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="282">282</th><td>  <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind" title='llvm::MCExpr::ExprKind' data-ref="llvm::MCExpr::ExprKind" data-ref-filename="llvm..MCExpr..ExprKind">ExprKind</a> <dfn class="local col8 decl" id="88Kind" title='Kind' data-type='MCExpr::ExprKind' data-ref="88Kind" data-ref-filename="88Kind">Kind</dfn> = <a class="local col7 ref" href="#87Expr" title='Expr' data-ref="87Expr" data-ref-filename="87Expr">Expr</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv" data-ref-filename="_ZNK4llvm6MCExpr7getKindEv">getKind</a>();</td></tr>
<tr><th id="283">283</th><td>  <span class="namespace">RISCV::</span><a class="type" href="RISCVFixupKinds.h.html#llvm::RISCV::Fixups" title='llvm::RISCV::Fixups' data-ref="llvm::RISCV::Fixups" data-ref-filename="llvm..RISCV..Fixups">Fixups</a> <dfn class="local col9 decl" id="89FixupKind" title='FixupKind' data-type='RISCV::Fixups' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</dfn> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_invalid" title='llvm::RISCV::fixup_riscv_invalid' data-ref="llvm::RISCV::fixup_riscv_invalid" data-ref-filename="llvm..RISCV..fixup_riscv_invalid">fixup_riscv_invalid</a>;</td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="local col0 decl" id="90RelaxCandidate" title='RelaxCandidate' data-type='bool' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</dfn> = <b>false</b>;</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col8 ref" href="#88Kind" title='Kind' data-ref="88Kind" data-ref-filename="88Kind">Kind</a> == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::Target" title='llvm::MCExpr::Target' data-ref="llvm::MCExpr::Target" data-ref-filename="llvm..MCExpr..Target">Target</a>) {</td></tr>
<tr><th id="286">286</th><td>    <em>const</em> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a> *<dfn class="local col1 decl" id="91RVExpr" title='RVExpr' data-type='const llvm::RISCVMCExpr *' data-ref="91RVExpr" data-ref-filename="91RVExpr">RVExpr</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>&gt;(<a class="local col7 ref" href="#87Expr" title='Expr' data-ref="87Expr" data-ref-filename="87Expr">Expr</a>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>    <b>switch</b> (<a class="local col1 ref" href="#91RVExpr" title='RVExpr' data-ref="91RVExpr" data-ref-filename="91RVExpr">RVExpr</a>-&gt;<a class="ref fn" href="RISCVMCExpr.h.html#_ZNK4llvm11RISCVMCExpr7getKindEv" title='llvm::RISCVMCExpr::getKind' data-ref="_ZNK4llvm11RISCVMCExpr7getKindEv" data-ref-filename="_ZNK4llvm11RISCVMCExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="289">289</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_None" title='llvm::RISCVMCExpr::VK_RISCV_None' data-ref="llvm::RISCVMCExpr::VK_RISCV_None" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_None">VK_RISCV_None</a>:</td></tr>
<tr><th id="290">290</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_Invalid" title='llvm::RISCVMCExpr::VK_RISCV_Invalid' data-ref="llvm::RISCVMCExpr::VK_RISCV_Invalid" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_Invalid">VK_RISCV_Invalid</a>:</td></tr>
<tr><th id="291">291</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_32_PCREL" title='llvm::RISCVMCExpr::VK_RISCV_32_PCREL' data-ref="llvm::RISCVMCExpr::VK_RISCV_32_PCREL" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_32_PCREL">VK_RISCV_32_PCREL</a>:</td></tr>
<tr><th id="292">292</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled fixup kind!"</q>);</td></tr>
<tr><th id="293">293</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_TPREL_ADD" title='llvm::RISCVMCExpr::VK_RISCV_TPREL_ADD' data-ref="llvm::RISCVMCExpr::VK_RISCV_TPREL_ADD" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_TPREL_ADD">VK_RISCV_TPREL_ADD</a>:</td></tr>
<tr><th id="294">294</th><td>      <i>// tprel_add is only used to indicate that a relocation should be emitted</i></td></tr>
<tr><th id="295">295</th><td><i>      // for an add instruction used in TP-relative addressing. It should not be</i></td></tr>
<tr><th id="296">296</th><td><i>      // expanded as if representing an actual instruction operand and so to</i></td></tr>
<tr><th id="297">297</th><td><i>      // encounter it here is an error.</i></td></tr>
<tr><th id="298">298</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="299">299</th><td>          <q>"VK_RISCV_TPREL_ADD should not represent an instruction operand"</q>);</td></tr>
<tr><th id="300">300</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_LO" title='llvm::RISCVMCExpr::VK_RISCV_LO' data-ref="llvm::RISCVMCExpr::VK_RISCV_LO" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_LO">VK_RISCV_LO</a>:</td></tr>
<tr><th id="301">301</th><td>      <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatI" title='llvm::RISCVII::InstFormatI' data-ref="llvm::RISCVII::InstFormatI" data-ref-filename="llvm..RISCVII..InstFormatI">InstFormatI</a>)</td></tr>
<tr><th id="302">302</th><td>        <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_lo12_i" title='llvm::RISCV::fixup_riscv_lo12_i' data-ref="llvm::RISCV::fixup_riscv_lo12_i" data-ref-filename="llvm..RISCV..fixup_riscv_lo12_i">fixup_riscv_lo12_i</a>;</td></tr>
<tr><th id="303">303</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatS" title='llvm::RISCVII::InstFormatS' data-ref="llvm::RISCVII::InstFormatS" data-ref-filename="llvm..RISCVII..InstFormatS">InstFormatS</a>)</td></tr>
<tr><th id="304">304</th><td>        <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_lo12_s" title='llvm::RISCV::fixup_riscv_lo12_s' data-ref="llvm::RISCV::fixup_riscv_lo12_s" data-ref-filename="llvm..RISCV..fixup_riscv_lo12_s">fixup_riscv_lo12_s</a>;</td></tr>
<tr><th id="305">305</th><td>      <b>else</b></td></tr>
<tr><th id="306">306</th><td>        <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"VK_RISCV_LO used with unexpected instruction format"</q>);</td></tr>
<tr><th id="307">307</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="308">308</th><td>      <b>break</b>;</td></tr>
<tr><th id="309">309</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_HI" title='llvm::RISCVMCExpr::VK_RISCV_HI' data-ref="llvm::RISCVMCExpr::VK_RISCV_HI" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_HI">VK_RISCV_HI</a>:</td></tr>
<tr><th id="310">310</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_hi20" title='llvm::RISCV::fixup_riscv_hi20' data-ref="llvm::RISCV::fixup_riscv_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_hi20">fixup_riscv_hi20</a>;</td></tr>
<tr><th id="311">311</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="312">312</th><td>      <b>break</b>;</td></tr>
<tr><th id="313">313</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_PCREL_LO" title='llvm::RISCVMCExpr::VK_RISCV_PCREL_LO' data-ref="llvm::RISCVMCExpr::VK_RISCV_PCREL_LO" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_PCREL_LO">VK_RISCV_PCREL_LO</a>:</td></tr>
<tr><th id="314">314</th><td>      <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatI" title='llvm::RISCVII::InstFormatI' data-ref="llvm::RISCVII::InstFormatI" data-ref-filename="llvm..RISCVII..InstFormatI">InstFormatI</a>)</td></tr>
<tr><th id="315">315</th><td>        <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_pcrel_lo12_i" title='llvm::RISCV::fixup_riscv_pcrel_lo12_i' data-ref="llvm::RISCV::fixup_riscv_pcrel_lo12_i" data-ref-filename="llvm..RISCV..fixup_riscv_pcrel_lo12_i">fixup_riscv_pcrel_lo12_i</a>;</td></tr>
<tr><th id="316">316</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatS" title='llvm::RISCVII::InstFormatS' data-ref="llvm::RISCVII::InstFormatS" data-ref-filename="llvm..RISCVII..InstFormatS">InstFormatS</a>)</td></tr>
<tr><th id="317">317</th><td>        <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_pcrel_lo12_s" title='llvm::RISCV::fixup_riscv_pcrel_lo12_s' data-ref="llvm::RISCV::fixup_riscv_pcrel_lo12_s" data-ref-filename="llvm..RISCV..fixup_riscv_pcrel_lo12_s">fixup_riscv_pcrel_lo12_s</a>;</td></tr>
<tr><th id="318">318</th><td>      <b>else</b></td></tr>
<tr><th id="319">319</th><td>        <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="320">320</th><td>            <q>"VK_RISCV_PCREL_LO used with unexpected instruction format"</q>);</td></tr>
<tr><th id="321">321</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="322">322</th><td>      <b>break</b>;</td></tr>
<tr><th id="323">323</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_PCREL_HI" title='llvm::RISCVMCExpr::VK_RISCV_PCREL_HI' data-ref="llvm::RISCVMCExpr::VK_RISCV_PCREL_HI" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_PCREL_HI">VK_RISCV_PCREL_HI</a>:</td></tr>
<tr><th id="324">324</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_pcrel_hi20" title='llvm::RISCV::fixup_riscv_pcrel_hi20' data-ref="llvm::RISCV::fixup_riscv_pcrel_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_pcrel_hi20">fixup_riscv_pcrel_hi20</a>;</td></tr>
<tr><th id="325">325</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="326">326</th><td>      <b>break</b>;</td></tr>
<tr><th id="327">327</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_GOT_HI" title='llvm::RISCVMCExpr::VK_RISCV_GOT_HI' data-ref="llvm::RISCVMCExpr::VK_RISCV_GOT_HI" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_GOT_HI">VK_RISCV_GOT_HI</a>:</td></tr>
<tr><th id="328">328</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_got_hi20" title='llvm::RISCV::fixup_riscv_got_hi20' data-ref="llvm::RISCV::fixup_riscv_got_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_got_hi20">fixup_riscv_got_hi20</a>;</td></tr>
<tr><th id="329">329</th><td>      <b>break</b>;</td></tr>
<tr><th id="330">330</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_TPREL_LO" title='llvm::RISCVMCExpr::VK_RISCV_TPREL_LO' data-ref="llvm::RISCVMCExpr::VK_RISCV_TPREL_LO" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_TPREL_LO">VK_RISCV_TPREL_LO</a>:</td></tr>
<tr><th id="331">331</th><td>      <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatI" title='llvm::RISCVII::InstFormatI' data-ref="llvm::RISCVII::InstFormatI" data-ref-filename="llvm..RISCVII..InstFormatI">InstFormatI</a>)</td></tr>
<tr><th id="332">332</th><td>        <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_tprel_lo12_i" title='llvm::RISCV::fixup_riscv_tprel_lo12_i' data-ref="llvm::RISCV::fixup_riscv_tprel_lo12_i" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_lo12_i">fixup_riscv_tprel_lo12_i</a>;</td></tr>
<tr><th id="333">333</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatS" title='llvm::RISCVII::InstFormatS' data-ref="llvm::RISCVII::InstFormatS" data-ref-filename="llvm..RISCVII..InstFormatS">InstFormatS</a>)</td></tr>
<tr><th id="334">334</th><td>        <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_tprel_lo12_s" title='llvm::RISCV::fixup_riscv_tprel_lo12_s' data-ref="llvm::RISCV::fixup_riscv_tprel_lo12_s" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_lo12_s">fixup_riscv_tprel_lo12_s</a>;</td></tr>
<tr><th id="335">335</th><td>      <b>else</b></td></tr>
<tr><th id="336">336</th><td>        <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="337">337</th><td>            <q>"VK_RISCV_TPREL_LO used with unexpected instruction format"</q>);</td></tr>
<tr><th id="338">338</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="339">339</th><td>      <b>break</b>;</td></tr>
<tr><th id="340">340</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_TPREL_HI" title='llvm::RISCVMCExpr::VK_RISCV_TPREL_HI' data-ref="llvm::RISCVMCExpr::VK_RISCV_TPREL_HI" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_TPREL_HI">VK_RISCV_TPREL_HI</a>:</td></tr>
<tr><th id="341">341</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_tprel_hi20" title='llvm::RISCV::fixup_riscv_tprel_hi20' data-ref="llvm::RISCV::fixup_riscv_tprel_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_hi20">fixup_riscv_tprel_hi20</a>;</td></tr>
<tr><th id="342">342</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="343">343</th><td>      <b>break</b>;</td></tr>
<tr><th id="344">344</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_TLS_GOT_HI" title='llvm::RISCVMCExpr::VK_RISCV_TLS_GOT_HI' data-ref="llvm::RISCVMCExpr::VK_RISCV_TLS_GOT_HI" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_TLS_GOT_HI">VK_RISCV_TLS_GOT_HI</a>:</td></tr>
<tr><th id="345">345</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_tls_got_hi20" title='llvm::RISCV::fixup_riscv_tls_got_hi20' data-ref="llvm::RISCV::fixup_riscv_tls_got_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_tls_got_hi20">fixup_riscv_tls_got_hi20</a>;</td></tr>
<tr><th id="346">346</th><td>      <b>break</b>;</td></tr>
<tr><th id="347">347</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_TLS_GD_HI" title='llvm::RISCVMCExpr::VK_RISCV_TLS_GD_HI' data-ref="llvm::RISCVMCExpr::VK_RISCV_TLS_GD_HI" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_TLS_GD_HI">VK_RISCV_TLS_GD_HI</a>:</td></tr>
<tr><th id="348">348</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_tls_gd_hi20" title='llvm::RISCV::fixup_riscv_tls_gd_hi20' data-ref="llvm::RISCV::fixup_riscv_tls_gd_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_tls_gd_hi20">fixup_riscv_tls_gd_hi20</a>;</td></tr>
<tr><th id="349">349</th><td>      <b>break</b>;</td></tr>
<tr><th id="350">350</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_CALL" title='llvm::RISCVMCExpr::VK_RISCV_CALL' data-ref="llvm::RISCVMCExpr::VK_RISCV_CALL" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_CALL">VK_RISCV_CALL</a>:</td></tr>
<tr><th id="351">351</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_call" title='llvm::RISCV::fixup_riscv_call' data-ref="llvm::RISCV::fixup_riscv_call" data-ref-filename="llvm..RISCV..fixup_riscv_call">fixup_riscv_call</a>;</td></tr>
<tr><th id="352">352</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="353">353</th><td>      <b>break</b>;</td></tr>
<tr><th id="354">354</th><td>    <b>case</b> <a class="type" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr" title='llvm::RISCVMCExpr' data-ref="llvm::RISCVMCExpr" data-ref-filename="llvm..RISCVMCExpr">RISCVMCExpr</a>::<a class="enum" href="RISCVMCExpr.h.html#llvm::RISCVMCExpr::VK_RISCV_CALL_PLT" title='llvm::RISCVMCExpr::VK_RISCV_CALL_PLT' data-ref="llvm::RISCVMCExpr::VK_RISCV_CALL_PLT" data-ref-filename="llvm..RISCVMCExpr..VK_RISCV_CALL_PLT">VK_RISCV_CALL_PLT</a>:</td></tr>
<tr><th id="355">355</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_call_plt" title='llvm::RISCV::fixup_riscv_call_plt' data-ref="llvm::RISCV::fixup_riscv_call_plt" data-ref-filename="llvm..RISCV..fixup_riscv_call_plt">fixup_riscv_call_plt</a>;</td></tr>
<tr><th id="356">356</th><td>      <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="357">357</th><td>      <b>break</b>;</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#88Kind" title='Kind' data-ref="88Kind" data-ref-filename="88Kind">Kind</a> == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::SymbolRef" title='llvm::MCExpr::SymbolRef' data-ref="llvm::MCExpr::SymbolRef" data-ref-filename="llvm..MCExpr..SymbolRef">SymbolRef</a> &amp;&amp;</td></tr>
<tr><th id="360">360</th><td>             <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col7 ref" href="#87Expr" title='Expr' data-ref="87Expr" data-ref-filename="87Expr">Expr</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv" data-ref-filename="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_None" title='llvm::MCSymbolRefExpr::VK_None' data-ref="llvm::MCSymbolRefExpr::VK_None" data-ref-filename="llvm..MCSymbolRefExpr..VK_None">VK_None</a>) {</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<a class="local col5 ref" href="#85Desc" title='Desc' data-ref="85Desc" data-ref-filename="85Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::JAL" title='llvm::RISCV::JAL' data-ref="llvm::RISCV::JAL" data-ref-filename="llvm..RISCV..JAL">JAL</a>) {</td></tr>
<tr><th id="362">362</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_jal" title='llvm::RISCV::fixup_riscv_jal' data-ref="llvm::RISCV::fixup_riscv_jal" data-ref-filename="llvm..RISCV..fixup_riscv_jal">fixup_riscv_jal</a>;</td></tr>
<tr><th id="363">363</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatB" title='llvm::RISCVII::InstFormatB' data-ref="llvm::RISCVII::InstFormatB" data-ref-filename="llvm..RISCVII..InstFormatB">InstFormatB</a>) {</td></tr>
<tr><th id="364">364</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_branch" title='llvm::RISCV::fixup_riscv_branch' data-ref="llvm::RISCV::fixup_riscv_branch" data-ref-filename="llvm..RISCV..fixup_riscv_branch">fixup_riscv_branch</a>;</td></tr>
<tr><th id="365">365</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatCJ" title='llvm::RISCVII::InstFormatCJ' data-ref="llvm::RISCVII::InstFormatCJ" data-ref-filename="llvm..RISCVII..InstFormatCJ">InstFormatCJ</a>) {</td></tr>
<tr><th id="366">366</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_rvc_jump" title='llvm::RISCV::fixup_riscv_rvc_jump' data-ref="llvm::RISCV::fixup_riscv_rvc_jump" data-ref-filename="llvm..RISCV..fixup_riscv_rvc_jump">fixup_riscv_rvc_jump</a>;</td></tr>
<tr><th id="367">367</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MIFrm" title='MIFrm' data-ref="86MIFrm" data-ref-filename="86MIFrm">MIFrm</a> == <span class="namespace">RISCVII::</span><a class="enum" href="RISCVBaseInfo.h.html#llvm::RISCVII::InstFormatCB" title='llvm::RISCVII::InstFormatCB' data-ref="llvm::RISCVII::InstFormatCB" data-ref-filename="llvm..RISCVII..InstFormatCB">InstFormatCB</a>) {</td></tr>
<tr><th id="368">368</th><td>      <a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a> = <span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_rvc_branch" title='llvm::RISCV::fixup_riscv_rvc_branch' data-ref="llvm::RISCV::fixup_riscv_rvc_branch" data-ref-filename="llvm..RISCV..fixup_riscv_rvc_branch">fixup_riscv_rvc_branch</a>;</td></tr>
<tr><th id="369">369</th><td>    }</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FixupKind != RISCV::fixup_riscv_invalid &amp;&amp; <q>"Unhandled expression!"</q>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="local col1 ref" href="#81Fixups" title='Fixups' data-ref="81Fixups" data-ref-filename="81Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="375">375</th><td>      <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col7 ref" href="#87Expr" title='Expr' data-ref="87Expr" data-ref-filename="87Expr">Expr</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>(<a class="local col9 ref" href="#89FixupKind" title='FixupKind' data-ref="89FixupKind" data-ref-filename="89FixupKind">FixupKind</a>), <a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="376">376</th><td>  <a class="ref fn" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#36" title='MCNumFixups' data-ref="MCNumFixups" data-ref-filename="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i>// Ensure an R_RISCV_RELAX relocation will be emitted if linker relaxation is</i></td></tr>
<tr><th id="379">379</th><td><i>  // enabled and the current fixup will result in a relocation that may be</i></td></tr>
<tr><th id="380">380</th><td><i>  // relaxed.</i></td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="local col3 ref" href="#83EnableRelax" title='EnableRelax' data-ref="83EnableRelax" data-ref-filename="83EnableRelax">EnableRelax</a> &amp;&amp; <a class="local col0 ref" href="#90RelaxCandidate" title='RelaxCandidate' data-ref="90RelaxCandidate" data-ref-filename="90RelaxCandidate">RelaxCandidate</a>) {</td></tr>
<tr><th id="382">382</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr" data-ref-filename="llvm..MCConstantExpr">MCConstantExpr</a> *<dfn class="local col2 decl" id="92Dummy" title='Dummy' data-type='const llvm::MCConstantExpr *' data-ref="92Dummy" data-ref-filename="92Dummy">Dummy</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr" data-ref-filename="llvm..MCConstantExpr">MCConstantExpr</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj" data-ref-filename="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj">create</a>(<var>0</var>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" title='(anonymous namespace)::RISCVMCCodeEmitter::Ctx' data-use='a' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter::Ctx" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="383">383</th><td>    <a class="local col1 ref" href="#81Fixups" title='Fixups' data-ref="81Fixups" data-ref-filename="81Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="384">384</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#92Dummy" title='Dummy' data-ref="92Dummy" data-ref-filename="92Dummy">Dummy</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVFixupKinds.h.html#llvm::RISCV::fixup_riscv_relax" title='llvm::RISCV::fixup_riscv_relax' data-ref="llvm::RISCV::fixup_riscv_relax" data-ref-filename="llvm..RISCV..fixup_riscv_relax">fixup_riscv_relax</a>),</td></tr>
<tr><th id="385">385</th><td>                    <a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="386">386</th><td>    <a class="ref fn" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#36" title='MCNumFixups' data-ref="MCNumFixups" data-ref-filename="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="390">390</th><td>}</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMCCodeEmitter" title='(anonymous namespace)::RISCVMCCodeEmitter' data-ref="(anonymousnamespace)::RISCVMCCodeEmitter" data-ref-filename="(anonymousnamespace)..RISCVMCCodeEmitter">RISCVMCCodeEmitter</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter11getVMaskRegERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::RISCVMCCodeEmitter::getVMaskReg' data-type='unsigned int (anonymous namespace)::RISCVMCCodeEmitter::getVMaskReg(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter11getVMaskRegERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" data-ref-filename="_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter11getVMaskRegERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVMaskReg</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="93MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="93MI" data-ref-filename="93MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94OpNo" title='OpNo' data-type='unsigned int' data-ref="94OpNo" data-ref-filename="94OpNo">OpNo</dfn>,</td></tr>
<tr><th id="393">393</th><td>                                         <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="95Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="95Fixups" data-ref-filename="95Fixups">Fixups</dfn>,</td></tr>
<tr><th id="394">394</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="96STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="96STI" data-ref-filename="96STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="395">395</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col7 decl" id="97MO" title='MO' data-type='llvm::MCOperand' data-ref="97MO" data-ref-filename="97MO">MO</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col3 ref" href="#93MI" title='MI' data-ref="93MI" data-ref-filename="93MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#94OpNo" title='OpNo' data-ref="94OpNo" data-ref-filename="94OpNo">OpNo</a>);</td></tr>
<tr><th id="396">396</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isReg() &amp;&amp; <q>"Expected a register."</q>);</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>switch</b> (<a class="local col7 ref" href="#97MO" title='MO' data-ref="97MO" data-ref-filename="97MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="399">399</th><td>  <b>default</b>:</td></tr>
<tr><th id="400">400</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid mask register."</q>);</td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::V0" title='llvm::RISCV::V0' data-ref="llvm::RISCV::V0" data-ref-filename="llvm..RISCV..V0">V0</a>:</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::NoRegister" title='llvm::RISCV::NoRegister' data-ref="llvm::RISCV::NoRegister" data-ref-filename="llvm..RISCV..NoRegister">NoRegister</a>:</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/ENABLE_INSTR_PREDICATE_VERIFIER" data-ref="_M/ENABLE_INSTR_PREDICATE_VERIFIER">ENABLE_INSTR_PREDICATE_VERIFIER</dfn></u></td></tr>
<tr><th id="409">409</th><td><u>#include <a href="../../../../../build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc.html">"RISCVGenMCCodeEmitter.inc"</a></u></td></tr>
<tr><th id="410">410</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>