

================================================================
== Vitis HLS Report for 'DW_conv_Pipeline_In_Channel'
================================================================
* Date:           Thu Oct 19 11:50:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- In_Channel  |        ?|        ?|        36|         36|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 36, D = 36, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 39 2 
38 --> 
39 --> 38 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add8122 = alloca i32 1"   --->   Operation 40 'alloca' 'add8122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_ch = alloca i32 1"   --->   Operation 41 'alloca' 'in_ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernelChannelIdx = alloca i32 1"   --->   Operation 42 'alloca' 'kernelChannelIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %kernel"   --->   Operation 43 'read' 'kernel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln339_2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln339_2"   --->   Operation 44 'read' 'zext_ln339_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%select_ln317_8_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln317_8"   --->   Operation 45 'read' 'select_ln317_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 46 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%select_ln317_7_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln317_7"   --->   Operation 47 'read' 'select_ln317_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_mid2156_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_mid2156"   --->   Operation 48 'read' 'p_mid2156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%select_ln317_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln317"   --->   Operation 49 'read' 'select_ln317_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln339_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln339"   --->   Operation 50 'read' 'bitcast_ln339_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln335_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln335"   --->   Operation 51 'read' 'sext_ln335_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln339_2_cast = zext i15 %zext_ln339_2_read"   --->   Operation 52 'zext' 'zext_ln339_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%select_ln317_8_cast = zext i1 %select_ln317_8_read"   --->   Operation 53 'zext' 'select_ln317_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%select_ln317_cast = sext i7 %select_ln317_read"   --->   Operation 54 'sext' 'select_ln317_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%select_ln317_cast_cast = zext i32 %select_ln317_cast"   --->   Operation 55 'zext' 'select_ln317_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln335_cast = sext i32 %sext_ln335_read"   --->   Operation 56 'sext' 'sext_ln335_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %kernelChannelIdx"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sext_ln335_cast, i64 %in_ch"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bitcast_ln339_read, i32 %add8122"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body56"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.12>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%in_ch_1 = load i64 %in_ch" [kernel_attention.cpp:341]   --->   Operation 62 'load' 'in_ch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%kernelChannelIdx_1 = load i64 %kernelChannelIdx" [kernel_attention.cpp:338]   --->   Operation 63 'load' 'kernelChannelIdx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.06ns)   --->   "%icmp_ln335 = icmp_slt  i64 %in_ch_1, i64 80" [kernel_attention.cpp:335]   --->   Operation 65 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln340 = add i64 %kernelChannelIdx_1, i64 1" [kernel_attention.cpp:340]   --->   Operation 66 'add' 'add_ln340' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %for.cond.cleanup55.loopexit.exitStub, void %for.body56.split" [kernel_attention.cpp:335]   --->   Operation 67 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = trunc i64 %in_ch_1" [kernel_attention.cpp:341]   --->   Operation 68 'trunc' 'empty' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (4.14ns)   --->   "%mul_ln337 = mul i62 %empty, i62 49" [kernel_attention.cpp:337]   --->   Operation 69 'mul' 'mul_ln337' <Predicate = (icmp_ln335)> <Delay = 4.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %p_mid2156_read, i32 3, i32 13" [kernel_attention.cpp:337]   --->   Operation 70 'partselect' 'tmp' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %tmp, i3 %select_ln317_7_read" [kernel_attention.cpp:337]   --->   Operation 71 'bitconcatenate' 'tmp1' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i14 %tmp1" [kernel_attention.cpp:337]   --->   Operation 72 'zext' 'zext_ln337' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln337 = add i62 %zext_ln337, i62 %select_ln317_cast_cast" [kernel_attention.cpp:337]   --->   Operation 73 'add' 'add_ln337' <Predicate = (icmp_ln335)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln339_3 = add i62 %add_ln337, i62 %mul_ln337" [kernel_attention.cpp:339]   --->   Operation 74 'add' 'add_ln339_3' <Predicate = (icmp_ln335)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln338 = trunc i64 %kernelChannelIdx_1" [kernel_attention.cpp:338]   --->   Operation 75 'trunc' 'trunc_ln338' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln339_3, i2 0" [kernel_attention.cpp:339]   --->   Operation 76 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.14ns)   --->   "%add_ln339 = add i64 %shl_ln3, i64 %in_read" [kernel_attention.cpp:339]   --->   Operation 77 'add' 'add_ln339' <Predicate = (icmp_ln335)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln339_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln339, i32 2, i32 63" [kernel_attention.cpp:339]   --->   Operation 78 'partselect' 'trunc_ln339_1' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln339 = sext i62 %trunc_ln339_1" [kernel_attention.cpp:339]   --->   Operation 79 'sext' 'sext_ln339' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln339" [kernel_attention.cpp:339]   --->   Operation 80 'getelementptr' 'gmem_addr_24' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln339_4 = add i62 %select_ln317_8_cast, i62 %trunc_ln338" [kernel_attention.cpp:339]   --->   Operation 81 'add' 'add_ln339_4' <Predicate = (icmp_ln335)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln339_2 = add i62 %add_ln339_4, i62 %zext_ln339_2_cast" [kernel_attention.cpp:339]   --->   Operation 82 'add' 'add_ln339_2' <Predicate = (icmp_ln335)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln339_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln339_2, i2 0" [kernel_attention.cpp:339]   --->   Operation 83 'bitconcatenate' 'shl_ln339_1' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.14ns)   --->   "%add_ln339_1 = add i64 %shl_ln339_1, i64 %kernel_read" [kernel_attention.cpp:339]   --->   Operation 84 'add' 'add_ln339_1' <Predicate = (icmp_ln335)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln339_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln339_1, i32 2, i32 63" [kernel_attention.cpp:339]   --->   Operation 85 'partselect' 'trunc_ln339_2' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln339_1 = sext i62 %trunc_ln339_2" [kernel_attention.cpp:339]   --->   Operation 86 'sext' 'sext_ln339_1' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln339_1" [kernel_attention.cpp:339]   --->   Operation 87 'getelementptr' 'gmem_addr_25' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i64 %in_ch_1" [kernel_attention.cpp:341]   --->   Operation 88 'trunc' 'trunc_ln341' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.88ns)   --->   "%add_ln341_1 = add i32 %trunc_ln341, i32 1" [kernel_attention.cpp:341]   --->   Operation 89 'add' 'add_ln341_1' <Predicate = (icmp_ln335)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [36/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 90 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 91 [7/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [kernel_attention.cpp:339]   --->   Operation 91 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 92 [35/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 92 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 93 [6/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [kernel_attention.cpp:339]   --->   Operation 93 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 94 [7/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [kernel_attention.cpp:339]   --->   Operation 94 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [34/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 95 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 96 [5/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [kernel_attention.cpp:339]   --->   Operation 96 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 97 [6/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [kernel_attention.cpp:339]   --->   Operation 97 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [33/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 98 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 99 [4/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [kernel_attention.cpp:339]   --->   Operation 99 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 100 [5/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [kernel_attention.cpp:339]   --->   Operation 100 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 101 [32/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 101 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 102 [3/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [kernel_attention.cpp:339]   --->   Operation 102 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 103 [4/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [kernel_attention.cpp:339]   --->   Operation 103 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 104 [31/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 104 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 105 [2/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [kernel_attention.cpp:339]   --->   Operation 105 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 106 [3/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [kernel_attention.cpp:339]   --->   Operation 106 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 107 [30/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 107 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 108 [1/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [kernel_attention.cpp:339]   --->   Operation 108 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 109 [2/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [kernel_attention.cpp:339]   --->   Operation 109 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 110 [29/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 110 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 111 [1/1] (36.5ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24" [kernel_attention.cpp:339]   --->   Operation 111 'read' 'gmem_addr_24_read' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 112 [1/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [kernel_attention.cpp:339]   --->   Operation 112 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 113 [28/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 113 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 114 [1/1] (36.5ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [kernel_attention.cpp:339]   --->   Operation 114 'read' 'gmem_addr_25_read' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 115 [27/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 115 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 20.4>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln339_1 = bitcast i32 %gmem_addr_24_read" [kernel_attention.cpp:339]   --->   Operation 116 'bitcast' 'bitcast_ln339_1' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln339_2 = bitcast i32 %gmem_addr_25_read" [kernel_attention.cpp:339]   --->   Operation 117 'bitcast' 'bitcast_ln339_2' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (20.4ns)   --->   "%mul = fmul i32 %bitcast_ln339_1, i32 %bitcast_ln339_2" [kernel_attention.cpp:339]   --->   Operation 118 'fmul' 'mul' <Predicate = (icmp_ln335)> <Delay = 20.4> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 0> <II = 1> <Delay = 20.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [26/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 119 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 120 [25/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 120 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 121 [24/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 121 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 122 [23/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 122 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 123 [22/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 123 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 124 [21/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 124 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 125 [20/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 125 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 126 [19/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 126 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 127 [18/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 127 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 128 [17/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 128 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 129 [16/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 129 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 130 [15/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 130 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 131 [14/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 131 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 132 [13/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 132 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 133 [12/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 133 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 134 [11/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 134 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 135 [10/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 135 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 136 [9/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 136 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 137 [8/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 137 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 138 [7/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 138 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 139 [6/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 139 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 140 [5/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 140 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 141 [4/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 141 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 142 [3/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 142 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.16>
ST_36 : Operation 143 [2/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 143 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 31.1>
ST_37 : Operation 144 [1/1] (0.00ns)   --->   "%add8122_load = load i32 %add8122" [kernel_attention.cpp:339]   --->   Operation 144 'load' 'add8122_load' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_37 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [kernel_attention.cpp:300]   --->   Operation 145 'specloopname' 'specloopname_ln300' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_37 : Operation 146 [1/1] (30.7ns)   --->   "%add = fadd i32 %add8122_load, i32 %mul" [kernel_attention.cpp:339]   --->   Operation 146 'fadd' 'add' <Predicate = (icmp_ln335)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 147 [1/1] (1.14ns)   --->   "%add_ln341 = add i64 %in_ch_1, i64 1" [kernel_attention.cpp:341]   --->   Operation 147 'add' 'add_ln341' <Predicate = (icmp_ln335)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 148 [1/36] (1.16ns)   --->   "%srem_ln341 = srem i32 %add_ln341_1, i32 80" [kernel_attention.cpp:341]   --->   Operation 148 'srem' 'srem_ln341' <Predicate = (icmp_ln335)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln341_1 = trunc i8 %srem_ln341" [kernel_attention.cpp:341]   --->   Operation 149 'trunc' 'trunc_ln341_1' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_37 : Operation 150 [1/1] (0.58ns)   --->   "%icmp_ln341 = icmp_eq  i8 %trunc_ln341_1, i8 0" [kernel_attention.cpp:341]   --->   Operation 150 'icmp' 'icmp_ln341' <Predicate = (icmp_ln335)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %icmp_ln341, void %for.inc, void %for.end.loopexit.exitStub" [kernel_attention.cpp:341]   --->   Operation 151 'br' 'br_ln341' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_37 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln335 = store i64 %add_ln340, i64 %kernelChannelIdx" [kernel_attention.cpp:335]   --->   Operation 152 'store' 'store_ln335' <Predicate = (icmp_ln335 & !icmp_ln341)> <Delay = 0.38>
ST_37 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln335 = store i64 %add_ln341, i64 %in_ch" [kernel_attention.cpp:335]   --->   Operation 153 'store' 'store_ln335' <Predicate = (icmp_ln335 & !icmp_ln341)> <Delay = 0.38>
ST_37 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln335 = store i32 %add, i32 %add8122" [kernel_attention.cpp:335]   --->   Operation 154 'store' 'store_ln335' <Predicate = (icmp_ln335 & !icmp_ln341)> <Delay = 0.38>
ST_37 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln335 = br void %for.body56" [kernel_attention.cpp:335]   --->   Operation 155 'br' 'br_ln335' <Predicate = (icmp_ln335 & !icmp_ln341)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.38>
ST_38 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add8122_out, i32 %add8122_load" [kernel_attention.cpp:339]   --->   Operation 156 'write' 'write_ln339' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_38 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_out, i32 %add" [kernel_attention.cpp:339]   --->   Operation 157 'write' 'write_ln339' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_38 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 158 'br' 'br_ln0' <Predicate = (icmp_ln335)> <Delay = 0.38>
ST_38 : Operation 159 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.cond.cleanup55.loopexit.exitStub, i1 0, void %for.end.loopexit.exitStub"   --->   Operation 159 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 160 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 39 <SV = 2> <Delay = 0.38>
ST_39 : Operation 161 [1/1] (0.00ns)   --->   "%add8122_load_1 = load i32 %add8122"   --->   Operation 161 'load' 'add8122_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add8122_out, i32 %add8122_load_1"   --->   Operation 162 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 163 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('kernelChannelIdx') [15]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'kernelChannelIdx' [31]  (0.387 ns)

 <State 2>: 6.12ns
The critical path consists of the following:
	'load' operation ('in_ch', kernel_attention.cpp:341) on local variable 'in_ch' [36]  (0 ns)
	'mul' operation ('mul_ln337', kernel_attention.cpp:337) [46]  (4.14 ns)
	'add' operation ('add_ln339_3', kernel_attention.cpp:339) [51]  (0.835 ns)
	'add' operation ('add_ln339', kernel_attention.cpp:339) [54]  (1.15 ns)

 <State 3>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [58]  (36.5 ns)

 <State 4>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [58]  (36.5 ns)

 <State 5>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [58]  (36.5 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [58]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [58]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [58]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [58]  (36.5 ns)

 <State 10>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [59]  (36.5 ns)

 <State 11>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read', kernel_attention.cpp:339) on port 'gmem' (kernel_attention.cpp:339) [69]  (36.5 ns)

 <State 12>: 20.4ns
The critical path consists of the following:
	'fmul' operation ('mul', kernel_attention.cpp:339) [71]  (20.4 ns)

 <State 13>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 14>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 15>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 16>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 17>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 18>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 19>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 20>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 21>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 22>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 23>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 24>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 25>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 26>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 27>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 28>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 29>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 30>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 31>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 32>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 33>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 34>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 35>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 36>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln341', kernel_attention.cpp:341) [76]  (1.17 ns)

 <State 37>: 31.1ns
The critical path consists of the following:
	'load' operation ('add8122_load', kernel_attention.cpp:339) on local variable 'add8122' [43]  (0 ns)
	'fadd' operation ('add', kernel_attention.cpp:339) [72]  (30.7 ns)
	'store' operation ('store_ln335', kernel_attention.cpp:335) of variable 'add', kernel_attention.cpp:339 on local variable 'add8122' [83]  (0.387 ns)

 <State 38>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [94]  (0.387 ns)
	'phi' operation ('UnifiedRetVal') [94]  (0 ns)

 <State 39>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [94]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
