######################################################################

# Created by Genus(TM) Synthesis Solution 19.11-s087_1 on Tue Sep 12 20:28:32 CEST 2023

# This file contains the RC script for design:mtm_riscv_chip

######################################################################

set_db -quiet information_level 6
set_db -quiet design_mode_process 70.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet db_units 2000
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 58 0.0 90.482301} {to_generic 21 86 22 121} {first_condense 27 116 44 169} {PBS_Generic_Opt-Post 59 117 62.18878999999998 152.671091} {{PBS_Generic-Postgen HBO Optimizations} 9 126 9.0 161.671091} {PBS_TechMap-Start 0 134 0.0 168.671091} {{PBS_TechMap-Premap HBO Optimizations} 0 134 1.0 169.671091} {first_condense 19 160 32 231} {reify 24 184 71 303} {{PBS_Techmap-Global Mapping} 59 193 64.47753700000007 234.14862800000006} {{PBS_TechMap-Datapath Postmap Operations} 83 276 90.08930100000063 324.2379290000007} {{PBS_TechMap-Postmap HBO Optimizations} 1 277 0.8063179999999761 325.04424700000067} {{PBS_TechMap-Postmap Clock Gating} 1 278 1.0 326.04424700000067} {{PBS_TechMap-Postmap Cleanup} 12 290 11.70399500000002 337.7482420000007} {PBS_Techmap-Post_MBCI 0 291 0.0 337.7482420000007} {incr_opt 32 332 57 508} }
set_db -quiet hdl_error_on_latch true
set_db -quiet tinfo_tstamp_file .rs_jpawlak.tstamp
set_db -quiet metric_enable true
set_db -quiet design_process_node 40
set_db -quiet syn_map_effort medium
set_db -quiet syn_opt_effort medium
set_db -quiet remove_assigns true
set_db -quiet wlec_set_cdn_synth_root true
set_db -quiet hdl_track_filename_row_col true
set_db -quiet verification_directory_naming_style ./LEC
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid e4c6874c-0519-4e35-a7e8-bf298133338e
set_db -quiet shrink_factor 0.9
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet init_ground_nets VSS
set_db -quiet init_power_nets {VDD VDDPST}
if {[vfind design:mtm_riscv_chip -mode WC_av] eq ""} {
 create_mode -name WC_av -design design:mtm_riscv_chip 
}
if {[vfind design:mtm_riscv_chip -mode WCL_av] eq ""} {
 create_mode -name WCL_av -design design:mtm_riscv_chip 
}
if {[vfind design:mtm_riscv_chip -mode WCZ_av] eq ""} {
 create_mode -name WCZ_av -design design:mtm_riscv_chip 
}
set_db -quiet pin:mtm_riscv_chip/u_pads_in/u_clk/C .break_timing_paths_by_mode {{mode:mtm_riscv_chip/WC_av true} {mode:mtm_riscv_chip/WCL_av true} {mode:mtm_riscv_chip/WCZ_av true}}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet library_domain:WC_tc .wireload_selection wireload_selection:WC_stdcell_libs/tcbn40lpbwpwc/WireAreaForZero
set_db -quiet operating_condition:WC_stdcell_libs/tcbn40lpbwpwc/WCCOM .tree_type balanced_tree
set_db -quiet operating_condition:WC_stdcell_libs/tcbn40lpbwpwc/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:WC_mem_libs/ts1n40lpb4096x32m4m_ss0p99v125c/ss0p99v125c .tree_type balanced_tree
set_db -quiet operating_condition:WC_mem_libs/ts1n40lpb4096x32m4m_ss0p99v125c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:WC_iocell_libs/tpfn40lpgv2od3wc1/WCCOM1 .tree_type worst_case_tree
set_db -quiet operating_condition:WC_iocell_libs/tpfn40lpgv2od3wc1/_nominal_ .tree_type balanced_tree
set_db -quiet library_domain:WCL_tc .wireload_selection wireload_selection:WCL_stdcell_libs/tcbn40lpbwpwcl/WireAreaForZero
set_db -quiet operating_condition:WCL_stdcell_libs/tcbn40lpbwpwcl/WCLCOM .tree_type balanced_tree
set_db -quiet operating_condition:WCL_stdcell_libs/tcbn40lpbwpwcl/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:WCL_mem_libs/ts1n40lpb4096x32m4m_ss0p99vm40c/ss0p99vm40c .tree_type balanced_tree
set_db -quiet operating_condition:WCL_mem_libs/ts1n40lpb4096x32m4m_ss0p99vm40c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:WCL_iocell_libs/tpfn40lpgv2od3wcl1/WCLCOM1 .tree_type worst_case_tree
set_db -quiet operating_condition:WCL_iocell_libs/tpfn40lpgv2od3wcl1/_nominal_ .tree_type balanced_tree
set_db -quiet library_domain:WCZ_tc .wireload_selection wireload_selection:WCZ_stdcell_libs/tcbn40lpbwpwcz/WireAreaForZero
set_db -quiet operating_condition:WCZ_stdcell_libs/tcbn40lpbwpwcz/WCZCOM .tree_type balanced_tree
set_db -quiet operating_condition:WCZ_stdcell_libs/tcbn40lpbwpwcz/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:WCZ_mem_libs/ts1n40lpb4096x32m4m_ss0p99v0c/ss0p99v0c .tree_type balanced_tree
set_db -quiet operating_condition:WCZ_mem_libs/ts1n40lpb4096x32m4m_ss0p99v0c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:WCZ_iocell_libs/tpfn40lpgv2od3wcz1/WCZCOM1 .tree_type worst_case_tree
set_db -quiet operating_condition:WCZ_iocell_libs/tpfn40lpgv2od3wcz1/_nominal_ .tree_type balanced_tree
set_db -quiet library_domain:ML_tc .wireload_selection wireload_selection:ML_stdcell_libs/tcbn40lpbwpml/WireAreaForZero
set_db -quiet operating_condition:ML_stdcell_libs/tcbn40lpbwpml/MLCOM .tree_type balanced_tree
set_db -quiet operating_condition:ML_stdcell_libs/tcbn40lpbwpml/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ML_mem_libs/ts1n40lpb4096x32m4m_ff1p21v125c/ff1p21v125c .tree_type balanced_tree
set_db -quiet operating_condition:ML_mem_libs/ts1n40lpb4096x32m4m_ff1p21v125c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ML_iocell_libs/tpfn40lpgv2od3ml1/MLCOM1 .tree_type best_case_tree
set_db -quiet operating_condition:ML_iocell_libs/tpfn40lpgv2od3ml1/_nominal_ .tree_type balanced_tree
set_db -quiet library_domain:LT_tc .wireload_selection wireload_selection:LT_stdcell_libs/tcbn40lpbwplt/WireAreaForZero
set_db -quiet operating_condition:LT_stdcell_libs/tcbn40lpbwplt/LTCOM .tree_type balanced_tree
set_db -quiet operating_condition:LT_stdcell_libs/tcbn40lpbwplt/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:LT_mem_libs/ts1n40lpb4096x32m4m_ff1p21vm40c/ff1p21vm40c .tree_type balanced_tree
set_db -quiet operating_condition:LT_mem_libs/ts1n40lpb4096x32m4m_ff1p21vm40c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:LT_iocell_libs/tpfn40lpgv2od3lt1/LTCOM1 .tree_type best_case_tree
set_db -quiet operating_condition:LT_iocell_libs/tpfn40lpgv2od3lt1/_nominal_ .tree_type balanced_tree
::legacy::set_attr -quiet ui_respects_preserve 0 /
::legacy::set_attribute -quiet library_domain library_domain:WC_tc design:mtm_riscv_chip
::legacy::set_attr -quiet ui_respects_preserve true /
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk1 -mode mode:mtm_riscv_chip/WC_av -domain domain_1 -period 20000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -design design:mtm_riscv_chip pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet clock:mtm_riscv_chip/WC_av/clk1 .slew {100.0 100.0 100.0 100.0}
set_db -quiet clock:mtm_riscv_chip/WC_av/clk1 .clock_setup_uncertainty {2000.0 2000.0}
set_db -quiet clock:mtm_riscv_chip/WC_av/clk1 .clock_hold_uncertainty {50.0 50.0}
define_clock -name clk1 -mode mode:mtm_riscv_chip/WCL_av -domain domain_1 -period 20000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -design design:mtm_riscv_chip pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet clock:mtm_riscv_chip/WCL_av/clk1 .slew {100.0 100.0 100.0 100.0}
set_db -quiet clock:mtm_riscv_chip/WCL_av/clk1 .clock_setup_uncertainty {2000.0 2000.0}
set_db -quiet clock:mtm_riscv_chip/WCL_av/clk1 .clock_hold_uncertainty {50.0 50.0}
define_clock -name clk1 -mode mode:mtm_riscv_chip/WCZ_av -domain domain_1 -period 20000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -design design:mtm_riscv_chip pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet clock:mtm_riscv_chip/WCZ_av/clk1 .slew {100.0 100.0 100.0 100.0}
set_db -quiet clock:mtm_riscv_chip/WCZ_av/clk1 .clock_setup_uncertainty {2000.0 2000.0}
set_db -quiet clock:mtm_riscv_chip/WCZ_av/clk1 .clock_hold_uncertainty {50.0 50.0}
define_cost_group -design design:mtm_riscv_chip -name clk1
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:mtm_riscv_chip/WC_av/clk1 -name create_clock_delay_domain_1_clk1_R_0 pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet external_delay:mtm_riscv_chip/WC_av/create_clock_delay_domain_1_clk1_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -edge_fall -name create_clock_delay_domain_1_clk1_F_0 pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet external_delay:mtm_riscv_chip/WC_av/create_clock_delay_domain_1_clk1_F_0 .clock_network_latency_included true
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_23 port:mtm_riscv_chip/clk
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_24 port:mtm_riscv_chip/rst_n
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_25 {{port:mtm_riscv_chip/gpio_din[3]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_26 {{port:mtm_riscv_chip/gpio_din[2]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_27 {{port:mtm_riscv_chip/gpio_din[1]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_28 {{port:mtm_riscv_chip/gpio_din[0]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_29 port:mtm_riscv_chip/uart_sin
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_30 {{port:mtm_riscv_chip/gpio_dout[3]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_31 {{port:mtm_riscv_chip/gpio_dout[2]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_32 {{port:mtm_riscv_chip/gpio_dout[1]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_33 {{port:mtm_riscv_chip/gpio_dout[0]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WC_av/clk1 -name tmp_sdc_WCL_av.sdc_2_line_34 port:mtm_riscv_chip/uart_sout
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name create_clock_delay_domain_1_clk1_R_0_1 pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet external_delay:mtm_riscv_chip/WCL_av/create_clock_delay_domain_1_clk1_R_0_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -edge_fall -name create_clock_delay_domain_1_clk1_F_0_1 pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet external_delay:mtm_riscv_chip/WCL_av/create_clock_delay_domain_1_clk1_F_0_1 .clock_network_latency_included true
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_23 port:mtm_riscv_chip/clk
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_24 port:mtm_riscv_chip/rst_n
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_25 {{port:mtm_riscv_chip/gpio_din[3]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_26 {{port:mtm_riscv_chip/gpio_din[2]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_27 {{port:mtm_riscv_chip/gpio_din[1]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_28 {{port:mtm_riscv_chip/gpio_din[0]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_29 port:mtm_riscv_chip/uart_sin
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_30 {{port:mtm_riscv_chip/gpio_dout[3]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_31 {{port:mtm_riscv_chip/gpio_dout[2]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_32 {{port:mtm_riscv_chip/gpio_dout[1]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_33 {{port:mtm_riscv_chip/gpio_dout[0]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCL_av/clk1 -name tmp_sdc_WC_av.sdc_line_34 port:mtm_riscv_chip/uart_sout
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name create_clock_delay_domain_1_clk1_R_0_2 pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet external_delay:mtm_riscv_chip/WCZ_av/create_clock_delay_domain_1_clk1_R_0_2 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -edge_fall -name create_clock_delay_domain_1_clk1_F_0_2 pin:mtm_riscv_chip/u_pads_in/u_clk/C
set_db -quiet external_delay:mtm_riscv_chip/WCZ_av/create_clock_delay_domain_1_clk1_F_0_2 .clock_network_latency_included true
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_23 port:mtm_riscv_chip/clk
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_24 port:mtm_riscv_chip/rst_n
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_25 {{port:mtm_riscv_chip/gpio_din[3]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_26 {{port:mtm_riscv_chip/gpio_din[2]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_27 {{port:mtm_riscv_chip/gpio_din[1]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_28 {{port:mtm_riscv_chip/gpio_din[0]}}
external_delay -accumulate -input {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_29 port:mtm_riscv_chip/uart_sin
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_30 {{port:mtm_riscv_chip/gpio_dout[3]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_31 {{port:mtm_riscv_chip/gpio_dout[2]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_32 {{port:mtm_riscv_chip/gpio_dout[1]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_33 {{port:mtm_riscv_chip/gpio_dout[0]}}
external_delay -accumulate -output {5000.0 5000.0 5000.0 5000.0} -clock clock:mtm_riscv_chip/WCZ_av/clk1 -name tmp_sdc_WC_av.sdc_4_line_34 port:mtm_riscv_chip/uart_sout
path_group -paths [specify_paths -mode mode:mtm_riscv_chip/WCL_av -to clock:mtm_riscv_chip/WCL_av/clk1]  -name clk1 -group cost_group:mtm_riscv_chip/clk1 -user_priority -1047552
path_group -paths [specify_paths -mode mode:mtm_riscv_chip/WC_av -to clock:mtm_riscv_chip/WC_av/clk1]  -name clk1 -group cost_group:mtm_riscv_chip/clk1 -user_priority -1047552
path_group -paths [specify_paths -mode mode:mtm_riscv_chip/WCZ_av -to clock:mtm_riscv_chip/WCZ_av/clk1]  -name clk1 -group cost_group:mtm_riscv_chip/clk1 -user_priority -1047552
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
identify_multibit_cell_abstract_scan_segments -design design:mtm_riscv_chip
# END DFT SECTION
set_db -quiet design:mtm_riscv_chip .seq_reason_deleted_internal {{u_soc/u_uart/u_uart_clock_generator/falling_edge_reg unloaded u_soc/u_uart/u_uart_clock_generator/falling_edge} {{u_soc/u_gpio/csr_reg[idr][4]} {{constant 0}} {u_soc/u_gpio/csr.idr[4]}} {{u_soc/u_gpio/csr_reg[idr][5]} {{constant 0}} {u_soc/u_gpio/csr.idr[5]}} {{u_soc/u_gpio/csr_reg[idr][6]} {{constant 0}} {u_soc/u_gpio/csr.idr[6]}} {{u_soc/u_gpio/csr_reg[idr][7]} {{constant 0}} {u_soc/u_gpio/csr.idr[7]}} {{u_soc/u_gpio/csr_reg[idr][8]} {{constant 0}} {u_soc/u_gpio/csr.idr[8]}} {{u_soc/u_gpio/csr_reg[idr][9]} {{constant 0}} {u_soc/u_gpio/csr.idr[9]}} {{u_soc/u_gpio/csr_reg[idr][10]} {{constant 0}} {u_soc/u_gpio/csr.idr[10]}} {{u_soc/u_gpio/csr_reg[idr][11]} {{constant 0}} {u_soc/u_gpio/csr.idr[11]}} {{u_soc/u_gpio/csr_reg[idr][12]} {{constant 0}} {u_soc/u_gpio/csr.idr[12]}} {{u_soc/u_gpio/csr_reg[idr][13]} {{constant 0}} {u_soc/u_gpio/csr.idr[13]}} {{u_soc/u_gpio/csr_reg[idr][14]} {{constant 0}} {u_soc/u_gpio/csr.idr[14]}} {{u_soc/u_gpio/csr_reg[idr][15]} {{constant 0}} {u_soc/u_gpio/csr.idr[15]}} {{u_soc/u_gpio/csr_reg[idr][16]} {{constant 0}} {u_soc/u_gpio/csr.idr[16]}} {{u_soc/u_gpio/csr_reg[idr][17]} {{constant 0}} {u_soc/u_gpio/csr.idr[17]}} {{u_soc/u_gpio/csr_reg[idr][18]} {{constant 0}} {u_soc/u_gpio/csr.idr[18]}} {{u_soc/u_gpio/csr_reg[idr][19]} {{constant 0}} {u_soc/u_gpio/csr.idr[19]}} {{u_soc/u_gpio/csr_reg[idr][20]} {{constant 0}} {u_soc/u_gpio/csr.idr[20]}} {{u_soc/u_gpio/csr_reg[idr][21]} {{constant 0}} {u_soc/u_gpio/csr.idr[21]}} {{u_soc/u_gpio/csr_reg[idr][22]} {{constant 0}} {u_soc/u_gpio/csr.idr[22]}} {{u_soc/u_gpio/csr_reg[idr][23]} {{constant 0}} {u_soc/u_gpio/csr.idr[23]}} {{u_soc/u_gpio/csr_reg[idr][24]} {{constant 0}} {u_soc/u_gpio/csr.idr[24]}} {{u_soc/u_gpio/csr_reg[idr][25]} {{constant 0}} {u_soc/u_gpio/csr.idr[25]}} {{u_soc/u_gpio/csr_reg[idr][26]} {{constant 0}} {u_soc/u_gpio/csr.idr[26]}} {{u_soc/u_gpio/csr_reg[idr][27]} {{constant 0}} {u_soc/u_gpio/csr.idr[27]}} {{u_soc/u_gpio/csr_reg[idr][28]} {{constant 0}} {u_soc/u_gpio/csr.idr[28]}} {{u_soc/u_gpio/csr_reg[idr][29]} {{constant 0}} {u_soc/u_gpio/csr.idr[29]}} {{u_soc/u_gpio/csr_reg[idr][30]} {{constant 0}} {u_soc/u_gpio/csr.idr[30]}} {{u_soc/u_gpio/csr_reg[idr][31]} {{constant 0}} {u_soc/u_gpio/csr.idr[31]}} {{u_soc/u_core/u_rf/mem_reg[0][0]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][0]}} {{u_soc/u_core/u_rf/mem_reg[0][1]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][1]}} {{u_soc/u_core/u_rf/mem_reg[0][2]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][2]}} {{u_soc/u_core/u_rf/mem_reg[0][3]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][3]}} {{u_soc/u_core/u_rf/mem_reg[0][4]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][4]}} {{u_soc/u_core/u_rf/mem_reg[0][5]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][5]}} {{u_soc/u_core/u_rf/mem_reg[0][6]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][6]}} {{u_soc/u_core/u_rf/mem_reg[0][7]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][7]}} {{u_soc/u_core/u_rf/mem_reg[0][8]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][8]}} {{u_soc/u_core/u_rf/mem_reg[0][9]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][9]}} {{u_soc/u_core/u_rf/mem_reg[0][10]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][10]}} {{u_soc/u_core/u_rf/mem_reg[0][11]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][11]}} {{u_soc/u_core/u_rf/mem_reg[0][12]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][12]}} {{u_soc/u_core/u_rf/mem_reg[0][13]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][13]}} {{u_soc/u_core/u_rf/mem_reg[0][14]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][14]}} {{u_soc/u_core/u_rf/mem_reg[0][15]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][15]}} {{u_soc/u_core/u_rf/mem_reg[0][16]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][16]}} {{u_soc/u_core/u_rf/mem_reg[0][17]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][17]}} {{u_soc/u_core/u_rf/mem_reg[0][18]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][18]}} {{u_soc/u_core/u_rf/mem_reg[0][19]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][19]}} {{u_soc/u_core/u_rf/mem_reg[0][20]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][20]}} {{u_soc/u_core/u_rf/mem_reg[0][21]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][21]}} {{u_soc/u_core/u_rf/mem_reg[0][22]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][22]}} {{u_soc/u_core/u_rf/mem_reg[0][23]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][23]}} {{u_soc/u_core/u_rf/mem_reg[0][24]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][24]}} {{u_soc/u_core/u_rf/mem_reg[0][25]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][25]}} {{u_soc/u_core/u_rf/mem_reg[0][26]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][26]}} {{u_soc/u_core/u_rf/mem_reg[0][27]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][27]}} {{u_soc/u_core/u_rf/mem_reg[0][28]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][28]}} {{u_soc/u_core/u_rf/mem_reg[0][29]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][29]}} {{u_soc/u_core/u_rf/mem_reg[0][30]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][30]}} {{u_soc/u_core/u_rf/mem_reg[0][31]} {{constant 0}} {u_soc/u_core/u_rf/mem[0][31]}} {{u_soc/u_boot_rom/ibus_rdata_reg[0]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[0]}} {u_soc/u_boot_rom/ibus.rdata[0]} {u_soc/u_boot_rom/dbus.rdata[0]}} {{u_soc/u_boot_rom/ibus_rdata_reg[1]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[1]}} {u_soc/u_boot_rom/ibus.rdata[1]} {u_soc/u_boot_rom/dbus.rdata[1]}} {{u_soc/u_boot_rom/ibus_rdata_reg[2]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[2]}} {u_soc/u_boot_rom/ibus.rdata[2]} {u_soc/u_boot_rom/dbus.rdata[2]}} {{u_soc/u_boot_rom/ibus_rdata_reg[3]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[3]}} {u_soc/u_boot_rom/ibus.rdata[3]} {u_soc/u_boot_rom/dbus.rdata[3]}} {{u_soc/u_boot_rom/ibus_rdata_reg[4]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[4]}} {u_soc/u_boot_rom/ibus.rdata[4]} {u_soc/u_boot_rom/dbus.rdata[4]}} {{u_soc/u_boot_rom/ibus_rdata_reg[5]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[5]}} {u_soc/u_boot_rom/ibus.rdata[5]} {u_soc/u_boot_rom/dbus.rdata[5]}} {{u_soc/u_boot_rom/ibus_rdata_reg[6]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[6]}} {u_soc/u_boot_rom/ibus.rdata[6]} {u_soc/u_boot_rom/dbus.rdata[6]}} {{u_soc/u_boot_rom/ibus_rdata_reg[7]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[7]}} {u_soc/u_boot_rom/ibus.rdata[7]} {u_soc/u_boot_rom/dbus.rdata[7]}} {{u_soc/u_boot_rom/ibus_rdata_reg[8]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[8]}} {u_soc/u_boot_rom/ibus.rdata[8]} {u_soc/u_boot_rom/dbus.rdata[8]}} {{u_soc/u_boot_rom/ibus_rdata_reg[9]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[9]}} {u_soc/u_boot_rom/ibus.rdata[9]} {u_soc/u_boot_rom/dbus.rdata[9]}} {{u_soc/u_boot_rom/ibus_rdata_reg[10]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[10]}} {u_soc/u_boot_rom/ibus.rdata[10]} {u_soc/u_boot_rom/dbus.rdata[10]}} {{u_soc/u_boot_rom/ibus_rdata_reg[11]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[11]}} {u_soc/u_boot_rom/ibus.rdata[11]} {u_soc/u_boot_rom/dbus.rdata[11]}} {{u_soc/u_boot_rom/ibus_rdata_reg[12]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[12]}} {u_soc/u_boot_rom/ibus.rdata[12]} {u_soc/u_boot_rom/dbus.rdata[12]}} {{u_soc/u_boot_rom/ibus_rdata_reg[13]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[13]}} {u_soc/u_boot_rom/ibus.rdata[13]} {u_soc/u_boot_rom/dbus.rdata[13]}} {{u_soc/u_boot_rom/ibus_rdata_reg[14]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[14]}} {u_soc/u_boot_rom/ibus.rdata[14]} {u_soc/u_boot_rom/dbus.rdata[14]}} {{u_soc/u_boot_rom/ibus_rdata_reg[15]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[15]}} {u_soc/u_boot_rom/ibus.rdata[15]} {u_soc/u_boot_rom/dbus.rdata[15]}} {{u_soc/u_boot_rom/ibus_rdata_reg[16]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[16]}} {u_soc/u_boot_rom/ibus.rdata[16]} {u_soc/u_boot_rom/dbus.rdata[16]}} {{u_soc/u_boot_rom/ibus_rdata_reg[17]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[17]}} {u_soc/u_boot_rom/ibus.rdata[17]} {u_soc/u_boot_rom/dbus.rdata[17]}} {{u_soc/u_boot_rom/ibus_rdata_reg[18]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[18]}} {u_soc/u_boot_rom/ibus.rdata[18]} {u_soc/u_boot_rom/dbus.rdata[18]}} {{u_soc/u_boot_rom/ibus_rdata_reg[19]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[19]}} {u_soc/u_boot_rom/ibus.rdata[19]} {u_soc/u_boot_rom/dbus.rdata[19]}} {{u_soc/u_boot_rom/ibus_rdata_reg[20]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[20]}} {u_soc/u_boot_rom/ibus.rdata[20]} {u_soc/u_boot_rom/dbus.rdata[20]}} {{u_soc/u_boot_rom/ibus_rdata_reg[21]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[21]}} {u_soc/u_boot_rom/ibus.rdata[21]} {u_soc/u_boot_rom/dbus.rdata[21]}} {{u_soc/u_boot_rom/ibus_rdata_reg[22]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[22]}} {u_soc/u_boot_rom/ibus.rdata[22]} {u_soc/u_boot_rom/dbus.rdata[22]}} {{u_soc/u_boot_rom/ibus_rdata_reg[23]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[23]}} {u_soc/u_boot_rom/ibus.rdata[23]} {u_soc/u_boot_rom/dbus.rdata[23]}} {{u_soc/u_boot_rom/ibus_rdata_reg[24]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[24]}} {u_soc/u_boot_rom/ibus.rdata[24]} {u_soc/u_boot_rom/dbus.rdata[24]}} {{u_soc/u_boot_rom/ibus_rdata_reg[25]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[25]}} {u_soc/u_boot_rom/ibus.rdata[25]} {u_soc/u_boot_rom/dbus.rdata[25]}} {{u_soc/u_boot_rom/ibus_rdata_reg[26]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[26]}} {u_soc/u_boot_rom/ibus.rdata[26]} {u_soc/u_boot_rom/dbus.rdata[26]}} {{u_soc/u_boot_rom/ibus_rdata_reg[27]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[27]}} {u_soc/u_boot_rom/ibus.rdata[27]} {u_soc/u_boot_rom/dbus.rdata[27]}} {{u_soc/u_boot_rom/ibus_rdata_reg[28]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[28]}} {u_soc/u_boot_rom/ibus.rdata[28]} {u_soc/u_boot_rom/dbus.rdata[28]}} {{u_soc/u_boot_rom/ibus_rdata_reg[29]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[29]}} {u_soc/u_boot_rom/ibus.rdata[29]} {u_soc/u_boot_rom/dbus.rdata[29]}} {{u_soc/u_boot_rom/ibus_rdata_reg[30]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[30]}} {u_soc/u_boot_rom/ibus.rdata[30]} {u_soc/u_boot_rom/dbus.rdata[30]}} {{u_soc/u_boot_rom/ibus_rdata_reg[31]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[31]}} {u_soc/u_boot_rom/ibus.rdata[31]} {u_soc/u_boot_rom/dbus.rdata[31]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[0]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[0]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[1]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[1]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[2]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[2]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[3]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[3]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[4]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[4]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[5]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[5]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[6]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[6]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[7]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[7]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[8]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[8]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[9]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[9]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[10]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[10]}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[11]} unloaded {u_soc/u_data_bus_arbiter/requested_addr[11]}} {{u_soc/u_data_bus_arbiter/state_reg[0]} {{constant 0}} {u_soc/u_data_bus_arbiter/state[0]}}}
set_db -quiet design:mtm_riscv_chip .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 277776} {cell_count 11181} {utilization  0.00} {runtime 21 86 22 121} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 278774} {cell_count 15499} {utilization  0.00} {runtime 27 116 44 169} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 277408} {cell_count 14676} {utilization  0.00} {runtime 19 160 32 231} }{reify {wns 1155} {tns 0} {vep 0} {area 262564} {cell_count 7198} {utilization  0.00} {runtime 24 184 71 303} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 261535} {cell_count 6678} {utilization  0.00} {runtime 32 332 57 508} }}
set_db -quiet design:mtm_riscv_chip .clock_gating_check_delay {no_value no_value 0.0 0.0}
set_db -quiet design:mtm_riscv_chip .seq_mbci_coverage 0.0
set_db -quiet design:mtm_riscv_chip .hdl_user_name mtm_riscv_chip
set_db -quiet design:mtm_riscv_chip .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet design:mtm_riscv_chip .verification_directory ./LEC
set_db -quiet design:mtm_riscv_chip .seq_reason_deleted {{u_soc/u_uart/u_uart_clock_generator/falling_edge_reg unloaded} {{u_soc/u_gpio/csr_reg[idr][4]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][5]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][6]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][7]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][8]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][9]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][10]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][11]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][12]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][13]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][14]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][15]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][16]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][17]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][18]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][19]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][20]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][21]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][22]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][23]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][24]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][25]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][26]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][27]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][28]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][29]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][30]} {{constant 0}}} {{u_soc/u_gpio/csr_reg[idr][31]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][0]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][1]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][2]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][3]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][4]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][5]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][6]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][7]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][8]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][9]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][10]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][11]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][12]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][13]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][14]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][15]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][16]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][17]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][18]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][19]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][20]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][21]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][22]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][23]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][24]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][25]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][26]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][27]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][28]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][29]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][30]} {{constant 0}}} {{u_soc/u_core/u_rf/mem_reg[0][31]} {{constant 0}}} {{u_soc/u_boot_rom/ibus_rdata_reg[0]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[0]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[1]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[1]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[2]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[2]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[3]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[3]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[4]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[4]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[5]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[5]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[6]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[6]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[7]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[7]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[8]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[8]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[9]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[9]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[10]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[10]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[11]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[11]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[12]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[12]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[13]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[13]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[14]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[14]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[15]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[15]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[16]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[16]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[17]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[17]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[18]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[18]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[19]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[19]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[20]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[20]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[21]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[21]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[22]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[22]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[23]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[23]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[24]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[24]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[25]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[25]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[26]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[26]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[27]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[27]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[28]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[28]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[29]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[29]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[30]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[30]}}} {{u_soc/u_boot_rom/ibus_rdata_reg[31]} {{merged with u_soc/u_boot_rom/dbus_rdata_reg[31]}}} {{u_soc/u_data_bus_arbiter/requested_addr_reg[0]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[1]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[2]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[3]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[4]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[5]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[6]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[7]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[8]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[9]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[10]} unloaded} {{u_soc/u_data_bus_arbiter/requested_addr_reg[11]} unloaded} {{u_soc/u_data_bus_arbiter/state_reg[0]} {{constant 0}}}}
set_db -quiet design:mtm_riscv_chip .lp_clock_gating_max_flops inf
set_db -quiet design:mtm_riscv_chip .arch_filename rtl/netlist.sv
set_db -quiet design:mtm_riscv_chip .entity_filename rtl/netlist.sv
set_db -quiet port:mtm_riscv_chip/clk .input_slew_max_rise 500.0
set_db -quiet port:mtm_riscv_chip/clk .input_slew_max_fall 500.0
set_db -quiet port:mtm_riscv_chip/clk .input_slew_min_rise 500.0
set_db -quiet port:mtm_riscv_chip/clk .input_slew_min_fall 500.0
set_db -quiet port:mtm_riscv_chip/clk .fixed_slew_by_mode {{mode:mtm_riscv_chip/WC_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCL_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCZ_av {500.0 500.0 500.0 500.0}}}
set_db -quiet port:mtm_riscv_chip/clk .max_fanout 4.000
set_db -quiet port:mtm_riscv_chip/clk .max_fanout_by_mode {{mode:mtm_riscv_chip/WCL_av 4.000} {mode:mtm_riscv_chip/WC_av 4.000} {mode:mtm_riscv_chip/WCZ_av 4.000}}
set_db -quiet port:mtm_riscv_chip/clk .original_name clk
set_db -quiet port:mtm_riscv_chip/rst_n .input_slew_max_rise 500.0
set_db -quiet port:mtm_riscv_chip/rst_n .input_slew_max_fall 500.0
set_db -quiet port:mtm_riscv_chip/rst_n .input_slew_min_rise 500.0
set_db -quiet port:mtm_riscv_chip/rst_n .input_slew_min_fall 500.0
set_db -quiet port:mtm_riscv_chip/rst_n .fixed_slew_by_mode {{mode:mtm_riscv_chip/WC_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCL_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCZ_av {500.0 500.0 500.0 500.0}}}
set_db -quiet port:mtm_riscv_chip/rst_n .max_fanout 4.000
set_db -quiet port:mtm_riscv_chip/rst_n .max_fanout_by_mode {{mode:mtm_riscv_chip/WCL_av 4.000} {mode:mtm_riscv_chip/WC_av 4.000} {mode:mtm_riscv_chip/WCZ_av 4.000}}
set_db -quiet port:mtm_riscv_chip/rst_n .original_name rst_n
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .input_slew_max_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .input_slew_max_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .input_slew_min_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .input_slew_min_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .fixed_slew_by_mode {{mode:mtm_riscv_chip/WC_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCL_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCZ_av {500.0 500.0 500.0 500.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .max_fanout 4.000
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .max_fanout_by_mode {{mode:mtm_riscv_chip/WCL_av 4.000} {mode:mtm_riscv_chip/WC_av 4.000} {mode:mtm_riscv_chip/WCZ_av 4.000}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[3]} .original_name {gpio_din[3]}
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .input_slew_max_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .input_slew_max_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .input_slew_min_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .input_slew_min_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .fixed_slew_by_mode {{mode:mtm_riscv_chip/WC_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCL_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCZ_av {500.0 500.0 500.0 500.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .max_fanout 4.000
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .max_fanout_by_mode {{mode:mtm_riscv_chip/WCL_av 4.000} {mode:mtm_riscv_chip/WC_av 4.000} {mode:mtm_riscv_chip/WCZ_av 4.000}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[2]} .original_name {gpio_din[2]}
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .input_slew_max_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .input_slew_max_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .input_slew_min_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .input_slew_min_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .fixed_slew_by_mode {{mode:mtm_riscv_chip/WC_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCL_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCZ_av {500.0 500.0 500.0 500.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .max_fanout 4.000
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .max_fanout_by_mode {{mode:mtm_riscv_chip/WCL_av 4.000} {mode:mtm_riscv_chip/WC_av 4.000} {mode:mtm_riscv_chip/WCZ_av 4.000}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[1]} .original_name {gpio_din[1]}
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .input_slew_max_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .input_slew_max_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .input_slew_min_rise 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .input_slew_min_fall 500.0
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .fixed_slew_by_mode {{mode:mtm_riscv_chip/WC_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCL_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCZ_av {500.0 500.0 500.0 500.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .max_fanout 4.000
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .max_fanout_by_mode {{mode:mtm_riscv_chip/WCL_av 4.000} {mode:mtm_riscv_chip/WC_av 4.000} {mode:mtm_riscv_chip/WCZ_av 4.000}}
set_db -quiet {port:mtm_riscv_chip/gpio_din[0]} .original_name {gpio_din[0]}
set_db -quiet port:mtm_riscv_chip/uart_sin .input_slew_max_rise 500.0
set_db -quiet port:mtm_riscv_chip/uart_sin .input_slew_max_fall 500.0
set_db -quiet port:mtm_riscv_chip/uart_sin .input_slew_min_rise 500.0
set_db -quiet port:mtm_riscv_chip/uart_sin .input_slew_min_fall 500.0
set_db -quiet port:mtm_riscv_chip/uart_sin .fixed_slew_by_mode {{mode:mtm_riscv_chip/WC_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCL_av {500.0 500.0 500.0 500.0}} {mode:mtm_riscv_chip/WCZ_av {500.0 500.0 500.0 500.0}}}
set_db -quiet port:mtm_riscv_chip/uart_sin .max_fanout 4.000
set_db -quiet port:mtm_riscv_chip/uart_sin .max_fanout_by_mode {{mode:mtm_riscv_chip/WCL_av 4.000} {mode:mtm_riscv_chip/WC_av 4.000} {mode:mtm_riscv_chip/WCZ_av 4.000}}
set_db -quiet port:mtm_riscv_chip/uart_sin .original_name uart_sin
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_pin_cap_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_capacitance_max {30000.0 30000.0}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_capacitance_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_pin_cap_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_capacitance_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_pin_cap_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_capacitance_max_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .max_transition 4000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .max_transition_by_mode {{mode:mtm_riscv_chip/WCL_av 4000.0} {mode:mtm_riscv_chip/WC_av 4000.0} {mode:mtm_riscv_chip/WCZ_av 4000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .original_name {gpio_dout[3]}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[3]} .external_pin_cap {30000.0 30000.0}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_pin_cap_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_capacitance_max {30000.0 30000.0}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_capacitance_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_pin_cap_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_capacitance_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_pin_cap_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_capacitance_max_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .max_transition 4000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .max_transition_by_mode {{mode:mtm_riscv_chip/WCL_av 4000.0} {mode:mtm_riscv_chip/WC_av 4000.0} {mode:mtm_riscv_chip/WCZ_av 4000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .original_name {gpio_dout[2]}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[2]} .external_pin_cap {30000.0 30000.0}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_pin_cap_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_capacitance_max {30000.0 30000.0}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_capacitance_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_pin_cap_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_capacitance_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_pin_cap_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_capacitance_max_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .max_transition 4000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .max_transition_by_mode {{mode:mtm_riscv_chip/WCL_av 4000.0} {mode:mtm_riscv_chip/WC_av 4000.0} {mode:mtm_riscv_chip/WCZ_av 4000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .original_name {gpio_dout[1]}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[1]} .external_pin_cap {30000.0 30000.0}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_pin_cap_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_capacitance_max {30000.0 30000.0}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_capacitance_min 30000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_pin_cap_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_capacitance_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_pin_cap_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_capacitance_max_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .max_transition 4000.0
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .max_transition_by_mode {{mode:mtm_riscv_chip/WCL_av 4000.0} {mode:mtm_riscv_chip/WC_av 4000.0} {mode:mtm_riscv_chip/WCZ_av 4000.0}}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .original_name {gpio_dout[0]}
set_db -quiet {port:mtm_riscv_chip/gpio_dout[0]} .external_pin_cap {30000.0 30000.0}
set_db -quiet port:mtm_riscv_chip/uart_sout .external_pin_cap_min 30000.0
set_db -quiet port:mtm_riscv_chip/uart_sout .external_capacitance_max {30000.0 30000.0}
set_db -quiet port:mtm_riscv_chip/uart_sout .external_capacitance_min 30000.0
set_db -quiet port:mtm_riscv_chip/uart_sout .external_pin_cap_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet port:mtm_riscv_chip/uart_sout .external_capacitance_min_by_mode {{mode:mtm_riscv_chip/WC_av 30000.0} {mode:mtm_riscv_chip/WCL_av 30000.0} {mode:mtm_riscv_chip/WCZ_av 30000.0}}
set_db -quiet port:mtm_riscv_chip/uart_sout .external_pin_cap_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet port:mtm_riscv_chip/uart_sout .external_capacitance_max_by_mode {{mode:mtm_riscv_chip/WC_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCL_av {30000.0 30000.0}} {mode:mtm_riscv_chip/WCZ_av {30000.0 30000.0}}}
set_db -quiet port:mtm_riscv_chip/uart_sout .max_transition 4000.0
set_db -quiet port:mtm_riscv_chip/uart_sout .max_transition_by_mode {{mode:mtm_riscv_chip/WCL_av 4000.0} {mode:mtm_riscv_chip/WC_av 4000.0} {mode:mtm_riscv_chip/WCZ_av 4000.0}}
set_db -quiet port:mtm_riscv_chip/uart_sout .original_name uart_sout
set_db -quiet port:mtm_riscv_chip/uart_sout .external_pin_cap {30000.0 30000.0}
set_db -quiet module:mtm_riscv_chip/pads_in .hdl_user_name pads_in
set_db -quiet module:mtm_riscv_chip/pads_in .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/pads_in .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/pads_in .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/pads_in .entity_filename rtl/netlist.sv
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_clk .skip_in_partition true
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_clk .dont_touch size_ok
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_clk .preserve size_ok
set_db -quiet module:mtm_riscv_chip/pads_out .hdl_user_name pads_out
set_db -quiet module:mtm_riscv_chip/pads_out .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/pads_out .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/pads_out .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/pads_out .entity_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/pads_pwr .hdl_user_name pads_pwr
set_db -quiet module:mtm_riscv_chip/pads_pwr .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/pads_pwr .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/pads_pwr .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/pads_pwr .entity_filename rtl/netlist.sv
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD2POC .original_name u_pads_pwr/VDD2POC
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD2POC .single_bit_orig_name u_pads_pwr/VDD2POC
set_db -quiet pin:mtm_riscv_chip/u_pads_pwr/VDD2POC/VDDPST .original_name u_pads_pwr/VDD2POC/VDDPST
set_db -quiet pin:mtm_riscv_chip/u_pads_pwr/VDD2POC/VDDPST .original_name u_pads_pwr/VDD2POC/VDDPST
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD2_0_ .original_name u_pads_pwr/VDD2_0_
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD2_0_ .single_bit_orig_name u_pads_pwr/VDD2_0_
set_db -quiet pin:mtm_riscv_chip/u_pads_pwr/VDD2_0_/VDDPST .original_name u_pads_pwr/VDD2_0_/VDDPST
set_db -quiet pin:mtm_riscv_chip/u_pads_pwr/VDD2_0_/VDDPST .original_name u_pads_pwr/VDD2_0_/VDDPST
set_db -quiet hinst:mtm_riscv_chip/u_pads_pwr .dont_touch true
set_db -quiet hinst:mtm_riscv_chip/u_pads_pwr .preserve true
set_db -quiet module:mtm_riscv_chip/soc .hdl_user_name soc
set_db -quiet module:mtm_riscv_chip/soc .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/soc .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/soc .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/soc .entity_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/boot_mem .hdl_user_name boot_mem
set_db -quiet module:mtm_riscv_chip/boot_mem .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/boot_mem .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/boot_mem .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/boot_mem .entity_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/ram .hdl_user_name ram
set_db -quiet module:mtm_riscv_chip/ram .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/ram .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/ram .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/ram .entity_filename rtl/netlist.sv
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M .single_bit_orig_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[31]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[30]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[29]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[28]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[27]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[26]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[25]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[24]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[23]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[22]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[21]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[20]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[19]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[18]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[17]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[16]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[15]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[14]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[13]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[12]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[11]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[10]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[9]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[8]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[7]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[6]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[5]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[4]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[3]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[2]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[1]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M/Q[0]} .original_name u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet module:mtm_riscv_chip/core_ibus_instr_bus_master_dbus_data_bus_master .hdl_user_name core
set_db -quiet module:mtm_riscv_chip/core_ibus_instr_bus_master_dbus_data_bus_master .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/core_ibus_instr_bus_master_dbus_data_bus_master .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/core_ibus_instr_bus_master_dbus_data_bus_master .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/core_ibus_instr_bus_master_dbus_data_bus_master .entity_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/cu .is_sop_cluster true
set_db -quiet module:mtm_riscv_chip/cu .hdl_user_name cu
set_db -quiet module:mtm_riscv_chip/cu .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/cu .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/cu .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/cu .entity_filename rtl/netlist.sv
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/lsu_state_reg .original_name u_soc/u_core/u_cu/lsu_state
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/lsu_state_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/lsu_state_reg .single_bit_orig_name u_soc/u_core/u_cu/lsu_state
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/lsu_state_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_core/u_cu/lsu_state_reg/Q .original_name u_soc/u_core/u_cu/lsu_state/q
set_db -quiet pin:mtm_riscv_chip/u_soc/u_core/u_cu/lsu_state_reg/QN .original_name u_soc/u_core/u_cu/lsu_state/q
set_db -quiet module:mtm_riscv_chip/idu .is_sop_cluster true
set_db -quiet module:mtm_riscv_chip/idu .hdl_user_name idu
set_db -quiet module:mtm_riscv_chip/idu .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/idu .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/idu .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/idu .entity_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/ifu_ibus_instr_bus_master .hdl_user_name ifu
set_db -quiet module:mtm_riscv_chip/ifu_ibus_instr_bus_master .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/ifu_ibus_instr_bus_master .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/ifu_ibus_instr_bus_master .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/ifu_ibus_instr_bus_master .entity_filename rtl/netlist.sv
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[0]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[0]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[0]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[1]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[1]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[1]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[2]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[2]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[2]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[3]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[3]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[3]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[4]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[4]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[4]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[5]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[5]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[5]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[7]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[7]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[7]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[8]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[8]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[8]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[9]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[9]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[9]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[10]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[10]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[10]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[11]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[11]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[11]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[12]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[12]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[12]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[13]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[13]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[13]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[14]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[14]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[14]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[15]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[15]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[15]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[16]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[16]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[16]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[17]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[17]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[17]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[18]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[18]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[18]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[19]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[19]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[19]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[20]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[20]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[20]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[21]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[21]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[21]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[22]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[22]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[22]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[23]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[23]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[23]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[24]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[24]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[24]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[25]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[25]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[25]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[26]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[26]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[26]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[27]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[27]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[27]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[28]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[28]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[28]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[29]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[29]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[29]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[30]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[30]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[30]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[31]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[31]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[31]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[31]/q}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rvalid_reg .original_name u_soc/u_core/u_ifu/ibus_rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rvalid_reg .single_bit_orig_name u_soc/u_core/u_ifu/ibus_rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rvalid_reg/Q .original_name u_soc/u_core/u_ifu/ibus_rvalid/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[0]} .original_name {{u_soc/u_core/u_ifu/pc_decode[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[0]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[0]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[3]} .original_name {{u_soc/u_core/u_ifu/pc_decode[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[3]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[3]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[4]} .original_name {{u_soc/u_core/u_ifu/pc_decode[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[4]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[4]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[5]} .original_name {{u_soc/u_core/u_ifu/pc_decode[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[5]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[5]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[6]} .original_name {{u_soc/u_core/u_ifu/pc_decode[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[6]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[6]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[7]} .original_name {{u_soc/u_core/u_ifu/pc_decode[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[7]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[7]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[8]} .original_name {{u_soc/u_core/u_ifu/pc_decode[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[8]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[8]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[9]} .original_name {{u_soc/u_core/u_ifu/pc_decode[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[9]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[9]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[10]} .original_name {{u_soc/u_core/u_ifu/pc_decode[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[10]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[10]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[11]} .original_name {{u_soc/u_core/u_ifu/pc_decode[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[11]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[11]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[12]} .original_name {{u_soc/u_core/u_ifu/pc_decode[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[12]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[12]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[13]} .original_name {{u_soc/u_core/u_ifu/pc_decode[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[13]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[13]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[14]} .original_name {{u_soc/u_core/u_ifu/pc_decode[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[14]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[14]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[15]} .original_name {{u_soc/u_core/u_ifu/pc_decode[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[15]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[15]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[16]} .original_name {{u_soc/u_core/u_ifu/pc_decode[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[16]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[16]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[17]} .original_name {{u_soc/u_core/u_ifu/pc_decode[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[17]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[17]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[18]} .original_name {{u_soc/u_core/u_ifu/pc_decode[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[18]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[18]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[19]} .original_name {{u_soc/u_core/u_ifu/pc_decode[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[19]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[19]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[20]} .original_name {{u_soc/u_core/u_ifu/pc_decode[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[20]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[20]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[21]} .original_name {{u_soc/u_core/u_ifu/pc_decode[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[21]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[21]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[22]} .original_name {{u_soc/u_core/u_ifu/pc_decode[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[22]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[22]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[23]} .original_name {{u_soc/u_core/u_ifu/pc_decode[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[23]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[23]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[24]} .original_name {{u_soc/u_core/u_ifu/pc_decode[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[24]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[24]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[25]} .original_name {{u_soc/u_core/u_ifu/pc_decode[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[25]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[25]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[26]} .original_name {{u_soc/u_core/u_ifu/pc_decode[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[26]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[26]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[27]} .original_name {{u_soc/u_core/u_ifu/pc_decode[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[27]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[27]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[28]} .original_name {{u_soc/u_core/u_ifu/pc_decode[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[28]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[28]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[29]} .original_name {{u_soc/u_core/u_ifu/pc_decode[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[29]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[29]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[30]} .original_name {{u_soc/u_core/u_ifu/pc_decode[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[30]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[30]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[31]} .original_name {{u_soc/u_core/u_ifu/pc_decode[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[31]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[31]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[0]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[0]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[0]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[1]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[1]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[1]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[2]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[2]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[2]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[3]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[3]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[3]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[4]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[4]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[4]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[5]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[5]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[5]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[6]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[6]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[6]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[7]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[7]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[7]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[8]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[8]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[8]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[9]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[9]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[9]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[10]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[10]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[10]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[11]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[11]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[11]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[12]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[12]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[12]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[13]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[13]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[13]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[14]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[14]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[14]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[15]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[15]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[15]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[16]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[16]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[16]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[17]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[17]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[17]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[18]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[18]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[18]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[19]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[19]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[19]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[20]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[20]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[20]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[21]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[21]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[21]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[22]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[22]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[22]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[28]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[28]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[28]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[29]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[29]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[29]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[31]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[31]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[31]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[1]} .original_name {{u_soc/u_core/u_ifu/state[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[1]} .single_bit_orig_name {u_soc/u_core/u_ifu/state[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[1]/Q} .original_name {u_soc/u_core/u_ifu/state[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[2]} .original_name {{u_soc/u_core/u_ifu/pc_decode[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[2]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[2]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[2]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[2]/QN} .original_name {u_soc/u_core/u_ifu/pc_decode[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[1]} .original_name {{u_soc/u_core/u_ifu/pc_decode[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[1]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_decode[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[1]/Q} .original_name {u_soc/u_core/u_ifu/pc_decode[1]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[1]/QN} .original_name {u_soc/u_core/u_ifu/pc_decode[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[27]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[27]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[27]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[27]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[27]/QN} .original_name {u_soc/u_core/u_ifu/pc_fetch[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[30]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[30]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[30]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[30]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[30]/QN} .original_name {u_soc/u_core/u_ifu/pc_fetch[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[25]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[25]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[25]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[25]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[25]/QN} .original_name {u_soc/u_core/u_ifu/pc_fetch[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[26]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[26]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[26]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[26]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[26]/QN} .original_name {u_soc/u_core/u_ifu/pc_fetch[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[23]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[23]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[23]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[23]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[23]/QN} .original_name {u_soc/u_core/u_ifu/pc_fetch[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[24]} .original_name {{u_soc/u_core/u_ifu/pc_fetch[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[24]} .single_bit_orig_name {u_soc/u_core/u_ifu/pc_fetch[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[24]/Q} .original_name {u_soc/u_core/u_ifu/pc_fetch[24]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[24]/QN} .original_name {u_soc/u_core/u_ifu/pc_fetch[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[0]} .original_name {{u_soc/u_core/u_ifu/state[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[0]} .single_bit_orig_name {u_soc/u_core/u_ifu/state[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[0]/Q} .original_name {u_soc/u_core/u_ifu/state[0]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[0]/QN} .original_name {u_soc/u_core/u_ifu/state[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[6]} .original_name {{u_soc/u_core/u_ifu/ibus_rdata[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[6]} .single_bit_orig_name {u_soc/u_core/u_ifu/ibus_rdata[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[6]/Q} .original_name {u_soc/u_core/u_ifu/ibus_rdata[6]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[6]/QN} .original_name {u_soc/u_core/u_ifu/ibus_rdata[6]/q}
set_db -quiet module:mtm_riscv_chip/rf .hdl_user_name rf
set_db -quiet module:mtm_riscv_chip/rf .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/rf .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/rf .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/rf .entity_filename rtl/netlist.sv
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][0]} .original_name {{u_soc/u_core/u_rf/mem[1][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][0]/Q} .original_name {u_soc/u_core/u_rf/mem[1][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][1]} .original_name {{u_soc/u_core/u_rf/mem[1][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][1]/Q} .original_name {u_soc/u_core/u_rf/mem[1][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][2]} .original_name {{u_soc/u_core/u_rf/mem[1][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][2]/Q} .original_name {u_soc/u_core/u_rf/mem[1][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][3]} .original_name {{u_soc/u_core/u_rf/mem[1][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][3]/Q} .original_name {u_soc/u_core/u_rf/mem[1][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][4]} .original_name {{u_soc/u_core/u_rf/mem[1][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][4]/Q} .original_name {u_soc/u_core/u_rf/mem[1][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][5]} .original_name {{u_soc/u_core/u_rf/mem[1][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][5]/Q} .original_name {u_soc/u_core/u_rf/mem[1][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][6]} .original_name {{u_soc/u_core/u_rf/mem[1][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][6]/Q} .original_name {u_soc/u_core/u_rf/mem[1][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][7]} .original_name {{u_soc/u_core/u_rf/mem[1][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][7]/Q} .original_name {u_soc/u_core/u_rf/mem[1][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][8]} .original_name {{u_soc/u_core/u_rf/mem[1][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][8]/Q} .original_name {u_soc/u_core/u_rf/mem[1][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][9]} .original_name {{u_soc/u_core/u_rf/mem[1][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][9]/Q} .original_name {u_soc/u_core/u_rf/mem[1][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][10]} .original_name {{u_soc/u_core/u_rf/mem[1][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][10]/Q} .original_name {u_soc/u_core/u_rf/mem[1][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][11]} .original_name {{u_soc/u_core/u_rf/mem[1][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][11]/Q} .original_name {u_soc/u_core/u_rf/mem[1][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][12]} .original_name {{u_soc/u_core/u_rf/mem[1][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][12]/Q} .original_name {u_soc/u_core/u_rf/mem[1][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][13]} .original_name {{u_soc/u_core/u_rf/mem[1][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][13]/Q} .original_name {u_soc/u_core/u_rf/mem[1][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][14]} .original_name {{u_soc/u_core/u_rf/mem[1][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][14]/Q} .original_name {u_soc/u_core/u_rf/mem[1][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][15]} .original_name {{u_soc/u_core/u_rf/mem[1][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][15]/Q} .original_name {u_soc/u_core/u_rf/mem[1][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][16]} .original_name {{u_soc/u_core/u_rf/mem[1][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][16]/Q} .original_name {u_soc/u_core/u_rf/mem[1][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][17]} .original_name {{u_soc/u_core/u_rf/mem[1][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][17]/Q} .original_name {u_soc/u_core/u_rf/mem[1][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][18]} .original_name {{u_soc/u_core/u_rf/mem[1][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][18]/Q} .original_name {u_soc/u_core/u_rf/mem[1][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][19]} .original_name {{u_soc/u_core/u_rf/mem[1][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][19]/Q} .original_name {u_soc/u_core/u_rf/mem[1][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][20]} .original_name {{u_soc/u_core/u_rf/mem[1][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][20]/Q} .original_name {u_soc/u_core/u_rf/mem[1][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][21]} .original_name {{u_soc/u_core/u_rf/mem[1][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][21]/Q} .original_name {u_soc/u_core/u_rf/mem[1][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][22]} .original_name {{u_soc/u_core/u_rf/mem[1][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][22]/Q} .original_name {u_soc/u_core/u_rf/mem[1][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][23]} .original_name {{u_soc/u_core/u_rf/mem[1][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][23]/Q} .original_name {u_soc/u_core/u_rf/mem[1][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][24]} .original_name {{u_soc/u_core/u_rf/mem[1][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][24]/Q} .original_name {u_soc/u_core/u_rf/mem[1][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][25]} .original_name {{u_soc/u_core/u_rf/mem[1][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][25]/Q} .original_name {u_soc/u_core/u_rf/mem[1][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][26]} .original_name {{u_soc/u_core/u_rf/mem[1][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][26]/Q} .original_name {u_soc/u_core/u_rf/mem[1][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][27]} .original_name {{u_soc/u_core/u_rf/mem[1][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][27]/Q} .original_name {u_soc/u_core/u_rf/mem[1][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][28]} .original_name {{u_soc/u_core/u_rf/mem[1][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][28]/Q} .original_name {u_soc/u_core/u_rf/mem[1][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][29]} .original_name {{u_soc/u_core/u_rf/mem[1][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][29]/Q} .original_name {u_soc/u_core/u_rf/mem[1][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][30]} .original_name {{u_soc/u_core/u_rf/mem[1][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][30]/Q} .original_name {u_soc/u_core/u_rf/mem[1][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][31]} .original_name {{u_soc/u_core/u_rf/mem[1][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[1][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][31]/Q} .original_name {u_soc/u_core/u_rf/mem[1][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][0]} .original_name {{u_soc/u_core/u_rf/mem[2][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][0]/Q} .original_name {u_soc/u_core/u_rf/mem[2][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][1]} .original_name {{u_soc/u_core/u_rf/mem[2][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][1]/Q} .original_name {u_soc/u_core/u_rf/mem[2][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][2]} .original_name {{u_soc/u_core/u_rf/mem[2][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][2]/Q} .original_name {u_soc/u_core/u_rf/mem[2][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][3]} .original_name {{u_soc/u_core/u_rf/mem[2][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][3]/Q} .original_name {u_soc/u_core/u_rf/mem[2][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][4]} .original_name {{u_soc/u_core/u_rf/mem[2][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][4]/Q} .original_name {u_soc/u_core/u_rf/mem[2][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][5]} .original_name {{u_soc/u_core/u_rf/mem[2][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][5]/Q} .original_name {u_soc/u_core/u_rf/mem[2][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][6]} .original_name {{u_soc/u_core/u_rf/mem[2][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][6]/Q} .original_name {u_soc/u_core/u_rf/mem[2][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][7]} .original_name {{u_soc/u_core/u_rf/mem[2][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][7]/Q} .original_name {u_soc/u_core/u_rf/mem[2][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][8]} .original_name {{u_soc/u_core/u_rf/mem[2][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][8]/Q} .original_name {u_soc/u_core/u_rf/mem[2][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][9]} .original_name {{u_soc/u_core/u_rf/mem[2][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][9]/Q} .original_name {u_soc/u_core/u_rf/mem[2][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][10]} .original_name {{u_soc/u_core/u_rf/mem[2][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][10]/Q} .original_name {u_soc/u_core/u_rf/mem[2][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][11]} .original_name {{u_soc/u_core/u_rf/mem[2][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][11]/Q} .original_name {u_soc/u_core/u_rf/mem[2][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][12]} .original_name {{u_soc/u_core/u_rf/mem[2][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][12]/Q} .original_name {u_soc/u_core/u_rf/mem[2][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][13]} .original_name {{u_soc/u_core/u_rf/mem[2][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][13]/Q} .original_name {u_soc/u_core/u_rf/mem[2][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][14]} .original_name {{u_soc/u_core/u_rf/mem[2][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][14]/Q} .original_name {u_soc/u_core/u_rf/mem[2][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][15]} .original_name {{u_soc/u_core/u_rf/mem[2][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][15]/Q} .original_name {u_soc/u_core/u_rf/mem[2][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][16]} .original_name {{u_soc/u_core/u_rf/mem[2][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][16]/Q} .original_name {u_soc/u_core/u_rf/mem[2][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][17]} .original_name {{u_soc/u_core/u_rf/mem[2][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][17]/Q} .original_name {u_soc/u_core/u_rf/mem[2][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][18]} .original_name {{u_soc/u_core/u_rf/mem[2][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][18]/Q} .original_name {u_soc/u_core/u_rf/mem[2][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][19]} .original_name {{u_soc/u_core/u_rf/mem[2][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][19]/Q} .original_name {u_soc/u_core/u_rf/mem[2][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][20]} .original_name {{u_soc/u_core/u_rf/mem[2][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][20]/Q} .original_name {u_soc/u_core/u_rf/mem[2][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][21]} .original_name {{u_soc/u_core/u_rf/mem[2][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][21]/Q} .original_name {u_soc/u_core/u_rf/mem[2][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][22]} .original_name {{u_soc/u_core/u_rf/mem[2][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][22]/Q} .original_name {u_soc/u_core/u_rf/mem[2][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][23]} .original_name {{u_soc/u_core/u_rf/mem[2][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][23]/Q} .original_name {u_soc/u_core/u_rf/mem[2][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][24]} .original_name {{u_soc/u_core/u_rf/mem[2][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][24]/Q} .original_name {u_soc/u_core/u_rf/mem[2][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][25]} .original_name {{u_soc/u_core/u_rf/mem[2][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][25]/Q} .original_name {u_soc/u_core/u_rf/mem[2][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][26]} .original_name {{u_soc/u_core/u_rf/mem[2][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][26]/Q} .original_name {u_soc/u_core/u_rf/mem[2][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][27]} .original_name {{u_soc/u_core/u_rf/mem[2][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][27]/Q} .original_name {u_soc/u_core/u_rf/mem[2][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][28]} .original_name {{u_soc/u_core/u_rf/mem[2][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][28]/Q} .original_name {u_soc/u_core/u_rf/mem[2][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][29]} .original_name {{u_soc/u_core/u_rf/mem[2][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][29]/Q} .original_name {u_soc/u_core/u_rf/mem[2][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][30]} .original_name {{u_soc/u_core/u_rf/mem[2][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][30]/Q} .original_name {u_soc/u_core/u_rf/mem[2][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][31]} .original_name {{u_soc/u_core/u_rf/mem[2][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[2][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][31]/Q} .original_name {u_soc/u_core/u_rf/mem[2][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][0]} .original_name {{u_soc/u_core/u_rf/mem[3][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][0]/Q} .original_name {u_soc/u_core/u_rf/mem[3][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][1]} .original_name {{u_soc/u_core/u_rf/mem[3][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][1]/Q} .original_name {u_soc/u_core/u_rf/mem[3][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][2]} .original_name {{u_soc/u_core/u_rf/mem[3][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][2]/Q} .original_name {u_soc/u_core/u_rf/mem[3][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][3]} .original_name {{u_soc/u_core/u_rf/mem[3][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][3]/Q} .original_name {u_soc/u_core/u_rf/mem[3][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][4]} .original_name {{u_soc/u_core/u_rf/mem[3][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][4]/Q} .original_name {u_soc/u_core/u_rf/mem[3][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][5]} .original_name {{u_soc/u_core/u_rf/mem[3][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][5]/Q} .original_name {u_soc/u_core/u_rf/mem[3][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][6]} .original_name {{u_soc/u_core/u_rf/mem[3][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][6]/Q} .original_name {u_soc/u_core/u_rf/mem[3][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][7]} .original_name {{u_soc/u_core/u_rf/mem[3][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][7]/Q} .original_name {u_soc/u_core/u_rf/mem[3][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][8]} .original_name {{u_soc/u_core/u_rf/mem[3][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][8]/Q} .original_name {u_soc/u_core/u_rf/mem[3][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][9]} .original_name {{u_soc/u_core/u_rf/mem[3][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][9]/Q} .original_name {u_soc/u_core/u_rf/mem[3][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][10]} .original_name {{u_soc/u_core/u_rf/mem[3][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][10]/Q} .original_name {u_soc/u_core/u_rf/mem[3][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][11]} .original_name {{u_soc/u_core/u_rf/mem[3][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][11]/Q} .original_name {u_soc/u_core/u_rf/mem[3][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][12]} .original_name {{u_soc/u_core/u_rf/mem[3][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][12]/Q} .original_name {u_soc/u_core/u_rf/mem[3][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][13]} .original_name {{u_soc/u_core/u_rf/mem[3][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][13]/Q} .original_name {u_soc/u_core/u_rf/mem[3][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][14]} .original_name {{u_soc/u_core/u_rf/mem[3][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][14]/Q} .original_name {u_soc/u_core/u_rf/mem[3][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][15]} .original_name {{u_soc/u_core/u_rf/mem[3][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][15]/Q} .original_name {u_soc/u_core/u_rf/mem[3][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][16]} .original_name {{u_soc/u_core/u_rf/mem[3][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][16]/Q} .original_name {u_soc/u_core/u_rf/mem[3][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][17]} .original_name {{u_soc/u_core/u_rf/mem[3][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][17]/Q} .original_name {u_soc/u_core/u_rf/mem[3][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][18]} .original_name {{u_soc/u_core/u_rf/mem[3][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][18]/Q} .original_name {u_soc/u_core/u_rf/mem[3][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][19]} .original_name {{u_soc/u_core/u_rf/mem[3][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][19]/Q} .original_name {u_soc/u_core/u_rf/mem[3][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][20]} .original_name {{u_soc/u_core/u_rf/mem[3][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][20]/Q} .original_name {u_soc/u_core/u_rf/mem[3][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][21]} .original_name {{u_soc/u_core/u_rf/mem[3][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][21]/Q} .original_name {u_soc/u_core/u_rf/mem[3][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][22]} .original_name {{u_soc/u_core/u_rf/mem[3][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][22]/Q} .original_name {u_soc/u_core/u_rf/mem[3][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][23]} .original_name {{u_soc/u_core/u_rf/mem[3][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][23]/Q} .original_name {u_soc/u_core/u_rf/mem[3][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][24]} .original_name {{u_soc/u_core/u_rf/mem[3][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][24]/Q} .original_name {u_soc/u_core/u_rf/mem[3][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][25]} .original_name {{u_soc/u_core/u_rf/mem[3][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][25]/Q} .original_name {u_soc/u_core/u_rf/mem[3][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][26]} .original_name {{u_soc/u_core/u_rf/mem[3][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][26]/Q} .original_name {u_soc/u_core/u_rf/mem[3][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][27]} .original_name {{u_soc/u_core/u_rf/mem[3][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][27]/Q} .original_name {u_soc/u_core/u_rf/mem[3][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][28]} .original_name {{u_soc/u_core/u_rf/mem[3][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][28]/Q} .original_name {u_soc/u_core/u_rf/mem[3][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][29]} .original_name {{u_soc/u_core/u_rf/mem[3][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][29]/Q} .original_name {u_soc/u_core/u_rf/mem[3][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][30]} .original_name {{u_soc/u_core/u_rf/mem[3][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][30]/Q} .original_name {u_soc/u_core/u_rf/mem[3][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][31]} .original_name {{u_soc/u_core/u_rf/mem[3][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[3][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][31]/Q} .original_name {u_soc/u_core/u_rf/mem[3][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][0]} .original_name {{u_soc/u_core/u_rf/mem[4][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][0]/Q} .original_name {u_soc/u_core/u_rf/mem[4][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][1]} .original_name {{u_soc/u_core/u_rf/mem[4][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][1]/Q} .original_name {u_soc/u_core/u_rf/mem[4][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][2]} .original_name {{u_soc/u_core/u_rf/mem[4][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][2]/Q} .original_name {u_soc/u_core/u_rf/mem[4][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][3]} .original_name {{u_soc/u_core/u_rf/mem[4][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][3]/Q} .original_name {u_soc/u_core/u_rf/mem[4][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][4]} .original_name {{u_soc/u_core/u_rf/mem[4][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][4]/Q} .original_name {u_soc/u_core/u_rf/mem[4][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][5]} .original_name {{u_soc/u_core/u_rf/mem[4][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][5]/Q} .original_name {u_soc/u_core/u_rf/mem[4][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][6]} .original_name {{u_soc/u_core/u_rf/mem[4][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][6]/Q} .original_name {u_soc/u_core/u_rf/mem[4][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][7]} .original_name {{u_soc/u_core/u_rf/mem[4][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][7]/Q} .original_name {u_soc/u_core/u_rf/mem[4][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][8]} .original_name {{u_soc/u_core/u_rf/mem[4][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][8]/Q} .original_name {u_soc/u_core/u_rf/mem[4][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][9]} .original_name {{u_soc/u_core/u_rf/mem[4][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][9]/Q} .original_name {u_soc/u_core/u_rf/mem[4][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][10]} .original_name {{u_soc/u_core/u_rf/mem[4][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][10]/Q} .original_name {u_soc/u_core/u_rf/mem[4][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][11]} .original_name {{u_soc/u_core/u_rf/mem[4][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][11]/Q} .original_name {u_soc/u_core/u_rf/mem[4][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][12]} .original_name {{u_soc/u_core/u_rf/mem[4][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][12]/Q} .original_name {u_soc/u_core/u_rf/mem[4][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][13]} .original_name {{u_soc/u_core/u_rf/mem[4][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][13]/Q} .original_name {u_soc/u_core/u_rf/mem[4][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][14]} .original_name {{u_soc/u_core/u_rf/mem[4][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][14]/Q} .original_name {u_soc/u_core/u_rf/mem[4][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][15]} .original_name {{u_soc/u_core/u_rf/mem[4][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][15]/Q} .original_name {u_soc/u_core/u_rf/mem[4][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][16]} .original_name {{u_soc/u_core/u_rf/mem[4][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][16]/Q} .original_name {u_soc/u_core/u_rf/mem[4][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][17]} .original_name {{u_soc/u_core/u_rf/mem[4][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][17]/Q} .original_name {u_soc/u_core/u_rf/mem[4][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][18]} .original_name {{u_soc/u_core/u_rf/mem[4][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][18]/Q} .original_name {u_soc/u_core/u_rf/mem[4][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][19]} .original_name {{u_soc/u_core/u_rf/mem[4][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][19]/Q} .original_name {u_soc/u_core/u_rf/mem[4][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][20]} .original_name {{u_soc/u_core/u_rf/mem[4][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][20]/Q} .original_name {u_soc/u_core/u_rf/mem[4][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][21]} .original_name {{u_soc/u_core/u_rf/mem[4][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][21]/Q} .original_name {u_soc/u_core/u_rf/mem[4][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][22]} .original_name {{u_soc/u_core/u_rf/mem[4][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][22]/Q} .original_name {u_soc/u_core/u_rf/mem[4][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][23]} .original_name {{u_soc/u_core/u_rf/mem[4][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][23]/Q} .original_name {u_soc/u_core/u_rf/mem[4][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][24]} .original_name {{u_soc/u_core/u_rf/mem[4][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][24]/Q} .original_name {u_soc/u_core/u_rf/mem[4][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][25]} .original_name {{u_soc/u_core/u_rf/mem[4][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][25]/Q} .original_name {u_soc/u_core/u_rf/mem[4][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][26]} .original_name {{u_soc/u_core/u_rf/mem[4][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][26]/Q} .original_name {u_soc/u_core/u_rf/mem[4][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][27]} .original_name {{u_soc/u_core/u_rf/mem[4][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][27]/Q} .original_name {u_soc/u_core/u_rf/mem[4][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][28]} .original_name {{u_soc/u_core/u_rf/mem[4][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][28]/Q} .original_name {u_soc/u_core/u_rf/mem[4][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][29]} .original_name {{u_soc/u_core/u_rf/mem[4][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][29]/Q} .original_name {u_soc/u_core/u_rf/mem[4][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][30]} .original_name {{u_soc/u_core/u_rf/mem[4][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][30]/Q} .original_name {u_soc/u_core/u_rf/mem[4][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][31]} .original_name {{u_soc/u_core/u_rf/mem[4][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[4][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][31]/Q} .original_name {u_soc/u_core/u_rf/mem[4][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][0]} .original_name {{u_soc/u_core/u_rf/mem[5][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][0]/Q} .original_name {u_soc/u_core/u_rf/mem[5][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][1]} .original_name {{u_soc/u_core/u_rf/mem[5][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][1]/Q} .original_name {u_soc/u_core/u_rf/mem[5][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][2]} .original_name {{u_soc/u_core/u_rf/mem[5][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][2]/Q} .original_name {u_soc/u_core/u_rf/mem[5][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][3]} .original_name {{u_soc/u_core/u_rf/mem[5][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][3]/Q} .original_name {u_soc/u_core/u_rf/mem[5][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][4]} .original_name {{u_soc/u_core/u_rf/mem[5][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][4]/Q} .original_name {u_soc/u_core/u_rf/mem[5][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][5]} .original_name {{u_soc/u_core/u_rf/mem[5][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][5]/Q} .original_name {u_soc/u_core/u_rf/mem[5][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][6]} .original_name {{u_soc/u_core/u_rf/mem[5][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][6]/Q} .original_name {u_soc/u_core/u_rf/mem[5][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][7]} .original_name {{u_soc/u_core/u_rf/mem[5][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][7]/Q} .original_name {u_soc/u_core/u_rf/mem[5][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][8]} .original_name {{u_soc/u_core/u_rf/mem[5][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][8]/Q} .original_name {u_soc/u_core/u_rf/mem[5][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][9]} .original_name {{u_soc/u_core/u_rf/mem[5][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][9]/Q} .original_name {u_soc/u_core/u_rf/mem[5][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][10]} .original_name {{u_soc/u_core/u_rf/mem[5][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][10]/Q} .original_name {u_soc/u_core/u_rf/mem[5][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][11]} .original_name {{u_soc/u_core/u_rf/mem[5][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][11]/Q} .original_name {u_soc/u_core/u_rf/mem[5][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][12]} .original_name {{u_soc/u_core/u_rf/mem[5][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][12]/Q} .original_name {u_soc/u_core/u_rf/mem[5][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][13]} .original_name {{u_soc/u_core/u_rf/mem[5][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][13]/Q} .original_name {u_soc/u_core/u_rf/mem[5][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][14]} .original_name {{u_soc/u_core/u_rf/mem[5][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][14]/Q} .original_name {u_soc/u_core/u_rf/mem[5][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][15]} .original_name {{u_soc/u_core/u_rf/mem[5][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][15]/Q} .original_name {u_soc/u_core/u_rf/mem[5][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][16]} .original_name {{u_soc/u_core/u_rf/mem[5][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][16]/Q} .original_name {u_soc/u_core/u_rf/mem[5][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][17]} .original_name {{u_soc/u_core/u_rf/mem[5][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][17]/Q} .original_name {u_soc/u_core/u_rf/mem[5][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][18]} .original_name {{u_soc/u_core/u_rf/mem[5][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][18]/Q} .original_name {u_soc/u_core/u_rf/mem[5][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][19]} .original_name {{u_soc/u_core/u_rf/mem[5][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][19]/Q} .original_name {u_soc/u_core/u_rf/mem[5][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][20]} .original_name {{u_soc/u_core/u_rf/mem[5][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][20]/Q} .original_name {u_soc/u_core/u_rf/mem[5][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][21]} .original_name {{u_soc/u_core/u_rf/mem[5][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][21]/Q} .original_name {u_soc/u_core/u_rf/mem[5][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][22]} .original_name {{u_soc/u_core/u_rf/mem[5][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][22]/Q} .original_name {u_soc/u_core/u_rf/mem[5][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][23]} .original_name {{u_soc/u_core/u_rf/mem[5][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][23]/Q} .original_name {u_soc/u_core/u_rf/mem[5][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][24]} .original_name {{u_soc/u_core/u_rf/mem[5][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][24]/Q} .original_name {u_soc/u_core/u_rf/mem[5][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][25]} .original_name {{u_soc/u_core/u_rf/mem[5][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][25]/Q} .original_name {u_soc/u_core/u_rf/mem[5][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][26]} .original_name {{u_soc/u_core/u_rf/mem[5][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][26]/Q} .original_name {u_soc/u_core/u_rf/mem[5][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][27]} .original_name {{u_soc/u_core/u_rf/mem[5][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][27]/Q} .original_name {u_soc/u_core/u_rf/mem[5][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][28]} .original_name {{u_soc/u_core/u_rf/mem[5][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][28]/Q} .original_name {u_soc/u_core/u_rf/mem[5][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][29]} .original_name {{u_soc/u_core/u_rf/mem[5][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][29]/Q} .original_name {u_soc/u_core/u_rf/mem[5][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][30]} .original_name {{u_soc/u_core/u_rf/mem[5][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][30]/Q} .original_name {u_soc/u_core/u_rf/mem[5][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][31]} .original_name {{u_soc/u_core/u_rf/mem[5][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[5][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][31]/Q} .original_name {u_soc/u_core/u_rf/mem[5][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][0]} .original_name {{u_soc/u_core/u_rf/mem[6][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][0]/Q} .original_name {u_soc/u_core/u_rf/mem[6][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][1]} .original_name {{u_soc/u_core/u_rf/mem[6][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][1]/Q} .original_name {u_soc/u_core/u_rf/mem[6][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][2]} .original_name {{u_soc/u_core/u_rf/mem[6][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][2]/Q} .original_name {u_soc/u_core/u_rf/mem[6][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][3]} .original_name {{u_soc/u_core/u_rf/mem[6][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][3]/Q} .original_name {u_soc/u_core/u_rf/mem[6][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][4]} .original_name {{u_soc/u_core/u_rf/mem[6][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][4]/Q} .original_name {u_soc/u_core/u_rf/mem[6][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][5]} .original_name {{u_soc/u_core/u_rf/mem[6][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][5]/Q} .original_name {u_soc/u_core/u_rf/mem[6][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][6]} .original_name {{u_soc/u_core/u_rf/mem[6][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][6]/Q} .original_name {u_soc/u_core/u_rf/mem[6][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][7]} .original_name {{u_soc/u_core/u_rf/mem[6][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][7]/Q} .original_name {u_soc/u_core/u_rf/mem[6][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][8]} .original_name {{u_soc/u_core/u_rf/mem[6][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][8]/Q} .original_name {u_soc/u_core/u_rf/mem[6][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][9]} .original_name {{u_soc/u_core/u_rf/mem[6][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][9]/Q} .original_name {u_soc/u_core/u_rf/mem[6][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][10]} .original_name {{u_soc/u_core/u_rf/mem[6][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][10]/Q} .original_name {u_soc/u_core/u_rf/mem[6][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][11]} .original_name {{u_soc/u_core/u_rf/mem[6][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][11]/Q} .original_name {u_soc/u_core/u_rf/mem[6][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][12]} .original_name {{u_soc/u_core/u_rf/mem[6][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][12]/Q} .original_name {u_soc/u_core/u_rf/mem[6][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][13]} .original_name {{u_soc/u_core/u_rf/mem[6][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][13]/Q} .original_name {u_soc/u_core/u_rf/mem[6][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][14]} .original_name {{u_soc/u_core/u_rf/mem[6][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][14]/Q} .original_name {u_soc/u_core/u_rf/mem[6][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][15]} .original_name {{u_soc/u_core/u_rf/mem[6][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][15]/Q} .original_name {u_soc/u_core/u_rf/mem[6][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][16]} .original_name {{u_soc/u_core/u_rf/mem[6][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][16]/Q} .original_name {u_soc/u_core/u_rf/mem[6][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][17]} .original_name {{u_soc/u_core/u_rf/mem[6][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][17]/Q} .original_name {u_soc/u_core/u_rf/mem[6][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][18]} .original_name {{u_soc/u_core/u_rf/mem[6][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][18]/Q} .original_name {u_soc/u_core/u_rf/mem[6][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][19]} .original_name {{u_soc/u_core/u_rf/mem[6][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][19]/Q} .original_name {u_soc/u_core/u_rf/mem[6][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][20]} .original_name {{u_soc/u_core/u_rf/mem[6][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][20]/Q} .original_name {u_soc/u_core/u_rf/mem[6][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][21]} .original_name {{u_soc/u_core/u_rf/mem[6][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][21]/Q} .original_name {u_soc/u_core/u_rf/mem[6][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][22]} .original_name {{u_soc/u_core/u_rf/mem[6][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][22]/Q} .original_name {u_soc/u_core/u_rf/mem[6][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][23]} .original_name {{u_soc/u_core/u_rf/mem[6][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][23]/Q} .original_name {u_soc/u_core/u_rf/mem[6][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][24]} .original_name {{u_soc/u_core/u_rf/mem[6][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][24]/Q} .original_name {u_soc/u_core/u_rf/mem[6][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][25]} .original_name {{u_soc/u_core/u_rf/mem[6][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][25]/Q} .original_name {u_soc/u_core/u_rf/mem[6][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][26]} .original_name {{u_soc/u_core/u_rf/mem[6][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][26]/Q} .original_name {u_soc/u_core/u_rf/mem[6][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][27]} .original_name {{u_soc/u_core/u_rf/mem[6][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][27]/Q} .original_name {u_soc/u_core/u_rf/mem[6][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][28]} .original_name {{u_soc/u_core/u_rf/mem[6][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][28]/Q} .original_name {u_soc/u_core/u_rf/mem[6][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][29]} .original_name {{u_soc/u_core/u_rf/mem[6][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][29]/Q} .original_name {u_soc/u_core/u_rf/mem[6][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][30]} .original_name {{u_soc/u_core/u_rf/mem[6][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][30]/Q} .original_name {u_soc/u_core/u_rf/mem[6][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][31]} .original_name {{u_soc/u_core/u_rf/mem[6][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[6][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][31]/Q} .original_name {u_soc/u_core/u_rf/mem[6][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][0]} .original_name {{u_soc/u_core/u_rf/mem[7][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][0]/Q} .original_name {u_soc/u_core/u_rf/mem[7][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][1]} .original_name {{u_soc/u_core/u_rf/mem[7][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][1]/Q} .original_name {u_soc/u_core/u_rf/mem[7][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][2]} .original_name {{u_soc/u_core/u_rf/mem[7][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][2]/Q} .original_name {u_soc/u_core/u_rf/mem[7][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][3]} .original_name {{u_soc/u_core/u_rf/mem[7][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][3]/Q} .original_name {u_soc/u_core/u_rf/mem[7][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][4]} .original_name {{u_soc/u_core/u_rf/mem[7][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][4]/Q} .original_name {u_soc/u_core/u_rf/mem[7][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][5]} .original_name {{u_soc/u_core/u_rf/mem[7][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][5]/Q} .original_name {u_soc/u_core/u_rf/mem[7][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][6]} .original_name {{u_soc/u_core/u_rf/mem[7][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][6]/Q} .original_name {u_soc/u_core/u_rf/mem[7][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][7]} .original_name {{u_soc/u_core/u_rf/mem[7][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][7]/Q} .original_name {u_soc/u_core/u_rf/mem[7][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][8]} .original_name {{u_soc/u_core/u_rf/mem[7][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][8]/Q} .original_name {u_soc/u_core/u_rf/mem[7][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][9]} .original_name {{u_soc/u_core/u_rf/mem[7][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][9]/Q} .original_name {u_soc/u_core/u_rf/mem[7][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][10]} .original_name {{u_soc/u_core/u_rf/mem[7][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][10]/Q} .original_name {u_soc/u_core/u_rf/mem[7][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][11]} .original_name {{u_soc/u_core/u_rf/mem[7][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][11]/Q} .original_name {u_soc/u_core/u_rf/mem[7][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][12]} .original_name {{u_soc/u_core/u_rf/mem[7][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][12]/Q} .original_name {u_soc/u_core/u_rf/mem[7][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][13]} .original_name {{u_soc/u_core/u_rf/mem[7][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][13]/Q} .original_name {u_soc/u_core/u_rf/mem[7][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][14]} .original_name {{u_soc/u_core/u_rf/mem[7][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][14]/Q} .original_name {u_soc/u_core/u_rf/mem[7][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][15]} .original_name {{u_soc/u_core/u_rf/mem[7][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][15]/Q} .original_name {u_soc/u_core/u_rf/mem[7][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][16]} .original_name {{u_soc/u_core/u_rf/mem[7][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][16]/Q} .original_name {u_soc/u_core/u_rf/mem[7][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][17]} .original_name {{u_soc/u_core/u_rf/mem[7][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][17]/Q} .original_name {u_soc/u_core/u_rf/mem[7][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][18]} .original_name {{u_soc/u_core/u_rf/mem[7][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][18]/Q} .original_name {u_soc/u_core/u_rf/mem[7][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][19]} .original_name {{u_soc/u_core/u_rf/mem[7][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][19]/Q} .original_name {u_soc/u_core/u_rf/mem[7][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][20]} .original_name {{u_soc/u_core/u_rf/mem[7][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][20]/Q} .original_name {u_soc/u_core/u_rf/mem[7][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][21]} .original_name {{u_soc/u_core/u_rf/mem[7][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][21]/Q} .original_name {u_soc/u_core/u_rf/mem[7][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][22]} .original_name {{u_soc/u_core/u_rf/mem[7][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][22]/Q} .original_name {u_soc/u_core/u_rf/mem[7][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][23]} .original_name {{u_soc/u_core/u_rf/mem[7][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][23]/Q} .original_name {u_soc/u_core/u_rf/mem[7][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][24]} .original_name {{u_soc/u_core/u_rf/mem[7][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][24]/Q} .original_name {u_soc/u_core/u_rf/mem[7][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][25]} .original_name {{u_soc/u_core/u_rf/mem[7][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][25]/Q} .original_name {u_soc/u_core/u_rf/mem[7][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][26]} .original_name {{u_soc/u_core/u_rf/mem[7][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][26]/Q} .original_name {u_soc/u_core/u_rf/mem[7][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][27]} .original_name {{u_soc/u_core/u_rf/mem[7][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][27]/Q} .original_name {u_soc/u_core/u_rf/mem[7][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][28]} .original_name {{u_soc/u_core/u_rf/mem[7][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][28]/Q} .original_name {u_soc/u_core/u_rf/mem[7][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][29]} .original_name {{u_soc/u_core/u_rf/mem[7][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][29]/Q} .original_name {u_soc/u_core/u_rf/mem[7][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][30]} .original_name {{u_soc/u_core/u_rf/mem[7][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][30]/Q} .original_name {u_soc/u_core/u_rf/mem[7][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][31]} .original_name {{u_soc/u_core/u_rf/mem[7][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[7][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][31]/Q} .original_name {u_soc/u_core/u_rf/mem[7][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][0]} .original_name {{u_soc/u_core/u_rf/mem[8][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][0]/Q} .original_name {u_soc/u_core/u_rf/mem[8][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][1]} .original_name {{u_soc/u_core/u_rf/mem[8][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][1]/Q} .original_name {u_soc/u_core/u_rf/mem[8][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][2]} .original_name {{u_soc/u_core/u_rf/mem[8][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][2]/Q} .original_name {u_soc/u_core/u_rf/mem[8][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][3]} .original_name {{u_soc/u_core/u_rf/mem[8][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][3]/Q} .original_name {u_soc/u_core/u_rf/mem[8][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][4]} .original_name {{u_soc/u_core/u_rf/mem[8][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][4]/Q} .original_name {u_soc/u_core/u_rf/mem[8][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][5]} .original_name {{u_soc/u_core/u_rf/mem[8][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][5]/Q} .original_name {u_soc/u_core/u_rf/mem[8][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][6]} .original_name {{u_soc/u_core/u_rf/mem[8][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][6]/Q} .original_name {u_soc/u_core/u_rf/mem[8][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][7]} .original_name {{u_soc/u_core/u_rf/mem[8][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][7]/Q} .original_name {u_soc/u_core/u_rf/mem[8][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][8]} .original_name {{u_soc/u_core/u_rf/mem[8][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][8]/Q} .original_name {u_soc/u_core/u_rf/mem[8][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][9]} .original_name {{u_soc/u_core/u_rf/mem[8][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][9]/Q} .original_name {u_soc/u_core/u_rf/mem[8][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][10]} .original_name {{u_soc/u_core/u_rf/mem[8][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][10]/Q} .original_name {u_soc/u_core/u_rf/mem[8][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][11]} .original_name {{u_soc/u_core/u_rf/mem[8][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][11]/Q} .original_name {u_soc/u_core/u_rf/mem[8][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][12]} .original_name {{u_soc/u_core/u_rf/mem[8][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][12]/Q} .original_name {u_soc/u_core/u_rf/mem[8][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][13]} .original_name {{u_soc/u_core/u_rf/mem[8][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][13]/Q} .original_name {u_soc/u_core/u_rf/mem[8][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][14]} .original_name {{u_soc/u_core/u_rf/mem[8][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][14]/Q} .original_name {u_soc/u_core/u_rf/mem[8][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][15]} .original_name {{u_soc/u_core/u_rf/mem[8][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][15]/Q} .original_name {u_soc/u_core/u_rf/mem[8][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][16]} .original_name {{u_soc/u_core/u_rf/mem[8][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][16]/Q} .original_name {u_soc/u_core/u_rf/mem[8][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][17]} .original_name {{u_soc/u_core/u_rf/mem[8][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][17]/Q} .original_name {u_soc/u_core/u_rf/mem[8][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][18]} .original_name {{u_soc/u_core/u_rf/mem[8][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][18]/Q} .original_name {u_soc/u_core/u_rf/mem[8][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][19]} .original_name {{u_soc/u_core/u_rf/mem[8][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][19]/Q} .original_name {u_soc/u_core/u_rf/mem[8][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][20]} .original_name {{u_soc/u_core/u_rf/mem[8][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][20]/Q} .original_name {u_soc/u_core/u_rf/mem[8][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][21]} .original_name {{u_soc/u_core/u_rf/mem[8][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][21]/Q} .original_name {u_soc/u_core/u_rf/mem[8][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][22]} .original_name {{u_soc/u_core/u_rf/mem[8][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][22]/Q} .original_name {u_soc/u_core/u_rf/mem[8][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][23]} .original_name {{u_soc/u_core/u_rf/mem[8][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][23]/Q} .original_name {u_soc/u_core/u_rf/mem[8][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][24]} .original_name {{u_soc/u_core/u_rf/mem[8][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][24]/Q} .original_name {u_soc/u_core/u_rf/mem[8][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][25]} .original_name {{u_soc/u_core/u_rf/mem[8][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][25]/Q} .original_name {u_soc/u_core/u_rf/mem[8][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][26]} .original_name {{u_soc/u_core/u_rf/mem[8][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][26]/Q} .original_name {u_soc/u_core/u_rf/mem[8][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][27]} .original_name {{u_soc/u_core/u_rf/mem[8][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][27]/Q} .original_name {u_soc/u_core/u_rf/mem[8][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][28]} .original_name {{u_soc/u_core/u_rf/mem[8][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][28]/Q} .original_name {u_soc/u_core/u_rf/mem[8][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][29]} .original_name {{u_soc/u_core/u_rf/mem[8][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][29]/Q} .original_name {u_soc/u_core/u_rf/mem[8][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][30]} .original_name {{u_soc/u_core/u_rf/mem[8][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][30]/Q} .original_name {u_soc/u_core/u_rf/mem[8][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][31]} .original_name {{u_soc/u_core/u_rf/mem[8][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[8][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][31]/Q} .original_name {u_soc/u_core/u_rf/mem[8][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][0]} .original_name {{u_soc/u_core/u_rf/mem[9][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][0]/Q} .original_name {u_soc/u_core/u_rf/mem[9][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][1]} .original_name {{u_soc/u_core/u_rf/mem[9][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][1]/Q} .original_name {u_soc/u_core/u_rf/mem[9][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][2]} .original_name {{u_soc/u_core/u_rf/mem[9][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][2]/Q} .original_name {u_soc/u_core/u_rf/mem[9][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][3]} .original_name {{u_soc/u_core/u_rf/mem[9][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][3]/Q} .original_name {u_soc/u_core/u_rf/mem[9][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][4]} .original_name {{u_soc/u_core/u_rf/mem[9][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][4]/Q} .original_name {u_soc/u_core/u_rf/mem[9][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][5]} .original_name {{u_soc/u_core/u_rf/mem[9][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][5]/Q} .original_name {u_soc/u_core/u_rf/mem[9][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][6]} .original_name {{u_soc/u_core/u_rf/mem[9][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][6]/Q} .original_name {u_soc/u_core/u_rf/mem[9][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][7]} .original_name {{u_soc/u_core/u_rf/mem[9][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][7]/Q} .original_name {u_soc/u_core/u_rf/mem[9][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][8]} .original_name {{u_soc/u_core/u_rf/mem[9][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][8]/Q} .original_name {u_soc/u_core/u_rf/mem[9][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][9]} .original_name {{u_soc/u_core/u_rf/mem[9][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][9]/Q} .original_name {u_soc/u_core/u_rf/mem[9][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][10]} .original_name {{u_soc/u_core/u_rf/mem[9][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][10]/Q} .original_name {u_soc/u_core/u_rf/mem[9][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][11]} .original_name {{u_soc/u_core/u_rf/mem[9][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][11]/Q} .original_name {u_soc/u_core/u_rf/mem[9][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][12]} .original_name {{u_soc/u_core/u_rf/mem[9][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][12]/Q} .original_name {u_soc/u_core/u_rf/mem[9][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][13]} .original_name {{u_soc/u_core/u_rf/mem[9][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][13]/Q} .original_name {u_soc/u_core/u_rf/mem[9][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][14]} .original_name {{u_soc/u_core/u_rf/mem[9][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][14]/Q} .original_name {u_soc/u_core/u_rf/mem[9][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][15]} .original_name {{u_soc/u_core/u_rf/mem[9][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][15]/Q} .original_name {u_soc/u_core/u_rf/mem[9][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][16]} .original_name {{u_soc/u_core/u_rf/mem[9][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][16]/Q} .original_name {u_soc/u_core/u_rf/mem[9][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][17]} .original_name {{u_soc/u_core/u_rf/mem[9][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][17]/Q} .original_name {u_soc/u_core/u_rf/mem[9][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][18]} .original_name {{u_soc/u_core/u_rf/mem[9][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][18]/Q} .original_name {u_soc/u_core/u_rf/mem[9][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][19]} .original_name {{u_soc/u_core/u_rf/mem[9][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][19]/Q} .original_name {u_soc/u_core/u_rf/mem[9][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][20]} .original_name {{u_soc/u_core/u_rf/mem[9][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][20]/Q} .original_name {u_soc/u_core/u_rf/mem[9][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][21]} .original_name {{u_soc/u_core/u_rf/mem[9][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][21]/Q} .original_name {u_soc/u_core/u_rf/mem[9][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][22]} .original_name {{u_soc/u_core/u_rf/mem[9][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][22]/Q} .original_name {u_soc/u_core/u_rf/mem[9][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][23]} .original_name {{u_soc/u_core/u_rf/mem[9][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][23]/Q} .original_name {u_soc/u_core/u_rf/mem[9][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][24]} .original_name {{u_soc/u_core/u_rf/mem[9][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][24]/Q} .original_name {u_soc/u_core/u_rf/mem[9][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][25]} .original_name {{u_soc/u_core/u_rf/mem[9][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][25]/Q} .original_name {u_soc/u_core/u_rf/mem[9][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][26]} .original_name {{u_soc/u_core/u_rf/mem[9][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][26]/Q} .original_name {u_soc/u_core/u_rf/mem[9][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][27]} .original_name {{u_soc/u_core/u_rf/mem[9][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][27]/Q} .original_name {u_soc/u_core/u_rf/mem[9][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][28]} .original_name {{u_soc/u_core/u_rf/mem[9][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][28]/Q} .original_name {u_soc/u_core/u_rf/mem[9][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][29]} .original_name {{u_soc/u_core/u_rf/mem[9][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][29]/Q} .original_name {u_soc/u_core/u_rf/mem[9][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][30]} .original_name {{u_soc/u_core/u_rf/mem[9][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][30]/Q} .original_name {u_soc/u_core/u_rf/mem[9][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][31]} .original_name {{u_soc/u_core/u_rf/mem[9][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[9][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][31]/Q} .original_name {u_soc/u_core/u_rf/mem[9][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][0]} .original_name {{u_soc/u_core/u_rf/mem[10][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][0]/Q} .original_name {u_soc/u_core/u_rf/mem[10][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][1]} .original_name {{u_soc/u_core/u_rf/mem[10][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][1]/Q} .original_name {u_soc/u_core/u_rf/mem[10][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][2]} .original_name {{u_soc/u_core/u_rf/mem[10][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][2]/Q} .original_name {u_soc/u_core/u_rf/mem[10][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][3]} .original_name {{u_soc/u_core/u_rf/mem[10][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][3]/Q} .original_name {u_soc/u_core/u_rf/mem[10][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][4]} .original_name {{u_soc/u_core/u_rf/mem[10][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][4]/Q} .original_name {u_soc/u_core/u_rf/mem[10][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][5]} .original_name {{u_soc/u_core/u_rf/mem[10][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][5]/Q} .original_name {u_soc/u_core/u_rf/mem[10][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][6]} .original_name {{u_soc/u_core/u_rf/mem[10][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][6]/Q} .original_name {u_soc/u_core/u_rf/mem[10][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][7]} .original_name {{u_soc/u_core/u_rf/mem[10][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][7]/Q} .original_name {u_soc/u_core/u_rf/mem[10][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][8]} .original_name {{u_soc/u_core/u_rf/mem[10][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][8]/Q} .original_name {u_soc/u_core/u_rf/mem[10][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][9]} .original_name {{u_soc/u_core/u_rf/mem[10][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][9]/Q} .original_name {u_soc/u_core/u_rf/mem[10][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][10]} .original_name {{u_soc/u_core/u_rf/mem[10][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][10]/Q} .original_name {u_soc/u_core/u_rf/mem[10][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][11]} .original_name {{u_soc/u_core/u_rf/mem[10][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][11]/Q} .original_name {u_soc/u_core/u_rf/mem[10][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][12]} .original_name {{u_soc/u_core/u_rf/mem[10][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][12]/Q} .original_name {u_soc/u_core/u_rf/mem[10][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][13]} .original_name {{u_soc/u_core/u_rf/mem[10][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][13]/Q} .original_name {u_soc/u_core/u_rf/mem[10][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][14]} .original_name {{u_soc/u_core/u_rf/mem[10][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][14]/Q} .original_name {u_soc/u_core/u_rf/mem[10][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][15]} .original_name {{u_soc/u_core/u_rf/mem[10][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][15]/Q} .original_name {u_soc/u_core/u_rf/mem[10][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][16]} .original_name {{u_soc/u_core/u_rf/mem[10][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][16]/Q} .original_name {u_soc/u_core/u_rf/mem[10][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][17]} .original_name {{u_soc/u_core/u_rf/mem[10][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][17]/Q} .original_name {u_soc/u_core/u_rf/mem[10][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][18]} .original_name {{u_soc/u_core/u_rf/mem[10][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][18]/Q} .original_name {u_soc/u_core/u_rf/mem[10][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][19]} .original_name {{u_soc/u_core/u_rf/mem[10][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][19]/Q} .original_name {u_soc/u_core/u_rf/mem[10][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][20]} .original_name {{u_soc/u_core/u_rf/mem[10][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][20]/Q} .original_name {u_soc/u_core/u_rf/mem[10][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][21]} .original_name {{u_soc/u_core/u_rf/mem[10][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][21]/Q} .original_name {u_soc/u_core/u_rf/mem[10][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][22]} .original_name {{u_soc/u_core/u_rf/mem[10][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][22]/Q} .original_name {u_soc/u_core/u_rf/mem[10][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][23]} .original_name {{u_soc/u_core/u_rf/mem[10][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][23]/Q} .original_name {u_soc/u_core/u_rf/mem[10][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][24]} .original_name {{u_soc/u_core/u_rf/mem[10][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][24]/Q} .original_name {u_soc/u_core/u_rf/mem[10][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][25]} .original_name {{u_soc/u_core/u_rf/mem[10][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][25]/Q} .original_name {u_soc/u_core/u_rf/mem[10][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][26]} .original_name {{u_soc/u_core/u_rf/mem[10][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][26]/Q} .original_name {u_soc/u_core/u_rf/mem[10][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][27]} .original_name {{u_soc/u_core/u_rf/mem[10][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][27]/Q} .original_name {u_soc/u_core/u_rf/mem[10][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][28]} .original_name {{u_soc/u_core/u_rf/mem[10][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][28]/Q} .original_name {u_soc/u_core/u_rf/mem[10][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][29]} .original_name {{u_soc/u_core/u_rf/mem[10][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][29]/Q} .original_name {u_soc/u_core/u_rf/mem[10][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][30]} .original_name {{u_soc/u_core/u_rf/mem[10][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][30]/Q} .original_name {u_soc/u_core/u_rf/mem[10][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][31]} .original_name {{u_soc/u_core/u_rf/mem[10][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[10][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][31]/Q} .original_name {u_soc/u_core/u_rf/mem[10][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][0]} .original_name {{u_soc/u_core/u_rf/mem[11][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][0]/Q} .original_name {u_soc/u_core/u_rf/mem[11][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][1]} .original_name {{u_soc/u_core/u_rf/mem[11][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][1]/Q} .original_name {u_soc/u_core/u_rf/mem[11][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][2]} .original_name {{u_soc/u_core/u_rf/mem[11][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][2]/Q} .original_name {u_soc/u_core/u_rf/mem[11][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][3]} .original_name {{u_soc/u_core/u_rf/mem[11][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][3]/Q} .original_name {u_soc/u_core/u_rf/mem[11][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][4]} .original_name {{u_soc/u_core/u_rf/mem[11][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][4]/Q} .original_name {u_soc/u_core/u_rf/mem[11][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][5]} .original_name {{u_soc/u_core/u_rf/mem[11][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][5]/Q} .original_name {u_soc/u_core/u_rf/mem[11][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][6]} .original_name {{u_soc/u_core/u_rf/mem[11][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][6]/Q} .original_name {u_soc/u_core/u_rf/mem[11][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][7]} .original_name {{u_soc/u_core/u_rf/mem[11][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][7]/Q} .original_name {u_soc/u_core/u_rf/mem[11][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][8]} .original_name {{u_soc/u_core/u_rf/mem[11][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][8]/Q} .original_name {u_soc/u_core/u_rf/mem[11][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][9]} .original_name {{u_soc/u_core/u_rf/mem[11][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][9]/Q} .original_name {u_soc/u_core/u_rf/mem[11][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][10]} .original_name {{u_soc/u_core/u_rf/mem[11][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][10]/Q} .original_name {u_soc/u_core/u_rf/mem[11][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][11]} .original_name {{u_soc/u_core/u_rf/mem[11][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][11]/Q} .original_name {u_soc/u_core/u_rf/mem[11][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][12]} .original_name {{u_soc/u_core/u_rf/mem[11][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][12]/Q} .original_name {u_soc/u_core/u_rf/mem[11][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][13]} .original_name {{u_soc/u_core/u_rf/mem[11][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][13]/Q} .original_name {u_soc/u_core/u_rf/mem[11][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][14]} .original_name {{u_soc/u_core/u_rf/mem[11][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][14]/Q} .original_name {u_soc/u_core/u_rf/mem[11][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][15]} .original_name {{u_soc/u_core/u_rf/mem[11][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][15]/Q} .original_name {u_soc/u_core/u_rf/mem[11][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][16]} .original_name {{u_soc/u_core/u_rf/mem[11][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][16]/Q} .original_name {u_soc/u_core/u_rf/mem[11][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][17]} .original_name {{u_soc/u_core/u_rf/mem[11][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][17]/Q} .original_name {u_soc/u_core/u_rf/mem[11][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][18]} .original_name {{u_soc/u_core/u_rf/mem[11][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][18]/Q} .original_name {u_soc/u_core/u_rf/mem[11][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][19]} .original_name {{u_soc/u_core/u_rf/mem[11][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][19]/Q} .original_name {u_soc/u_core/u_rf/mem[11][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][20]} .original_name {{u_soc/u_core/u_rf/mem[11][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][20]/Q} .original_name {u_soc/u_core/u_rf/mem[11][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][21]} .original_name {{u_soc/u_core/u_rf/mem[11][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][21]/Q} .original_name {u_soc/u_core/u_rf/mem[11][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][22]} .original_name {{u_soc/u_core/u_rf/mem[11][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][22]/Q} .original_name {u_soc/u_core/u_rf/mem[11][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][23]} .original_name {{u_soc/u_core/u_rf/mem[11][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][23]/Q} .original_name {u_soc/u_core/u_rf/mem[11][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][24]} .original_name {{u_soc/u_core/u_rf/mem[11][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][24]/Q} .original_name {u_soc/u_core/u_rf/mem[11][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][25]} .original_name {{u_soc/u_core/u_rf/mem[11][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][25]/Q} .original_name {u_soc/u_core/u_rf/mem[11][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][26]} .original_name {{u_soc/u_core/u_rf/mem[11][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][26]/Q} .original_name {u_soc/u_core/u_rf/mem[11][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][27]} .original_name {{u_soc/u_core/u_rf/mem[11][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][27]/Q} .original_name {u_soc/u_core/u_rf/mem[11][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][28]} .original_name {{u_soc/u_core/u_rf/mem[11][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][28]/Q} .original_name {u_soc/u_core/u_rf/mem[11][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][29]} .original_name {{u_soc/u_core/u_rf/mem[11][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][29]/Q} .original_name {u_soc/u_core/u_rf/mem[11][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][30]} .original_name {{u_soc/u_core/u_rf/mem[11][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][30]/Q} .original_name {u_soc/u_core/u_rf/mem[11][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][31]} .original_name {{u_soc/u_core/u_rf/mem[11][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[11][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][31]/Q} .original_name {u_soc/u_core/u_rf/mem[11][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][0]} .original_name {{u_soc/u_core/u_rf/mem[12][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][0]/Q} .original_name {u_soc/u_core/u_rf/mem[12][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][1]} .original_name {{u_soc/u_core/u_rf/mem[12][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][1]/Q} .original_name {u_soc/u_core/u_rf/mem[12][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][2]} .original_name {{u_soc/u_core/u_rf/mem[12][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][2]/Q} .original_name {u_soc/u_core/u_rf/mem[12][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][3]} .original_name {{u_soc/u_core/u_rf/mem[12][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][3]/Q} .original_name {u_soc/u_core/u_rf/mem[12][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][4]} .original_name {{u_soc/u_core/u_rf/mem[12][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][4]/Q} .original_name {u_soc/u_core/u_rf/mem[12][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][5]} .original_name {{u_soc/u_core/u_rf/mem[12][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][5]/Q} .original_name {u_soc/u_core/u_rf/mem[12][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][6]} .original_name {{u_soc/u_core/u_rf/mem[12][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][6]/Q} .original_name {u_soc/u_core/u_rf/mem[12][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][7]} .original_name {{u_soc/u_core/u_rf/mem[12][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][7]/Q} .original_name {u_soc/u_core/u_rf/mem[12][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][8]} .original_name {{u_soc/u_core/u_rf/mem[12][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][8]/Q} .original_name {u_soc/u_core/u_rf/mem[12][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][9]} .original_name {{u_soc/u_core/u_rf/mem[12][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][9]/Q} .original_name {u_soc/u_core/u_rf/mem[12][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][10]} .original_name {{u_soc/u_core/u_rf/mem[12][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][10]/Q} .original_name {u_soc/u_core/u_rf/mem[12][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][11]} .original_name {{u_soc/u_core/u_rf/mem[12][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][11]/Q} .original_name {u_soc/u_core/u_rf/mem[12][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][12]} .original_name {{u_soc/u_core/u_rf/mem[12][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][12]/Q} .original_name {u_soc/u_core/u_rf/mem[12][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][13]} .original_name {{u_soc/u_core/u_rf/mem[12][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][13]/Q} .original_name {u_soc/u_core/u_rf/mem[12][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][14]} .original_name {{u_soc/u_core/u_rf/mem[12][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][14]/Q} .original_name {u_soc/u_core/u_rf/mem[12][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][15]} .original_name {{u_soc/u_core/u_rf/mem[12][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][15]/Q} .original_name {u_soc/u_core/u_rf/mem[12][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][16]} .original_name {{u_soc/u_core/u_rf/mem[12][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][16]/Q} .original_name {u_soc/u_core/u_rf/mem[12][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][17]} .original_name {{u_soc/u_core/u_rf/mem[12][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][17]/Q} .original_name {u_soc/u_core/u_rf/mem[12][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][18]} .original_name {{u_soc/u_core/u_rf/mem[12][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][18]/Q} .original_name {u_soc/u_core/u_rf/mem[12][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][19]} .original_name {{u_soc/u_core/u_rf/mem[12][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][19]/Q} .original_name {u_soc/u_core/u_rf/mem[12][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][20]} .original_name {{u_soc/u_core/u_rf/mem[12][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][20]/Q} .original_name {u_soc/u_core/u_rf/mem[12][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][21]} .original_name {{u_soc/u_core/u_rf/mem[12][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][21]/Q} .original_name {u_soc/u_core/u_rf/mem[12][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][22]} .original_name {{u_soc/u_core/u_rf/mem[12][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][22]/Q} .original_name {u_soc/u_core/u_rf/mem[12][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][23]} .original_name {{u_soc/u_core/u_rf/mem[12][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][23]/Q} .original_name {u_soc/u_core/u_rf/mem[12][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][24]} .original_name {{u_soc/u_core/u_rf/mem[12][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][24]/Q} .original_name {u_soc/u_core/u_rf/mem[12][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][25]} .original_name {{u_soc/u_core/u_rf/mem[12][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][25]/Q} .original_name {u_soc/u_core/u_rf/mem[12][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][26]} .original_name {{u_soc/u_core/u_rf/mem[12][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][26]/Q} .original_name {u_soc/u_core/u_rf/mem[12][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][27]} .original_name {{u_soc/u_core/u_rf/mem[12][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][27]/Q} .original_name {u_soc/u_core/u_rf/mem[12][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][28]} .original_name {{u_soc/u_core/u_rf/mem[12][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][28]/Q} .original_name {u_soc/u_core/u_rf/mem[12][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][29]} .original_name {{u_soc/u_core/u_rf/mem[12][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][29]/Q} .original_name {u_soc/u_core/u_rf/mem[12][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][30]} .original_name {{u_soc/u_core/u_rf/mem[12][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][30]/Q} .original_name {u_soc/u_core/u_rf/mem[12][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][31]} .original_name {{u_soc/u_core/u_rf/mem[12][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[12][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][31]/Q} .original_name {u_soc/u_core/u_rf/mem[12][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][0]} .original_name {{u_soc/u_core/u_rf/mem[13][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][0]/Q} .original_name {u_soc/u_core/u_rf/mem[13][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][1]} .original_name {{u_soc/u_core/u_rf/mem[13][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][1]/Q} .original_name {u_soc/u_core/u_rf/mem[13][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][2]} .original_name {{u_soc/u_core/u_rf/mem[13][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][2]/Q} .original_name {u_soc/u_core/u_rf/mem[13][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][3]} .original_name {{u_soc/u_core/u_rf/mem[13][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][3]/Q} .original_name {u_soc/u_core/u_rf/mem[13][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][4]} .original_name {{u_soc/u_core/u_rf/mem[13][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][4]/Q} .original_name {u_soc/u_core/u_rf/mem[13][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][5]} .original_name {{u_soc/u_core/u_rf/mem[13][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][5]/Q} .original_name {u_soc/u_core/u_rf/mem[13][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][6]} .original_name {{u_soc/u_core/u_rf/mem[13][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][6]/Q} .original_name {u_soc/u_core/u_rf/mem[13][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][7]} .original_name {{u_soc/u_core/u_rf/mem[13][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][7]/Q} .original_name {u_soc/u_core/u_rf/mem[13][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][8]} .original_name {{u_soc/u_core/u_rf/mem[13][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][8]/Q} .original_name {u_soc/u_core/u_rf/mem[13][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][9]} .original_name {{u_soc/u_core/u_rf/mem[13][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][9]/Q} .original_name {u_soc/u_core/u_rf/mem[13][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][10]} .original_name {{u_soc/u_core/u_rf/mem[13][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][10]/Q} .original_name {u_soc/u_core/u_rf/mem[13][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][11]} .original_name {{u_soc/u_core/u_rf/mem[13][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][11]/Q} .original_name {u_soc/u_core/u_rf/mem[13][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][12]} .original_name {{u_soc/u_core/u_rf/mem[13][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][12]/Q} .original_name {u_soc/u_core/u_rf/mem[13][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][13]} .original_name {{u_soc/u_core/u_rf/mem[13][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][13]/Q} .original_name {u_soc/u_core/u_rf/mem[13][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][14]} .original_name {{u_soc/u_core/u_rf/mem[13][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][14]/Q} .original_name {u_soc/u_core/u_rf/mem[13][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][15]} .original_name {{u_soc/u_core/u_rf/mem[13][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][15]/Q} .original_name {u_soc/u_core/u_rf/mem[13][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][16]} .original_name {{u_soc/u_core/u_rf/mem[13][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][16]/Q} .original_name {u_soc/u_core/u_rf/mem[13][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][17]} .original_name {{u_soc/u_core/u_rf/mem[13][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][17]/Q} .original_name {u_soc/u_core/u_rf/mem[13][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][18]} .original_name {{u_soc/u_core/u_rf/mem[13][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][18]/Q} .original_name {u_soc/u_core/u_rf/mem[13][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][19]} .original_name {{u_soc/u_core/u_rf/mem[13][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][19]/Q} .original_name {u_soc/u_core/u_rf/mem[13][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][20]} .original_name {{u_soc/u_core/u_rf/mem[13][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][20]/Q} .original_name {u_soc/u_core/u_rf/mem[13][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][21]} .original_name {{u_soc/u_core/u_rf/mem[13][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][21]/Q} .original_name {u_soc/u_core/u_rf/mem[13][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][22]} .original_name {{u_soc/u_core/u_rf/mem[13][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][22]/Q} .original_name {u_soc/u_core/u_rf/mem[13][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][23]} .original_name {{u_soc/u_core/u_rf/mem[13][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][23]/Q} .original_name {u_soc/u_core/u_rf/mem[13][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][24]} .original_name {{u_soc/u_core/u_rf/mem[13][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][24]/Q} .original_name {u_soc/u_core/u_rf/mem[13][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][25]} .original_name {{u_soc/u_core/u_rf/mem[13][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][25]/Q} .original_name {u_soc/u_core/u_rf/mem[13][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][26]} .original_name {{u_soc/u_core/u_rf/mem[13][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][26]/Q} .original_name {u_soc/u_core/u_rf/mem[13][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][27]} .original_name {{u_soc/u_core/u_rf/mem[13][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][27]/Q} .original_name {u_soc/u_core/u_rf/mem[13][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][28]} .original_name {{u_soc/u_core/u_rf/mem[13][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][28]/Q} .original_name {u_soc/u_core/u_rf/mem[13][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][29]} .original_name {{u_soc/u_core/u_rf/mem[13][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][29]/Q} .original_name {u_soc/u_core/u_rf/mem[13][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][30]} .original_name {{u_soc/u_core/u_rf/mem[13][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][30]/Q} .original_name {u_soc/u_core/u_rf/mem[13][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][31]} .original_name {{u_soc/u_core/u_rf/mem[13][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[13][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][31]/Q} .original_name {u_soc/u_core/u_rf/mem[13][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][0]} .original_name {{u_soc/u_core/u_rf/mem[14][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][0]/Q} .original_name {u_soc/u_core/u_rf/mem[14][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][1]} .original_name {{u_soc/u_core/u_rf/mem[14][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][1]/Q} .original_name {u_soc/u_core/u_rf/mem[14][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][2]} .original_name {{u_soc/u_core/u_rf/mem[14][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][2]/Q} .original_name {u_soc/u_core/u_rf/mem[14][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][3]} .original_name {{u_soc/u_core/u_rf/mem[14][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][3]/Q} .original_name {u_soc/u_core/u_rf/mem[14][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][4]} .original_name {{u_soc/u_core/u_rf/mem[14][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][4]/Q} .original_name {u_soc/u_core/u_rf/mem[14][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][5]} .original_name {{u_soc/u_core/u_rf/mem[14][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][5]/Q} .original_name {u_soc/u_core/u_rf/mem[14][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][6]} .original_name {{u_soc/u_core/u_rf/mem[14][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][6]/Q} .original_name {u_soc/u_core/u_rf/mem[14][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][7]} .original_name {{u_soc/u_core/u_rf/mem[14][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][7]/Q} .original_name {u_soc/u_core/u_rf/mem[14][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][8]} .original_name {{u_soc/u_core/u_rf/mem[14][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][8]/Q} .original_name {u_soc/u_core/u_rf/mem[14][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][9]} .original_name {{u_soc/u_core/u_rf/mem[14][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][9]/Q} .original_name {u_soc/u_core/u_rf/mem[14][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][10]} .original_name {{u_soc/u_core/u_rf/mem[14][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][10]/Q} .original_name {u_soc/u_core/u_rf/mem[14][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][11]} .original_name {{u_soc/u_core/u_rf/mem[14][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][11]/Q} .original_name {u_soc/u_core/u_rf/mem[14][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][12]} .original_name {{u_soc/u_core/u_rf/mem[14][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][12]/Q} .original_name {u_soc/u_core/u_rf/mem[14][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][13]} .original_name {{u_soc/u_core/u_rf/mem[14][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][13]/Q} .original_name {u_soc/u_core/u_rf/mem[14][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][14]} .original_name {{u_soc/u_core/u_rf/mem[14][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][14]/Q} .original_name {u_soc/u_core/u_rf/mem[14][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][15]} .original_name {{u_soc/u_core/u_rf/mem[14][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][15]/Q} .original_name {u_soc/u_core/u_rf/mem[14][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][16]} .original_name {{u_soc/u_core/u_rf/mem[14][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][16]/Q} .original_name {u_soc/u_core/u_rf/mem[14][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][17]} .original_name {{u_soc/u_core/u_rf/mem[14][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][17]/Q} .original_name {u_soc/u_core/u_rf/mem[14][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][18]} .original_name {{u_soc/u_core/u_rf/mem[14][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][18]/Q} .original_name {u_soc/u_core/u_rf/mem[14][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][19]} .original_name {{u_soc/u_core/u_rf/mem[14][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][19]/Q} .original_name {u_soc/u_core/u_rf/mem[14][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][20]} .original_name {{u_soc/u_core/u_rf/mem[14][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][20]/Q} .original_name {u_soc/u_core/u_rf/mem[14][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][21]} .original_name {{u_soc/u_core/u_rf/mem[14][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][21]/Q} .original_name {u_soc/u_core/u_rf/mem[14][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][22]} .original_name {{u_soc/u_core/u_rf/mem[14][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][22]/Q} .original_name {u_soc/u_core/u_rf/mem[14][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][23]} .original_name {{u_soc/u_core/u_rf/mem[14][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][23]/Q} .original_name {u_soc/u_core/u_rf/mem[14][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][24]} .original_name {{u_soc/u_core/u_rf/mem[14][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][24]/Q} .original_name {u_soc/u_core/u_rf/mem[14][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][25]} .original_name {{u_soc/u_core/u_rf/mem[14][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][25]/Q} .original_name {u_soc/u_core/u_rf/mem[14][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][26]} .original_name {{u_soc/u_core/u_rf/mem[14][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][26]/Q} .original_name {u_soc/u_core/u_rf/mem[14][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][27]} .original_name {{u_soc/u_core/u_rf/mem[14][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][27]/Q} .original_name {u_soc/u_core/u_rf/mem[14][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][28]} .original_name {{u_soc/u_core/u_rf/mem[14][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][28]/Q} .original_name {u_soc/u_core/u_rf/mem[14][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][29]} .original_name {{u_soc/u_core/u_rf/mem[14][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][29]/Q} .original_name {u_soc/u_core/u_rf/mem[14][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][30]} .original_name {{u_soc/u_core/u_rf/mem[14][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][30]/Q} .original_name {u_soc/u_core/u_rf/mem[14][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][31]} .original_name {{u_soc/u_core/u_rf/mem[14][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[14][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][31]/Q} .original_name {u_soc/u_core/u_rf/mem[14][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][0]} .original_name {{u_soc/u_core/u_rf/mem[15][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][0]/Q} .original_name {u_soc/u_core/u_rf/mem[15][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][1]} .original_name {{u_soc/u_core/u_rf/mem[15][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][1]/Q} .original_name {u_soc/u_core/u_rf/mem[15][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][2]} .original_name {{u_soc/u_core/u_rf/mem[15][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][2]/Q} .original_name {u_soc/u_core/u_rf/mem[15][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][3]} .original_name {{u_soc/u_core/u_rf/mem[15][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][3]/Q} .original_name {u_soc/u_core/u_rf/mem[15][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][4]} .original_name {{u_soc/u_core/u_rf/mem[15][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][4]/Q} .original_name {u_soc/u_core/u_rf/mem[15][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][5]} .original_name {{u_soc/u_core/u_rf/mem[15][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][5]/Q} .original_name {u_soc/u_core/u_rf/mem[15][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][6]} .original_name {{u_soc/u_core/u_rf/mem[15][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][6]/Q} .original_name {u_soc/u_core/u_rf/mem[15][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][7]} .original_name {{u_soc/u_core/u_rf/mem[15][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][7]/Q} .original_name {u_soc/u_core/u_rf/mem[15][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][8]} .original_name {{u_soc/u_core/u_rf/mem[15][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][8]/Q} .original_name {u_soc/u_core/u_rf/mem[15][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][9]} .original_name {{u_soc/u_core/u_rf/mem[15][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][9]/Q} .original_name {u_soc/u_core/u_rf/mem[15][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][10]} .original_name {{u_soc/u_core/u_rf/mem[15][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][10]/Q} .original_name {u_soc/u_core/u_rf/mem[15][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][11]} .original_name {{u_soc/u_core/u_rf/mem[15][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][11]/Q} .original_name {u_soc/u_core/u_rf/mem[15][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][12]} .original_name {{u_soc/u_core/u_rf/mem[15][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][12]/Q} .original_name {u_soc/u_core/u_rf/mem[15][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][13]} .original_name {{u_soc/u_core/u_rf/mem[15][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][13]/Q} .original_name {u_soc/u_core/u_rf/mem[15][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][14]} .original_name {{u_soc/u_core/u_rf/mem[15][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][14]/Q} .original_name {u_soc/u_core/u_rf/mem[15][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][15]} .original_name {{u_soc/u_core/u_rf/mem[15][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][15]/Q} .original_name {u_soc/u_core/u_rf/mem[15][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][16]} .original_name {{u_soc/u_core/u_rf/mem[15][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][16]/Q} .original_name {u_soc/u_core/u_rf/mem[15][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][17]} .original_name {{u_soc/u_core/u_rf/mem[15][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][17]/Q} .original_name {u_soc/u_core/u_rf/mem[15][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][18]} .original_name {{u_soc/u_core/u_rf/mem[15][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][18]/Q} .original_name {u_soc/u_core/u_rf/mem[15][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][19]} .original_name {{u_soc/u_core/u_rf/mem[15][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][19]/Q} .original_name {u_soc/u_core/u_rf/mem[15][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][20]} .original_name {{u_soc/u_core/u_rf/mem[15][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][20]/Q} .original_name {u_soc/u_core/u_rf/mem[15][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][21]} .original_name {{u_soc/u_core/u_rf/mem[15][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][21]/Q} .original_name {u_soc/u_core/u_rf/mem[15][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][22]} .original_name {{u_soc/u_core/u_rf/mem[15][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][22]/Q} .original_name {u_soc/u_core/u_rf/mem[15][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][23]} .original_name {{u_soc/u_core/u_rf/mem[15][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][23]/Q} .original_name {u_soc/u_core/u_rf/mem[15][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][24]} .original_name {{u_soc/u_core/u_rf/mem[15][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][24]/Q} .original_name {u_soc/u_core/u_rf/mem[15][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][25]} .original_name {{u_soc/u_core/u_rf/mem[15][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][25]/Q} .original_name {u_soc/u_core/u_rf/mem[15][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][26]} .original_name {{u_soc/u_core/u_rf/mem[15][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][26]/Q} .original_name {u_soc/u_core/u_rf/mem[15][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][27]} .original_name {{u_soc/u_core/u_rf/mem[15][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][27]/Q} .original_name {u_soc/u_core/u_rf/mem[15][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][28]} .original_name {{u_soc/u_core/u_rf/mem[15][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][28]/Q} .original_name {u_soc/u_core/u_rf/mem[15][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][29]} .original_name {{u_soc/u_core/u_rf/mem[15][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][29]/Q} .original_name {u_soc/u_core/u_rf/mem[15][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][30]} .original_name {{u_soc/u_core/u_rf/mem[15][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][30]/Q} .original_name {u_soc/u_core/u_rf/mem[15][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][31]} .original_name {{u_soc/u_core/u_rf/mem[15][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[15][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][31]/Q} .original_name {u_soc/u_core/u_rf/mem[15][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][0]} .original_name {{u_soc/u_core/u_rf/mem[16][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][0]/Q} .original_name {u_soc/u_core/u_rf/mem[16][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][1]} .original_name {{u_soc/u_core/u_rf/mem[16][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][1]/Q} .original_name {u_soc/u_core/u_rf/mem[16][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][2]} .original_name {{u_soc/u_core/u_rf/mem[16][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][2]/Q} .original_name {u_soc/u_core/u_rf/mem[16][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][3]} .original_name {{u_soc/u_core/u_rf/mem[16][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][3]/Q} .original_name {u_soc/u_core/u_rf/mem[16][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][4]} .original_name {{u_soc/u_core/u_rf/mem[16][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][4]/Q} .original_name {u_soc/u_core/u_rf/mem[16][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][5]} .original_name {{u_soc/u_core/u_rf/mem[16][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][5]/Q} .original_name {u_soc/u_core/u_rf/mem[16][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][6]} .original_name {{u_soc/u_core/u_rf/mem[16][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][6]/Q} .original_name {u_soc/u_core/u_rf/mem[16][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][7]} .original_name {{u_soc/u_core/u_rf/mem[16][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][7]/Q} .original_name {u_soc/u_core/u_rf/mem[16][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][8]} .original_name {{u_soc/u_core/u_rf/mem[16][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][8]/Q} .original_name {u_soc/u_core/u_rf/mem[16][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][9]} .original_name {{u_soc/u_core/u_rf/mem[16][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][9]/Q} .original_name {u_soc/u_core/u_rf/mem[16][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][10]} .original_name {{u_soc/u_core/u_rf/mem[16][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][10]/Q} .original_name {u_soc/u_core/u_rf/mem[16][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][11]} .original_name {{u_soc/u_core/u_rf/mem[16][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][11]/Q} .original_name {u_soc/u_core/u_rf/mem[16][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][12]} .original_name {{u_soc/u_core/u_rf/mem[16][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][12]/Q} .original_name {u_soc/u_core/u_rf/mem[16][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][13]} .original_name {{u_soc/u_core/u_rf/mem[16][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][13]/Q} .original_name {u_soc/u_core/u_rf/mem[16][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][14]} .original_name {{u_soc/u_core/u_rf/mem[16][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][14]/Q} .original_name {u_soc/u_core/u_rf/mem[16][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][15]} .original_name {{u_soc/u_core/u_rf/mem[16][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][15]/Q} .original_name {u_soc/u_core/u_rf/mem[16][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][16]} .original_name {{u_soc/u_core/u_rf/mem[16][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][16]/Q} .original_name {u_soc/u_core/u_rf/mem[16][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][17]} .original_name {{u_soc/u_core/u_rf/mem[16][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][17]/Q} .original_name {u_soc/u_core/u_rf/mem[16][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][18]} .original_name {{u_soc/u_core/u_rf/mem[16][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][18]/Q} .original_name {u_soc/u_core/u_rf/mem[16][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][19]} .original_name {{u_soc/u_core/u_rf/mem[16][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][19]/Q} .original_name {u_soc/u_core/u_rf/mem[16][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][20]} .original_name {{u_soc/u_core/u_rf/mem[16][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][20]/Q} .original_name {u_soc/u_core/u_rf/mem[16][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][21]} .original_name {{u_soc/u_core/u_rf/mem[16][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][21]/Q} .original_name {u_soc/u_core/u_rf/mem[16][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][22]} .original_name {{u_soc/u_core/u_rf/mem[16][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][22]/Q} .original_name {u_soc/u_core/u_rf/mem[16][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][23]} .original_name {{u_soc/u_core/u_rf/mem[16][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][23]/Q} .original_name {u_soc/u_core/u_rf/mem[16][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][24]} .original_name {{u_soc/u_core/u_rf/mem[16][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][24]/Q} .original_name {u_soc/u_core/u_rf/mem[16][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][25]} .original_name {{u_soc/u_core/u_rf/mem[16][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][25]/Q} .original_name {u_soc/u_core/u_rf/mem[16][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][26]} .original_name {{u_soc/u_core/u_rf/mem[16][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][26]/Q} .original_name {u_soc/u_core/u_rf/mem[16][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][27]} .original_name {{u_soc/u_core/u_rf/mem[16][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][27]/Q} .original_name {u_soc/u_core/u_rf/mem[16][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][28]} .original_name {{u_soc/u_core/u_rf/mem[16][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][28]/Q} .original_name {u_soc/u_core/u_rf/mem[16][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][29]} .original_name {{u_soc/u_core/u_rf/mem[16][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][29]/Q} .original_name {u_soc/u_core/u_rf/mem[16][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][30]} .original_name {{u_soc/u_core/u_rf/mem[16][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][30]/Q} .original_name {u_soc/u_core/u_rf/mem[16][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][31]} .original_name {{u_soc/u_core/u_rf/mem[16][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[16][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][31]/Q} .original_name {u_soc/u_core/u_rf/mem[16][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][0]} .original_name {{u_soc/u_core/u_rf/mem[17][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][0]/Q} .original_name {u_soc/u_core/u_rf/mem[17][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][1]} .original_name {{u_soc/u_core/u_rf/mem[17][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][1]/Q} .original_name {u_soc/u_core/u_rf/mem[17][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][2]} .original_name {{u_soc/u_core/u_rf/mem[17][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][2]/Q} .original_name {u_soc/u_core/u_rf/mem[17][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][3]} .original_name {{u_soc/u_core/u_rf/mem[17][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][3]/Q} .original_name {u_soc/u_core/u_rf/mem[17][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][4]} .original_name {{u_soc/u_core/u_rf/mem[17][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][4]/Q} .original_name {u_soc/u_core/u_rf/mem[17][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][5]} .original_name {{u_soc/u_core/u_rf/mem[17][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][5]/Q} .original_name {u_soc/u_core/u_rf/mem[17][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][6]} .original_name {{u_soc/u_core/u_rf/mem[17][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][6]/Q} .original_name {u_soc/u_core/u_rf/mem[17][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][7]} .original_name {{u_soc/u_core/u_rf/mem[17][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][7]/Q} .original_name {u_soc/u_core/u_rf/mem[17][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][8]} .original_name {{u_soc/u_core/u_rf/mem[17][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][8]/Q} .original_name {u_soc/u_core/u_rf/mem[17][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][9]} .original_name {{u_soc/u_core/u_rf/mem[17][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][9]/Q} .original_name {u_soc/u_core/u_rf/mem[17][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][10]} .original_name {{u_soc/u_core/u_rf/mem[17][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][10]/Q} .original_name {u_soc/u_core/u_rf/mem[17][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][11]} .original_name {{u_soc/u_core/u_rf/mem[17][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][11]/Q} .original_name {u_soc/u_core/u_rf/mem[17][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][12]} .original_name {{u_soc/u_core/u_rf/mem[17][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][12]/Q} .original_name {u_soc/u_core/u_rf/mem[17][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][13]} .original_name {{u_soc/u_core/u_rf/mem[17][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][13]/Q} .original_name {u_soc/u_core/u_rf/mem[17][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][14]} .original_name {{u_soc/u_core/u_rf/mem[17][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][14]/Q} .original_name {u_soc/u_core/u_rf/mem[17][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][15]} .original_name {{u_soc/u_core/u_rf/mem[17][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][15]/Q} .original_name {u_soc/u_core/u_rf/mem[17][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][16]} .original_name {{u_soc/u_core/u_rf/mem[17][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][16]/Q} .original_name {u_soc/u_core/u_rf/mem[17][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][17]} .original_name {{u_soc/u_core/u_rf/mem[17][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][17]/Q} .original_name {u_soc/u_core/u_rf/mem[17][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][18]} .original_name {{u_soc/u_core/u_rf/mem[17][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][18]/Q} .original_name {u_soc/u_core/u_rf/mem[17][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][19]} .original_name {{u_soc/u_core/u_rf/mem[17][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][19]/Q} .original_name {u_soc/u_core/u_rf/mem[17][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][20]} .original_name {{u_soc/u_core/u_rf/mem[17][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][20]/Q} .original_name {u_soc/u_core/u_rf/mem[17][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][21]} .original_name {{u_soc/u_core/u_rf/mem[17][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][21]/Q} .original_name {u_soc/u_core/u_rf/mem[17][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][22]} .original_name {{u_soc/u_core/u_rf/mem[17][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][22]/Q} .original_name {u_soc/u_core/u_rf/mem[17][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][23]} .original_name {{u_soc/u_core/u_rf/mem[17][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][23]/Q} .original_name {u_soc/u_core/u_rf/mem[17][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][24]} .original_name {{u_soc/u_core/u_rf/mem[17][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][24]/Q} .original_name {u_soc/u_core/u_rf/mem[17][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][25]} .original_name {{u_soc/u_core/u_rf/mem[17][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][25]/Q} .original_name {u_soc/u_core/u_rf/mem[17][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][26]} .original_name {{u_soc/u_core/u_rf/mem[17][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][26]/Q} .original_name {u_soc/u_core/u_rf/mem[17][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][27]} .original_name {{u_soc/u_core/u_rf/mem[17][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][27]/Q} .original_name {u_soc/u_core/u_rf/mem[17][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][28]} .original_name {{u_soc/u_core/u_rf/mem[17][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][28]/Q} .original_name {u_soc/u_core/u_rf/mem[17][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][29]} .original_name {{u_soc/u_core/u_rf/mem[17][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][29]/Q} .original_name {u_soc/u_core/u_rf/mem[17][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][30]} .original_name {{u_soc/u_core/u_rf/mem[17][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][30]/Q} .original_name {u_soc/u_core/u_rf/mem[17][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][31]} .original_name {{u_soc/u_core/u_rf/mem[17][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[17][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][31]/Q} .original_name {u_soc/u_core/u_rf/mem[17][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][0]} .original_name {{u_soc/u_core/u_rf/mem[18][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][0]/Q} .original_name {u_soc/u_core/u_rf/mem[18][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][1]} .original_name {{u_soc/u_core/u_rf/mem[18][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][1]/Q} .original_name {u_soc/u_core/u_rf/mem[18][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][2]} .original_name {{u_soc/u_core/u_rf/mem[18][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][2]/Q} .original_name {u_soc/u_core/u_rf/mem[18][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][3]} .original_name {{u_soc/u_core/u_rf/mem[18][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][3]/Q} .original_name {u_soc/u_core/u_rf/mem[18][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][4]} .original_name {{u_soc/u_core/u_rf/mem[18][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][4]/Q} .original_name {u_soc/u_core/u_rf/mem[18][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][5]} .original_name {{u_soc/u_core/u_rf/mem[18][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][5]/Q} .original_name {u_soc/u_core/u_rf/mem[18][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][6]} .original_name {{u_soc/u_core/u_rf/mem[18][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][6]/Q} .original_name {u_soc/u_core/u_rf/mem[18][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][7]} .original_name {{u_soc/u_core/u_rf/mem[18][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][7]/Q} .original_name {u_soc/u_core/u_rf/mem[18][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][8]} .original_name {{u_soc/u_core/u_rf/mem[18][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][8]/Q} .original_name {u_soc/u_core/u_rf/mem[18][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][9]} .original_name {{u_soc/u_core/u_rf/mem[18][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][9]/Q} .original_name {u_soc/u_core/u_rf/mem[18][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][10]} .original_name {{u_soc/u_core/u_rf/mem[18][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][10]/Q} .original_name {u_soc/u_core/u_rf/mem[18][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][11]} .original_name {{u_soc/u_core/u_rf/mem[18][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][11]/Q} .original_name {u_soc/u_core/u_rf/mem[18][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][12]} .original_name {{u_soc/u_core/u_rf/mem[18][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][12]/Q} .original_name {u_soc/u_core/u_rf/mem[18][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][13]} .original_name {{u_soc/u_core/u_rf/mem[18][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][13]/Q} .original_name {u_soc/u_core/u_rf/mem[18][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][14]} .original_name {{u_soc/u_core/u_rf/mem[18][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][14]/Q} .original_name {u_soc/u_core/u_rf/mem[18][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][15]} .original_name {{u_soc/u_core/u_rf/mem[18][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][15]/Q} .original_name {u_soc/u_core/u_rf/mem[18][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][16]} .original_name {{u_soc/u_core/u_rf/mem[18][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][16]/Q} .original_name {u_soc/u_core/u_rf/mem[18][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][17]} .original_name {{u_soc/u_core/u_rf/mem[18][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][17]/Q} .original_name {u_soc/u_core/u_rf/mem[18][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][18]} .original_name {{u_soc/u_core/u_rf/mem[18][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][18]/Q} .original_name {u_soc/u_core/u_rf/mem[18][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][19]} .original_name {{u_soc/u_core/u_rf/mem[18][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][19]/Q} .original_name {u_soc/u_core/u_rf/mem[18][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][20]} .original_name {{u_soc/u_core/u_rf/mem[18][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][20]/Q} .original_name {u_soc/u_core/u_rf/mem[18][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][21]} .original_name {{u_soc/u_core/u_rf/mem[18][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][21]/Q} .original_name {u_soc/u_core/u_rf/mem[18][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][22]} .original_name {{u_soc/u_core/u_rf/mem[18][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][22]/Q} .original_name {u_soc/u_core/u_rf/mem[18][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][23]} .original_name {{u_soc/u_core/u_rf/mem[18][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][23]/Q} .original_name {u_soc/u_core/u_rf/mem[18][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][24]} .original_name {{u_soc/u_core/u_rf/mem[18][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][24]/Q} .original_name {u_soc/u_core/u_rf/mem[18][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][25]} .original_name {{u_soc/u_core/u_rf/mem[18][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][25]/Q} .original_name {u_soc/u_core/u_rf/mem[18][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][26]} .original_name {{u_soc/u_core/u_rf/mem[18][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][26]/Q} .original_name {u_soc/u_core/u_rf/mem[18][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][27]} .original_name {{u_soc/u_core/u_rf/mem[18][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][27]/Q} .original_name {u_soc/u_core/u_rf/mem[18][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][28]} .original_name {{u_soc/u_core/u_rf/mem[18][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][28]/Q} .original_name {u_soc/u_core/u_rf/mem[18][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][29]} .original_name {{u_soc/u_core/u_rf/mem[18][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][29]/Q} .original_name {u_soc/u_core/u_rf/mem[18][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][30]} .original_name {{u_soc/u_core/u_rf/mem[18][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][30]/Q} .original_name {u_soc/u_core/u_rf/mem[18][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][31]} .original_name {{u_soc/u_core/u_rf/mem[18][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[18][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][31]/Q} .original_name {u_soc/u_core/u_rf/mem[18][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][0]} .original_name {{u_soc/u_core/u_rf/mem[19][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][0]/Q} .original_name {u_soc/u_core/u_rf/mem[19][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][1]} .original_name {{u_soc/u_core/u_rf/mem[19][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][1]/Q} .original_name {u_soc/u_core/u_rf/mem[19][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][2]} .original_name {{u_soc/u_core/u_rf/mem[19][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][2]/Q} .original_name {u_soc/u_core/u_rf/mem[19][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][3]} .original_name {{u_soc/u_core/u_rf/mem[19][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][3]/Q} .original_name {u_soc/u_core/u_rf/mem[19][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][4]} .original_name {{u_soc/u_core/u_rf/mem[19][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][4]/Q} .original_name {u_soc/u_core/u_rf/mem[19][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][5]} .original_name {{u_soc/u_core/u_rf/mem[19][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][5]/Q} .original_name {u_soc/u_core/u_rf/mem[19][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][6]} .original_name {{u_soc/u_core/u_rf/mem[19][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][6]/Q} .original_name {u_soc/u_core/u_rf/mem[19][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][7]} .original_name {{u_soc/u_core/u_rf/mem[19][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][7]/Q} .original_name {u_soc/u_core/u_rf/mem[19][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][8]} .original_name {{u_soc/u_core/u_rf/mem[19][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][8]/Q} .original_name {u_soc/u_core/u_rf/mem[19][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][9]} .original_name {{u_soc/u_core/u_rf/mem[19][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][9]/Q} .original_name {u_soc/u_core/u_rf/mem[19][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][10]} .original_name {{u_soc/u_core/u_rf/mem[19][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][10]/Q} .original_name {u_soc/u_core/u_rf/mem[19][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][11]} .original_name {{u_soc/u_core/u_rf/mem[19][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][11]/Q} .original_name {u_soc/u_core/u_rf/mem[19][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][12]} .original_name {{u_soc/u_core/u_rf/mem[19][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][12]/Q} .original_name {u_soc/u_core/u_rf/mem[19][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][13]} .original_name {{u_soc/u_core/u_rf/mem[19][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][13]/Q} .original_name {u_soc/u_core/u_rf/mem[19][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][14]} .original_name {{u_soc/u_core/u_rf/mem[19][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][14]/Q} .original_name {u_soc/u_core/u_rf/mem[19][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][15]} .original_name {{u_soc/u_core/u_rf/mem[19][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][15]/Q} .original_name {u_soc/u_core/u_rf/mem[19][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][16]} .original_name {{u_soc/u_core/u_rf/mem[19][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][16]/Q} .original_name {u_soc/u_core/u_rf/mem[19][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][17]} .original_name {{u_soc/u_core/u_rf/mem[19][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][17]/Q} .original_name {u_soc/u_core/u_rf/mem[19][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][18]} .original_name {{u_soc/u_core/u_rf/mem[19][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][18]/Q} .original_name {u_soc/u_core/u_rf/mem[19][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][19]} .original_name {{u_soc/u_core/u_rf/mem[19][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][19]/Q} .original_name {u_soc/u_core/u_rf/mem[19][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][20]} .original_name {{u_soc/u_core/u_rf/mem[19][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][20]/Q} .original_name {u_soc/u_core/u_rf/mem[19][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][21]} .original_name {{u_soc/u_core/u_rf/mem[19][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][21]/Q} .original_name {u_soc/u_core/u_rf/mem[19][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][22]} .original_name {{u_soc/u_core/u_rf/mem[19][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][22]/Q} .original_name {u_soc/u_core/u_rf/mem[19][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][23]} .original_name {{u_soc/u_core/u_rf/mem[19][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][23]/Q} .original_name {u_soc/u_core/u_rf/mem[19][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][24]} .original_name {{u_soc/u_core/u_rf/mem[19][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][24]/Q} .original_name {u_soc/u_core/u_rf/mem[19][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][25]} .original_name {{u_soc/u_core/u_rf/mem[19][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][25]/Q} .original_name {u_soc/u_core/u_rf/mem[19][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][26]} .original_name {{u_soc/u_core/u_rf/mem[19][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][26]/Q} .original_name {u_soc/u_core/u_rf/mem[19][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][27]} .original_name {{u_soc/u_core/u_rf/mem[19][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][27]/Q} .original_name {u_soc/u_core/u_rf/mem[19][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][28]} .original_name {{u_soc/u_core/u_rf/mem[19][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][28]/Q} .original_name {u_soc/u_core/u_rf/mem[19][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][29]} .original_name {{u_soc/u_core/u_rf/mem[19][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][29]/Q} .original_name {u_soc/u_core/u_rf/mem[19][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][30]} .original_name {{u_soc/u_core/u_rf/mem[19][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][30]/Q} .original_name {u_soc/u_core/u_rf/mem[19][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][31]} .original_name {{u_soc/u_core/u_rf/mem[19][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[19][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][31]/Q} .original_name {u_soc/u_core/u_rf/mem[19][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][0]} .original_name {{u_soc/u_core/u_rf/mem[20][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][0]/Q} .original_name {u_soc/u_core/u_rf/mem[20][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][1]} .original_name {{u_soc/u_core/u_rf/mem[20][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][1]/Q} .original_name {u_soc/u_core/u_rf/mem[20][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][2]} .original_name {{u_soc/u_core/u_rf/mem[20][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][2]/Q} .original_name {u_soc/u_core/u_rf/mem[20][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][3]} .original_name {{u_soc/u_core/u_rf/mem[20][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][3]/Q} .original_name {u_soc/u_core/u_rf/mem[20][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][4]} .original_name {{u_soc/u_core/u_rf/mem[20][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][4]/Q} .original_name {u_soc/u_core/u_rf/mem[20][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][5]} .original_name {{u_soc/u_core/u_rf/mem[20][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][5]/Q} .original_name {u_soc/u_core/u_rf/mem[20][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][6]} .original_name {{u_soc/u_core/u_rf/mem[20][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][6]/Q} .original_name {u_soc/u_core/u_rf/mem[20][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][7]} .original_name {{u_soc/u_core/u_rf/mem[20][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][7]/Q} .original_name {u_soc/u_core/u_rf/mem[20][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][8]} .original_name {{u_soc/u_core/u_rf/mem[20][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][8]/Q} .original_name {u_soc/u_core/u_rf/mem[20][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][9]} .original_name {{u_soc/u_core/u_rf/mem[20][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][9]/Q} .original_name {u_soc/u_core/u_rf/mem[20][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][10]} .original_name {{u_soc/u_core/u_rf/mem[20][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][10]/Q} .original_name {u_soc/u_core/u_rf/mem[20][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][11]} .original_name {{u_soc/u_core/u_rf/mem[20][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][11]/Q} .original_name {u_soc/u_core/u_rf/mem[20][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][12]} .original_name {{u_soc/u_core/u_rf/mem[20][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][12]/Q} .original_name {u_soc/u_core/u_rf/mem[20][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][13]} .original_name {{u_soc/u_core/u_rf/mem[20][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][13]/Q} .original_name {u_soc/u_core/u_rf/mem[20][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][14]} .original_name {{u_soc/u_core/u_rf/mem[20][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][14]/Q} .original_name {u_soc/u_core/u_rf/mem[20][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][15]} .original_name {{u_soc/u_core/u_rf/mem[20][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][15]/Q} .original_name {u_soc/u_core/u_rf/mem[20][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][16]} .original_name {{u_soc/u_core/u_rf/mem[20][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][16]/Q} .original_name {u_soc/u_core/u_rf/mem[20][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][17]} .original_name {{u_soc/u_core/u_rf/mem[20][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][17]/Q} .original_name {u_soc/u_core/u_rf/mem[20][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][18]} .original_name {{u_soc/u_core/u_rf/mem[20][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][18]/Q} .original_name {u_soc/u_core/u_rf/mem[20][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][19]} .original_name {{u_soc/u_core/u_rf/mem[20][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][19]/Q} .original_name {u_soc/u_core/u_rf/mem[20][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][20]} .original_name {{u_soc/u_core/u_rf/mem[20][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][20]/Q} .original_name {u_soc/u_core/u_rf/mem[20][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][21]} .original_name {{u_soc/u_core/u_rf/mem[20][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][21]/Q} .original_name {u_soc/u_core/u_rf/mem[20][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][22]} .original_name {{u_soc/u_core/u_rf/mem[20][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][22]/Q} .original_name {u_soc/u_core/u_rf/mem[20][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][23]} .original_name {{u_soc/u_core/u_rf/mem[20][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][23]/Q} .original_name {u_soc/u_core/u_rf/mem[20][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][24]} .original_name {{u_soc/u_core/u_rf/mem[20][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][24]/Q} .original_name {u_soc/u_core/u_rf/mem[20][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][25]} .original_name {{u_soc/u_core/u_rf/mem[20][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][25]/Q} .original_name {u_soc/u_core/u_rf/mem[20][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][26]} .original_name {{u_soc/u_core/u_rf/mem[20][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][26]/Q} .original_name {u_soc/u_core/u_rf/mem[20][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][27]} .original_name {{u_soc/u_core/u_rf/mem[20][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][27]/Q} .original_name {u_soc/u_core/u_rf/mem[20][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][28]} .original_name {{u_soc/u_core/u_rf/mem[20][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][28]/Q} .original_name {u_soc/u_core/u_rf/mem[20][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][29]} .original_name {{u_soc/u_core/u_rf/mem[20][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][29]/Q} .original_name {u_soc/u_core/u_rf/mem[20][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][30]} .original_name {{u_soc/u_core/u_rf/mem[20][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][30]/Q} .original_name {u_soc/u_core/u_rf/mem[20][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][31]} .original_name {{u_soc/u_core/u_rf/mem[20][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[20][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][31]/Q} .original_name {u_soc/u_core/u_rf/mem[20][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][0]} .original_name {{u_soc/u_core/u_rf/mem[21][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][0]/Q} .original_name {u_soc/u_core/u_rf/mem[21][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][1]} .original_name {{u_soc/u_core/u_rf/mem[21][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][1]/Q} .original_name {u_soc/u_core/u_rf/mem[21][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][2]} .original_name {{u_soc/u_core/u_rf/mem[21][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][2]/Q} .original_name {u_soc/u_core/u_rf/mem[21][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][3]} .original_name {{u_soc/u_core/u_rf/mem[21][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][3]/Q} .original_name {u_soc/u_core/u_rf/mem[21][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][4]} .original_name {{u_soc/u_core/u_rf/mem[21][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][4]/Q} .original_name {u_soc/u_core/u_rf/mem[21][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][5]} .original_name {{u_soc/u_core/u_rf/mem[21][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][5]/Q} .original_name {u_soc/u_core/u_rf/mem[21][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][6]} .original_name {{u_soc/u_core/u_rf/mem[21][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][6]/Q} .original_name {u_soc/u_core/u_rf/mem[21][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][7]} .original_name {{u_soc/u_core/u_rf/mem[21][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][7]/Q} .original_name {u_soc/u_core/u_rf/mem[21][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][8]} .original_name {{u_soc/u_core/u_rf/mem[21][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][8]/Q} .original_name {u_soc/u_core/u_rf/mem[21][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][9]} .original_name {{u_soc/u_core/u_rf/mem[21][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][9]/Q} .original_name {u_soc/u_core/u_rf/mem[21][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][10]} .original_name {{u_soc/u_core/u_rf/mem[21][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][10]/Q} .original_name {u_soc/u_core/u_rf/mem[21][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][11]} .original_name {{u_soc/u_core/u_rf/mem[21][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][11]/Q} .original_name {u_soc/u_core/u_rf/mem[21][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][12]} .original_name {{u_soc/u_core/u_rf/mem[21][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][12]/Q} .original_name {u_soc/u_core/u_rf/mem[21][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][13]} .original_name {{u_soc/u_core/u_rf/mem[21][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][13]/Q} .original_name {u_soc/u_core/u_rf/mem[21][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][14]} .original_name {{u_soc/u_core/u_rf/mem[21][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][14]/Q} .original_name {u_soc/u_core/u_rf/mem[21][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][15]} .original_name {{u_soc/u_core/u_rf/mem[21][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][15]/Q} .original_name {u_soc/u_core/u_rf/mem[21][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][16]} .original_name {{u_soc/u_core/u_rf/mem[21][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][16]/Q} .original_name {u_soc/u_core/u_rf/mem[21][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][17]} .original_name {{u_soc/u_core/u_rf/mem[21][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][17]/Q} .original_name {u_soc/u_core/u_rf/mem[21][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][18]} .original_name {{u_soc/u_core/u_rf/mem[21][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][18]/Q} .original_name {u_soc/u_core/u_rf/mem[21][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][19]} .original_name {{u_soc/u_core/u_rf/mem[21][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][19]/Q} .original_name {u_soc/u_core/u_rf/mem[21][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][20]} .original_name {{u_soc/u_core/u_rf/mem[21][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][20]/Q} .original_name {u_soc/u_core/u_rf/mem[21][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][21]} .original_name {{u_soc/u_core/u_rf/mem[21][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][21]/Q} .original_name {u_soc/u_core/u_rf/mem[21][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][22]} .original_name {{u_soc/u_core/u_rf/mem[21][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][22]/Q} .original_name {u_soc/u_core/u_rf/mem[21][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][23]} .original_name {{u_soc/u_core/u_rf/mem[21][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][23]/Q} .original_name {u_soc/u_core/u_rf/mem[21][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][24]} .original_name {{u_soc/u_core/u_rf/mem[21][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][24]/Q} .original_name {u_soc/u_core/u_rf/mem[21][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][25]} .original_name {{u_soc/u_core/u_rf/mem[21][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][25]/Q} .original_name {u_soc/u_core/u_rf/mem[21][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][26]} .original_name {{u_soc/u_core/u_rf/mem[21][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][26]/Q} .original_name {u_soc/u_core/u_rf/mem[21][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][27]} .original_name {{u_soc/u_core/u_rf/mem[21][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][27]/Q} .original_name {u_soc/u_core/u_rf/mem[21][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][28]} .original_name {{u_soc/u_core/u_rf/mem[21][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][28]/Q} .original_name {u_soc/u_core/u_rf/mem[21][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][29]} .original_name {{u_soc/u_core/u_rf/mem[21][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][29]/Q} .original_name {u_soc/u_core/u_rf/mem[21][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][30]} .original_name {{u_soc/u_core/u_rf/mem[21][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][30]/Q} .original_name {u_soc/u_core/u_rf/mem[21][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][31]} .original_name {{u_soc/u_core/u_rf/mem[21][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[21][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][31]/Q} .original_name {u_soc/u_core/u_rf/mem[21][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][0]} .original_name {{u_soc/u_core/u_rf/mem[22][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][0]/Q} .original_name {u_soc/u_core/u_rf/mem[22][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][1]} .original_name {{u_soc/u_core/u_rf/mem[22][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][1]/Q} .original_name {u_soc/u_core/u_rf/mem[22][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][2]} .original_name {{u_soc/u_core/u_rf/mem[22][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][2]/Q} .original_name {u_soc/u_core/u_rf/mem[22][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][3]} .original_name {{u_soc/u_core/u_rf/mem[22][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][3]/Q} .original_name {u_soc/u_core/u_rf/mem[22][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][4]} .original_name {{u_soc/u_core/u_rf/mem[22][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][4]/Q} .original_name {u_soc/u_core/u_rf/mem[22][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][5]} .original_name {{u_soc/u_core/u_rf/mem[22][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][5]/Q} .original_name {u_soc/u_core/u_rf/mem[22][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][6]} .original_name {{u_soc/u_core/u_rf/mem[22][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][6]/Q} .original_name {u_soc/u_core/u_rf/mem[22][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][7]} .original_name {{u_soc/u_core/u_rf/mem[22][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][7]/Q} .original_name {u_soc/u_core/u_rf/mem[22][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][8]} .original_name {{u_soc/u_core/u_rf/mem[22][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][8]/Q} .original_name {u_soc/u_core/u_rf/mem[22][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][9]} .original_name {{u_soc/u_core/u_rf/mem[22][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][9]/Q} .original_name {u_soc/u_core/u_rf/mem[22][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][10]} .original_name {{u_soc/u_core/u_rf/mem[22][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][10]/Q} .original_name {u_soc/u_core/u_rf/mem[22][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][11]} .original_name {{u_soc/u_core/u_rf/mem[22][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][11]/Q} .original_name {u_soc/u_core/u_rf/mem[22][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][12]} .original_name {{u_soc/u_core/u_rf/mem[22][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][12]/Q} .original_name {u_soc/u_core/u_rf/mem[22][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][13]} .original_name {{u_soc/u_core/u_rf/mem[22][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][13]/Q} .original_name {u_soc/u_core/u_rf/mem[22][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][14]} .original_name {{u_soc/u_core/u_rf/mem[22][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][14]/Q} .original_name {u_soc/u_core/u_rf/mem[22][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][15]} .original_name {{u_soc/u_core/u_rf/mem[22][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][15]/Q} .original_name {u_soc/u_core/u_rf/mem[22][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][16]} .original_name {{u_soc/u_core/u_rf/mem[22][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][16]/Q} .original_name {u_soc/u_core/u_rf/mem[22][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][17]} .original_name {{u_soc/u_core/u_rf/mem[22][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][17]/Q} .original_name {u_soc/u_core/u_rf/mem[22][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][18]} .original_name {{u_soc/u_core/u_rf/mem[22][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][18]/Q} .original_name {u_soc/u_core/u_rf/mem[22][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][19]} .original_name {{u_soc/u_core/u_rf/mem[22][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][19]/Q} .original_name {u_soc/u_core/u_rf/mem[22][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][20]} .original_name {{u_soc/u_core/u_rf/mem[22][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][20]/Q} .original_name {u_soc/u_core/u_rf/mem[22][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][21]} .original_name {{u_soc/u_core/u_rf/mem[22][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][21]/Q} .original_name {u_soc/u_core/u_rf/mem[22][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][22]} .original_name {{u_soc/u_core/u_rf/mem[22][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][22]/Q} .original_name {u_soc/u_core/u_rf/mem[22][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][23]} .original_name {{u_soc/u_core/u_rf/mem[22][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][23]/Q} .original_name {u_soc/u_core/u_rf/mem[22][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][24]} .original_name {{u_soc/u_core/u_rf/mem[22][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][24]/Q} .original_name {u_soc/u_core/u_rf/mem[22][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][25]} .original_name {{u_soc/u_core/u_rf/mem[22][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][25]/Q} .original_name {u_soc/u_core/u_rf/mem[22][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][26]} .original_name {{u_soc/u_core/u_rf/mem[22][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][26]/Q} .original_name {u_soc/u_core/u_rf/mem[22][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][27]} .original_name {{u_soc/u_core/u_rf/mem[22][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][27]/Q} .original_name {u_soc/u_core/u_rf/mem[22][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][28]} .original_name {{u_soc/u_core/u_rf/mem[22][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][28]/Q} .original_name {u_soc/u_core/u_rf/mem[22][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][29]} .original_name {{u_soc/u_core/u_rf/mem[22][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][29]/Q} .original_name {u_soc/u_core/u_rf/mem[22][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][30]} .original_name {{u_soc/u_core/u_rf/mem[22][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][30]/Q} .original_name {u_soc/u_core/u_rf/mem[22][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][31]} .original_name {{u_soc/u_core/u_rf/mem[22][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[22][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][31]/Q} .original_name {u_soc/u_core/u_rf/mem[22][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][0]} .original_name {{u_soc/u_core/u_rf/mem[23][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][0]/Q} .original_name {u_soc/u_core/u_rf/mem[23][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][1]} .original_name {{u_soc/u_core/u_rf/mem[23][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][1]/Q} .original_name {u_soc/u_core/u_rf/mem[23][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][2]} .original_name {{u_soc/u_core/u_rf/mem[23][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][2]/Q} .original_name {u_soc/u_core/u_rf/mem[23][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][3]} .original_name {{u_soc/u_core/u_rf/mem[23][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][3]/Q} .original_name {u_soc/u_core/u_rf/mem[23][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][4]} .original_name {{u_soc/u_core/u_rf/mem[23][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][4]/Q} .original_name {u_soc/u_core/u_rf/mem[23][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][5]} .original_name {{u_soc/u_core/u_rf/mem[23][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][5]/Q} .original_name {u_soc/u_core/u_rf/mem[23][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][6]} .original_name {{u_soc/u_core/u_rf/mem[23][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][6]/Q} .original_name {u_soc/u_core/u_rf/mem[23][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][7]} .original_name {{u_soc/u_core/u_rf/mem[23][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][7]/Q} .original_name {u_soc/u_core/u_rf/mem[23][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][8]} .original_name {{u_soc/u_core/u_rf/mem[23][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][8]/Q} .original_name {u_soc/u_core/u_rf/mem[23][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][9]} .original_name {{u_soc/u_core/u_rf/mem[23][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][9]/Q} .original_name {u_soc/u_core/u_rf/mem[23][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][10]} .original_name {{u_soc/u_core/u_rf/mem[23][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][10]/Q} .original_name {u_soc/u_core/u_rf/mem[23][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][11]} .original_name {{u_soc/u_core/u_rf/mem[23][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][11]/Q} .original_name {u_soc/u_core/u_rf/mem[23][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][12]} .original_name {{u_soc/u_core/u_rf/mem[23][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][12]/Q} .original_name {u_soc/u_core/u_rf/mem[23][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][13]} .original_name {{u_soc/u_core/u_rf/mem[23][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][13]/Q} .original_name {u_soc/u_core/u_rf/mem[23][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][14]} .original_name {{u_soc/u_core/u_rf/mem[23][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][14]/Q} .original_name {u_soc/u_core/u_rf/mem[23][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][15]} .original_name {{u_soc/u_core/u_rf/mem[23][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][15]/Q} .original_name {u_soc/u_core/u_rf/mem[23][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][16]} .original_name {{u_soc/u_core/u_rf/mem[23][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][16]/Q} .original_name {u_soc/u_core/u_rf/mem[23][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][17]} .original_name {{u_soc/u_core/u_rf/mem[23][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][17]/Q} .original_name {u_soc/u_core/u_rf/mem[23][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][18]} .original_name {{u_soc/u_core/u_rf/mem[23][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][18]/Q} .original_name {u_soc/u_core/u_rf/mem[23][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][19]} .original_name {{u_soc/u_core/u_rf/mem[23][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][19]/Q} .original_name {u_soc/u_core/u_rf/mem[23][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][20]} .original_name {{u_soc/u_core/u_rf/mem[23][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][20]/Q} .original_name {u_soc/u_core/u_rf/mem[23][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][21]} .original_name {{u_soc/u_core/u_rf/mem[23][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][21]/Q} .original_name {u_soc/u_core/u_rf/mem[23][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][22]} .original_name {{u_soc/u_core/u_rf/mem[23][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][22]/Q} .original_name {u_soc/u_core/u_rf/mem[23][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][23]} .original_name {{u_soc/u_core/u_rf/mem[23][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][23]/Q} .original_name {u_soc/u_core/u_rf/mem[23][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][24]} .original_name {{u_soc/u_core/u_rf/mem[23][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][24]/Q} .original_name {u_soc/u_core/u_rf/mem[23][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][25]} .original_name {{u_soc/u_core/u_rf/mem[23][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][25]/Q} .original_name {u_soc/u_core/u_rf/mem[23][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][26]} .original_name {{u_soc/u_core/u_rf/mem[23][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][26]/Q} .original_name {u_soc/u_core/u_rf/mem[23][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][27]} .original_name {{u_soc/u_core/u_rf/mem[23][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][27]/Q} .original_name {u_soc/u_core/u_rf/mem[23][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][28]} .original_name {{u_soc/u_core/u_rf/mem[23][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][28]/Q} .original_name {u_soc/u_core/u_rf/mem[23][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][29]} .original_name {{u_soc/u_core/u_rf/mem[23][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][29]/Q} .original_name {u_soc/u_core/u_rf/mem[23][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][30]} .original_name {{u_soc/u_core/u_rf/mem[23][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][30]/Q} .original_name {u_soc/u_core/u_rf/mem[23][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][31]} .original_name {{u_soc/u_core/u_rf/mem[23][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[23][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][31]/Q} .original_name {u_soc/u_core/u_rf/mem[23][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][0]} .original_name {{u_soc/u_core/u_rf/mem[24][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][0]/Q} .original_name {u_soc/u_core/u_rf/mem[24][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][1]} .original_name {{u_soc/u_core/u_rf/mem[24][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][1]/Q} .original_name {u_soc/u_core/u_rf/mem[24][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][2]} .original_name {{u_soc/u_core/u_rf/mem[24][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][2]/Q} .original_name {u_soc/u_core/u_rf/mem[24][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][3]} .original_name {{u_soc/u_core/u_rf/mem[24][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][3]/Q} .original_name {u_soc/u_core/u_rf/mem[24][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][4]} .original_name {{u_soc/u_core/u_rf/mem[24][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][4]/Q} .original_name {u_soc/u_core/u_rf/mem[24][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][5]} .original_name {{u_soc/u_core/u_rf/mem[24][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][5]/Q} .original_name {u_soc/u_core/u_rf/mem[24][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][6]} .original_name {{u_soc/u_core/u_rf/mem[24][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][6]/Q} .original_name {u_soc/u_core/u_rf/mem[24][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][7]} .original_name {{u_soc/u_core/u_rf/mem[24][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][7]/Q} .original_name {u_soc/u_core/u_rf/mem[24][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][8]} .original_name {{u_soc/u_core/u_rf/mem[24][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][8]/Q} .original_name {u_soc/u_core/u_rf/mem[24][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][9]} .original_name {{u_soc/u_core/u_rf/mem[24][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][9]/Q} .original_name {u_soc/u_core/u_rf/mem[24][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][10]} .original_name {{u_soc/u_core/u_rf/mem[24][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][10]/Q} .original_name {u_soc/u_core/u_rf/mem[24][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][11]} .original_name {{u_soc/u_core/u_rf/mem[24][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][11]/Q} .original_name {u_soc/u_core/u_rf/mem[24][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][12]} .original_name {{u_soc/u_core/u_rf/mem[24][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][12]/Q} .original_name {u_soc/u_core/u_rf/mem[24][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][13]} .original_name {{u_soc/u_core/u_rf/mem[24][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][13]/Q} .original_name {u_soc/u_core/u_rf/mem[24][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][14]} .original_name {{u_soc/u_core/u_rf/mem[24][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][14]/Q} .original_name {u_soc/u_core/u_rf/mem[24][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][15]} .original_name {{u_soc/u_core/u_rf/mem[24][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][15]/Q} .original_name {u_soc/u_core/u_rf/mem[24][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][16]} .original_name {{u_soc/u_core/u_rf/mem[24][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][16]/Q} .original_name {u_soc/u_core/u_rf/mem[24][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][17]} .original_name {{u_soc/u_core/u_rf/mem[24][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][17]/Q} .original_name {u_soc/u_core/u_rf/mem[24][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][18]} .original_name {{u_soc/u_core/u_rf/mem[24][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][18]/Q} .original_name {u_soc/u_core/u_rf/mem[24][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][19]} .original_name {{u_soc/u_core/u_rf/mem[24][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][19]/Q} .original_name {u_soc/u_core/u_rf/mem[24][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][20]} .original_name {{u_soc/u_core/u_rf/mem[24][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][20]/Q} .original_name {u_soc/u_core/u_rf/mem[24][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][21]} .original_name {{u_soc/u_core/u_rf/mem[24][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][21]/Q} .original_name {u_soc/u_core/u_rf/mem[24][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][22]} .original_name {{u_soc/u_core/u_rf/mem[24][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][22]/Q} .original_name {u_soc/u_core/u_rf/mem[24][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][23]} .original_name {{u_soc/u_core/u_rf/mem[24][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][23]/Q} .original_name {u_soc/u_core/u_rf/mem[24][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][24]} .original_name {{u_soc/u_core/u_rf/mem[24][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][24]/Q} .original_name {u_soc/u_core/u_rf/mem[24][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][25]} .original_name {{u_soc/u_core/u_rf/mem[24][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][25]/Q} .original_name {u_soc/u_core/u_rf/mem[24][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][26]} .original_name {{u_soc/u_core/u_rf/mem[24][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][26]/Q} .original_name {u_soc/u_core/u_rf/mem[24][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][27]} .original_name {{u_soc/u_core/u_rf/mem[24][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][27]/Q} .original_name {u_soc/u_core/u_rf/mem[24][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][28]} .original_name {{u_soc/u_core/u_rf/mem[24][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][28]/Q} .original_name {u_soc/u_core/u_rf/mem[24][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][29]} .original_name {{u_soc/u_core/u_rf/mem[24][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][29]/Q} .original_name {u_soc/u_core/u_rf/mem[24][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][30]} .original_name {{u_soc/u_core/u_rf/mem[24][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][30]/Q} .original_name {u_soc/u_core/u_rf/mem[24][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][31]} .original_name {{u_soc/u_core/u_rf/mem[24][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[24][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][31]/Q} .original_name {u_soc/u_core/u_rf/mem[24][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][0]} .original_name {{u_soc/u_core/u_rf/mem[25][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][0]/Q} .original_name {u_soc/u_core/u_rf/mem[25][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][1]} .original_name {{u_soc/u_core/u_rf/mem[25][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][1]/Q} .original_name {u_soc/u_core/u_rf/mem[25][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][2]} .original_name {{u_soc/u_core/u_rf/mem[25][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][2]/Q} .original_name {u_soc/u_core/u_rf/mem[25][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][3]} .original_name {{u_soc/u_core/u_rf/mem[25][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][3]/Q} .original_name {u_soc/u_core/u_rf/mem[25][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][4]} .original_name {{u_soc/u_core/u_rf/mem[25][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][4]/Q} .original_name {u_soc/u_core/u_rf/mem[25][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][5]} .original_name {{u_soc/u_core/u_rf/mem[25][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][5]/Q} .original_name {u_soc/u_core/u_rf/mem[25][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][6]} .original_name {{u_soc/u_core/u_rf/mem[25][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][6]/Q} .original_name {u_soc/u_core/u_rf/mem[25][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][7]} .original_name {{u_soc/u_core/u_rf/mem[25][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][7]/Q} .original_name {u_soc/u_core/u_rf/mem[25][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][8]} .original_name {{u_soc/u_core/u_rf/mem[25][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][8]/Q} .original_name {u_soc/u_core/u_rf/mem[25][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][9]} .original_name {{u_soc/u_core/u_rf/mem[25][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][9]/Q} .original_name {u_soc/u_core/u_rf/mem[25][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][10]} .original_name {{u_soc/u_core/u_rf/mem[25][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][10]/Q} .original_name {u_soc/u_core/u_rf/mem[25][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][11]} .original_name {{u_soc/u_core/u_rf/mem[25][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][11]/Q} .original_name {u_soc/u_core/u_rf/mem[25][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][12]} .original_name {{u_soc/u_core/u_rf/mem[25][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][12]/Q} .original_name {u_soc/u_core/u_rf/mem[25][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][13]} .original_name {{u_soc/u_core/u_rf/mem[25][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][13]/Q} .original_name {u_soc/u_core/u_rf/mem[25][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][14]} .original_name {{u_soc/u_core/u_rf/mem[25][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][14]/Q} .original_name {u_soc/u_core/u_rf/mem[25][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][15]} .original_name {{u_soc/u_core/u_rf/mem[25][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][15]/Q} .original_name {u_soc/u_core/u_rf/mem[25][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][16]} .original_name {{u_soc/u_core/u_rf/mem[25][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][16]/Q} .original_name {u_soc/u_core/u_rf/mem[25][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][17]} .original_name {{u_soc/u_core/u_rf/mem[25][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][17]/Q} .original_name {u_soc/u_core/u_rf/mem[25][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][18]} .original_name {{u_soc/u_core/u_rf/mem[25][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][18]/Q} .original_name {u_soc/u_core/u_rf/mem[25][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][19]} .original_name {{u_soc/u_core/u_rf/mem[25][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][19]/Q} .original_name {u_soc/u_core/u_rf/mem[25][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][20]} .original_name {{u_soc/u_core/u_rf/mem[25][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][20]/Q} .original_name {u_soc/u_core/u_rf/mem[25][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][21]} .original_name {{u_soc/u_core/u_rf/mem[25][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][21]/Q} .original_name {u_soc/u_core/u_rf/mem[25][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][22]} .original_name {{u_soc/u_core/u_rf/mem[25][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][22]/Q} .original_name {u_soc/u_core/u_rf/mem[25][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][23]} .original_name {{u_soc/u_core/u_rf/mem[25][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][23]/Q} .original_name {u_soc/u_core/u_rf/mem[25][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][24]} .original_name {{u_soc/u_core/u_rf/mem[25][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][24]/Q} .original_name {u_soc/u_core/u_rf/mem[25][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][25]} .original_name {{u_soc/u_core/u_rf/mem[25][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][25]/Q} .original_name {u_soc/u_core/u_rf/mem[25][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][26]} .original_name {{u_soc/u_core/u_rf/mem[25][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][26]/Q} .original_name {u_soc/u_core/u_rf/mem[25][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][27]} .original_name {{u_soc/u_core/u_rf/mem[25][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][27]/Q} .original_name {u_soc/u_core/u_rf/mem[25][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][28]} .original_name {{u_soc/u_core/u_rf/mem[25][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][28]/Q} .original_name {u_soc/u_core/u_rf/mem[25][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][29]} .original_name {{u_soc/u_core/u_rf/mem[25][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][29]/Q} .original_name {u_soc/u_core/u_rf/mem[25][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][30]} .original_name {{u_soc/u_core/u_rf/mem[25][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][30]/Q} .original_name {u_soc/u_core/u_rf/mem[25][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][31]} .original_name {{u_soc/u_core/u_rf/mem[25][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[25][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][31]/Q} .original_name {u_soc/u_core/u_rf/mem[25][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][0]} .original_name {{u_soc/u_core/u_rf/mem[26][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][0]/Q} .original_name {u_soc/u_core/u_rf/mem[26][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][1]} .original_name {{u_soc/u_core/u_rf/mem[26][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][1]/Q} .original_name {u_soc/u_core/u_rf/mem[26][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][2]} .original_name {{u_soc/u_core/u_rf/mem[26][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][2]/Q} .original_name {u_soc/u_core/u_rf/mem[26][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][3]} .original_name {{u_soc/u_core/u_rf/mem[26][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][3]/Q} .original_name {u_soc/u_core/u_rf/mem[26][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][4]} .original_name {{u_soc/u_core/u_rf/mem[26][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][4]/Q} .original_name {u_soc/u_core/u_rf/mem[26][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][5]} .original_name {{u_soc/u_core/u_rf/mem[26][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][5]/Q} .original_name {u_soc/u_core/u_rf/mem[26][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][6]} .original_name {{u_soc/u_core/u_rf/mem[26][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][6]/Q} .original_name {u_soc/u_core/u_rf/mem[26][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][7]} .original_name {{u_soc/u_core/u_rf/mem[26][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][7]/Q} .original_name {u_soc/u_core/u_rf/mem[26][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][8]} .original_name {{u_soc/u_core/u_rf/mem[26][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][8]/Q} .original_name {u_soc/u_core/u_rf/mem[26][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][9]} .original_name {{u_soc/u_core/u_rf/mem[26][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][9]/Q} .original_name {u_soc/u_core/u_rf/mem[26][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][10]} .original_name {{u_soc/u_core/u_rf/mem[26][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][10]/Q} .original_name {u_soc/u_core/u_rf/mem[26][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][11]} .original_name {{u_soc/u_core/u_rf/mem[26][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][11]/Q} .original_name {u_soc/u_core/u_rf/mem[26][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][12]} .original_name {{u_soc/u_core/u_rf/mem[26][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][12]/Q} .original_name {u_soc/u_core/u_rf/mem[26][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][13]} .original_name {{u_soc/u_core/u_rf/mem[26][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][13]/Q} .original_name {u_soc/u_core/u_rf/mem[26][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][14]} .original_name {{u_soc/u_core/u_rf/mem[26][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][14]/Q} .original_name {u_soc/u_core/u_rf/mem[26][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][15]} .original_name {{u_soc/u_core/u_rf/mem[26][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][15]/Q} .original_name {u_soc/u_core/u_rf/mem[26][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][16]} .original_name {{u_soc/u_core/u_rf/mem[26][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][16]/Q} .original_name {u_soc/u_core/u_rf/mem[26][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][17]} .original_name {{u_soc/u_core/u_rf/mem[26][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][17]/Q} .original_name {u_soc/u_core/u_rf/mem[26][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][18]} .original_name {{u_soc/u_core/u_rf/mem[26][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][18]/Q} .original_name {u_soc/u_core/u_rf/mem[26][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][19]} .original_name {{u_soc/u_core/u_rf/mem[26][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][19]/Q} .original_name {u_soc/u_core/u_rf/mem[26][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][20]} .original_name {{u_soc/u_core/u_rf/mem[26][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][20]/Q} .original_name {u_soc/u_core/u_rf/mem[26][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][21]} .original_name {{u_soc/u_core/u_rf/mem[26][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][21]/Q} .original_name {u_soc/u_core/u_rf/mem[26][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][22]} .original_name {{u_soc/u_core/u_rf/mem[26][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][22]/Q} .original_name {u_soc/u_core/u_rf/mem[26][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][23]} .original_name {{u_soc/u_core/u_rf/mem[26][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][23]/Q} .original_name {u_soc/u_core/u_rf/mem[26][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][24]} .original_name {{u_soc/u_core/u_rf/mem[26][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][24]/Q} .original_name {u_soc/u_core/u_rf/mem[26][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][25]} .original_name {{u_soc/u_core/u_rf/mem[26][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][25]/Q} .original_name {u_soc/u_core/u_rf/mem[26][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][26]} .original_name {{u_soc/u_core/u_rf/mem[26][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][26]/Q} .original_name {u_soc/u_core/u_rf/mem[26][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][27]} .original_name {{u_soc/u_core/u_rf/mem[26][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][27]/Q} .original_name {u_soc/u_core/u_rf/mem[26][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][28]} .original_name {{u_soc/u_core/u_rf/mem[26][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][28]/Q} .original_name {u_soc/u_core/u_rf/mem[26][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][29]} .original_name {{u_soc/u_core/u_rf/mem[26][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][29]/Q} .original_name {u_soc/u_core/u_rf/mem[26][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][30]} .original_name {{u_soc/u_core/u_rf/mem[26][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][30]/Q} .original_name {u_soc/u_core/u_rf/mem[26][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][31]} .original_name {{u_soc/u_core/u_rf/mem[26][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[26][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][31]/Q} .original_name {u_soc/u_core/u_rf/mem[26][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][0]} .original_name {{u_soc/u_core/u_rf/mem[27][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][0]/Q} .original_name {u_soc/u_core/u_rf/mem[27][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][1]} .original_name {{u_soc/u_core/u_rf/mem[27][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][1]/Q} .original_name {u_soc/u_core/u_rf/mem[27][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][2]} .original_name {{u_soc/u_core/u_rf/mem[27][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][2]/Q} .original_name {u_soc/u_core/u_rf/mem[27][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][3]} .original_name {{u_soc/u_core/u_rf/mem[27][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][3]/Q} .original_name {u_soc/u_core/u_rf/mem[27][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][4]} .original_name {{u_soc/u_core/u_rf/mem[27][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][4]/Q} .original_name {u_soc/u_core/u_rf/mem[27][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][5]} .original_name {{u_soc/u_core/u_rf/mem[27][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][5]/Q} .original_name {u_soc/u_core/u_rf/mem[27][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][6]} .original_name {{u_soc/u_core/u_rf/mem[27][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][6]/Q} .original_name {u_soc/u_core/u_rf/mem[27][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][7]} .original_name {{u_soc/u_core/u_rf/mem[27][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][7]/Q} .original_name {u_soc/u_core/u_rf/mem[27][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][8]} .original_name {{u_soc/u_core/u_rf/mem[27][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][8]/Q} .original_name {u_soc/u_core/u_rf/mem[27][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][9]} .original_name {{u_soc/u_core/u_rf/mem[27][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][9]/Q} .original_name {u_soc/u_core/u_rf/mem[27][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][10]} .original_name {{u_soc/u_core/u_rf/mem[27][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][10]/Q} .original_name {u_soc/u_core/u_rf/mem[27][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][11]} .original_name {{u_soc/u_core/u_rf/mem[27][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][11]/Q} .original_name {u_soc/u_core/u_rf/mem[27][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][12]} .original_name {{u_soc/u_core/u_rf/mem[27][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][12]/Q} .original_name {u_soc/u_core/u_rf/mem[27][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][13]} .original_name {{u_soc/u_core/u_rf/mem[27][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][13]/Q} .original_name {u_soc/u_core/u_rf/mem[27][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][14]} .original_name {{u_soc/u_core/u_rf/mem[27][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][14]/Q} .original_name {u_soc/u_core/u_rf/mem[27][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][15]} .original_name {{u_soc/u_core/u_rf/mem[27][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][15]/Q} .original_name {u_soc/u_core/u_rf/mem[27][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][16]} .original_name {{u_soc/u_core/u_rf/mem[27][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][16]/Q} .original_name {u_soc/u_core/u_rf/mem[27][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][17]} .original_name {{u_soc/u_core/u_rf/mem[27][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][17]/Q} .original_name {u_soc/u_core/u_rf/mem[27][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][18]} .original_name {{u_soc/u_core/u_rf/mem[27][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][18]/Q} .original_name {u_soc/u_core/u_rf/mem[27][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][19]} .original_name {{u_soc/u_core/u_rf/mem[27][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][19]/Q} .original_name {u_soc/u_core/u_rf/mem[27][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][20]} .original_name {{u_soc/u_core/u_rf/mem[27][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][20]/Q} .original_name {u_soc/u_core/u_rf/mem[27][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][21]} .original_name {{u_soc/u_core/u_rf/mem[27][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][21]/Q} .original_name {u_soc/u_core/u_rf/mem[27][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][22]} .original_name {{u_soc/u_core/u_rf/mem[27][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][22]/Q} .original_name {u_soc/u_core/u_rf/mem[27][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][23]} .original_name {{u_soc/u_core/u_rf/mem[27][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][23]/Q} .original_name {u_soc/u_core/u_rf/mem[27][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][24]} .original_name {{u_soc/u_core/u_rf/mem[27][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][24]/Q} .original_name {u_soc/u_core/u_rf/mem[27][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][25]} .original_name {{u_soc/u_core/u_rf/mem[27][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][25]/Q} .original_name {u_soc/u_core/u_rf/mem[27][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][26]} .original_name {{u_soc/u_core/u_rf/mem[27][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][26]/Q} .original_name {u_soc/u_core/u_rf/mem[27][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][27]} .original_name {{u_soc/u_core/u_rf/mem[27][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][27]/Q} .original_name {u_soc/u_core/u_rf/mem[27][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][28]} .original_name {{u_soc/u_core/u_rf/mem[27][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][28]/Q} .original_name {u_soc/u_core/u_rf/mem[27][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][29]} .original_name {{u_soc/u_core/u_rf/mem[27][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][29]/Q} .original_name {u_soc/u_core/u_rf/mem[27][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][30]} .original_name {{u_soc/u_core/u_rf/mem[27][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][30]/Q} .original_name {u_soc/u_core/u_rf/mem[27][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][31]} .original_name {{u_soc/u_core/u_rf/mem[27][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[27][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][31]/Q} .original_name {u_soc/u_core/u_rf/mem[27][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][0]} .original_name {{u_soc/u_core/u_rf/mem[28][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][0]/Q} .original_name {u_soc/u_core/u_rf/mem[28][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][1]} .original_name {{u_soc/u_core/u_rf/mem[28][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][1]/Q} .original_name {u_soc/u_core/u_rf/mem[28][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][2]} .original_name {{u_soc/u_core/u_rf/mem[28][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][2]/Q} .original_name {u_soc/u_core/u_rf/mem[28][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][3]} .original_name {{u_soc/u_core/u_rf/mem[28][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][3]/Q} .original_name {u_soc/u_core/u_rf/mem[28][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][4]} .original_name {{u_soc/u_core/u_rf/mem[28][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][4]/Q} .original_name {u_soc/u_core/u_rf/mem[28][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][5]} .original_name {{u_soc/u_core/u_rf/mem[28][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][5]/Q} .original_name {u_soc/u_core/u_rf/mem[28][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][6]} .original_name {{u_soc/u_core/u_rf/mem[28][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][6]/Q} .original_name {u_soc/u_core/u_rf/mem[28][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][7]} .original_name {{u_soc/u_core/u_rf/mem[28][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][7]/Q} .original_name {u_soc/u_core/u_rf/mem[28][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][8]} .original_name {{u_soc/u_core/u_rf/mem[28][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][8]/Q} .original_name {u_soc/u_core/u_rf/mem[28][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][9]} .original_name {{u_soc/u_core/u_rf/mem[28][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][9]/Q} .original_name {u_soc/u_core/u_rf/mem[28][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][10]} .original_name {{u_soc/u_core/u_rf/mem[28][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][10]/Q} .original_name {u_soc/u_core/u_rf/mem[28][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][11]} .original_name {{u_soc/u_core/u_rf/mem[28][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][11]/Q} .original_name {u_soc/u_core/u_rf/mem[28][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][12]} .original_name {{u_soc/u_core/u_rf/mem[28][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][12]/Q} .original_name {u_soc/u_core/u_rf/mem[28][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][13]} .original_name {{u_soc/u_core/u_rf/mem[28][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][13]/Q} .original_name {u_soc/u_core/u_rf/mem[28][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][14]} .original_name {{u_soc/u_core/u_rf/mem[28][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][14]/Q} .original_name {u_soc/u_core/u_rf/mem[28][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][15]} .original_name {{u_soc/u_core/u_rf/mem[28][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][15]/Q} .original_name {u_soc/u_core/u_rf/mem[28][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][16]} .original_name {{u_soc/u_core/u_rf/mem[28][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][16]/Q} .original_name {u_soc/u_core/u_rf/mem[28][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][17]} .original_name {{u_soc/u_core/u_rf/mem[28][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][17]/Q} .original_name {u_soc/u_core/u_rf/mem[28][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][18]} .original_name {{u_soc/u_core/u_rf/mem[28][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][18]/Q} .original_name {u_soc/u_core/u_rf/mem[28][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][19]} .original_name {{u_soc/u_core/u_rf/mem[28][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][19]/Q} .original_name {u_soc/u_core/u_rf/mem[28][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][20]} .original_name {{u_soc/u_core/u_rf/mem[28][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][20]/Q} .original_name {u_soc/u_core/u_rf/mem[28][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][21]} .original_name {{u_soc/u_core/u_rf/mem[28][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][21]/Q} .original_name {u_soc/u_core/u_rf/mem[28][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][22]} .original_name {{u_soc/u_core/u_rf/mem[28][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][22]/Q} .original_name {u_soc/u_core/u_rf/mem[28][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][23]} .original_name {{u_soc/u_core/u_rf/mem[28][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][23]/Q} .original_name {u_soc/u_core/u_rf/mem[28][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][24]} .original_name {{u_soc/u_core/u_rf/mem[28][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][24]/Q} .original_name {u_soc/u_core/u_rf/mem[28][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][25]} .original_name {{u_soc/u_core/u_rf/mem[28][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][25]/Q} .original_name {u_soc/u_core/u_rf/mem[28][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][26]} .original_name {{u_soc/u_core/u_rf/mem[28][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][26]/Q} .original_name {u_soc/u_core/u_rf/mem[28][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][27]} .original_name {{u_soc/u_core/u_rf/mem[28][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][27]/Q} .original_name {u_soc/u_core/u_rf/mem[28][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][28]} .original_name {{u_soc/u_core/u_rf/mem[28][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][28]/Q} .original_name {u_soc/u_core/u_rf/mem[28][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][29]} .original_name {{u_soc/u_core/u_rf/mem[28][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][29]/Q} .original_name {u_soc/u_core/u_rf/mem[28][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][30]} .original_name {{u_soc/u_core/u_rf/mem[28][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][30]/Q} .original_name {u_soc/u_core/u_rf/mem[28][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][31]} .original_name {{u_soc/u_core/u_rf/mem[28][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[28][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][31]/Q} .original_name {u_soc/u_core/u_rf/mem[28][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][0]} .original_name {{u_soc/u_core/u_rf/mem[29][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][0]/Q} .original_name {u_soc/u_core/u_rf/mem[29][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][1]} .original_name {{u_soc/u_core/u_rf/mem[29][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][1]/Q} .original_name {u_soc/u_core/u_rf/mem[29][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][2]} .original_name {{u_soc/u_core/u_rf/mem[29][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][2]/Q} .original_name {u_soc/u_core/u_rf/mem[29][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][3]} .original_name {{u_soc/u_core/u_rf/mem[29][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][3]/Q} .original_name {u_soc/u_core/u_rf/mem[29][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][4]} .original_name {{u_soc/u_core/u_rf/mem[29][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][4]/Q} .original_name {u_soc/u_core/u_rf/mem[29][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][5]} .original_name {{u_soc/u_core/u_rf/mem[29][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][5]/Q} .original_name {u_soc/u_core/u_rf/mem[29][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][6]} .original_name {{u_soc/u_core/u_rf/mem[29][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][6]/Q} .original_name {u_soc/u_core/u_rf/mem[29][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][7]} .original_name {{u_soc/u_core/u_rf/mem[29][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][7]/Q} .original_name {u_soc/u_core/u_rf/mem[29][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][8]} .original_name {{u_soc/u_core/u_rf/mem[29][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][8]/Q} .original_name {u_soc/u_core/u_rf/mem[29][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][9]} .original_name {{u_soc/u_core/u_rf/mem[29][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][9]/Q} .original_name {u_soc/u_core/u_rf/mem[29][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][10]} .original_name {{u_soc/u_core/u_rf/mem[29][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][10]/Q} .original_name {u_soc/u_core/u_rf/mem[29][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][11]} .original_name {{u_soc/u_core/u_rf/mem[29][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][11]/Q} .original_name {u_soc/u_core/u_rf/mem[29][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][12]} .original_name {{u_soc/u_core/u_rf/mem[29][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][12]/Q} .original_name {u_soc/u_core/u_rf/mem[29][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][13]} .original_name {{u_soc/u_core/u_rf/mem[29][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][13]/Q} .original_name {u_soc/u_core/u_rf/mem[29][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][14]} .original_name {{u_soc/u_core/u_rf/mem[29][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][14]/Q} .original_name {u_soc/u_core/u_rf/mem[29][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][15]} .original_name {{u_soc/u_core/u_rf/mem[29][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][15]/Q} .original_name {u_soc/u_core/u_rf/mem[29][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][16]} .original_name {{u_soc/u_core/u_rf/mem[29][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][16]/Q} .original_name {u_soc/u_core/u_rf/mem[29][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][17]} .original_name {{u_soc/u_core/u_rf/mem[29][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][17]/Q} .original_name {u_soc/u_core/u_rf/mem[29][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][18]} .original_name {{u_soc/u_core/u_rf/mem[29][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][18]/Q} .original_name {u_soc/u_core/u_rf/mem[29][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][19]} .original_name {{u_soc/u_core/u_rf/mem[29][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][19]/Q} .original_name {u_soc/u_core/u_rf/mem[29][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][20]} .original_name {{u_soc/u_core/u_rf/mem[29][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][20]/Q} .original_name {u_soc/u_core/u_rf/mem[29][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][21]} .original_name {{u_soc/u_core/u_rf/mem[29][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][21]/Q} .original_name {u_soc/u_core/u_rf/mem[29][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][22]} .original_name {{u_soc/u_core/u_rf/mem[29][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][22]/Q} .original_name {u_soc/u_core/u_rf/mem[29][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][23]} .original_name {{u_soc/u_core/u_rf/mem[29][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][23]/Q} .original_name {u_soc/u_core/u_rf/mem[29][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][24]} .original_name {{u_soc/u_core/u_rf/mem[29][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][24]/Q} .original_name {u_soc/u_core/u_rf/mem[29][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][25]} .original_name {{u_soc/u_core/u_rf/mem[29][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][25]/Q} .original_name {u_soc/u_core/u_rf/mem[29][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][26]} .original_name {{u_soc/u_core/u_rf/mem[29][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][26]/Q} .original_name {u_soc/u_core/u_rf/mem[29][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][27]} .original_name {{u_soc/u_core/u_rf/mem[29][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][27]/Q} .original_name {u_soc/u_core/u_rf/mem[29][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][28]} .original_name {{u_soc/u_core/u_rf/mem[29][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][28]/Q} .original_name {u_soc/u_core/u_rf/mem[29][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][29]} .original_name {{u_soc/u_core/u_rf/mem[29][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][29]/Q} .original_name {u_soc/u_core/u_rf/mem[29][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][30]} .original_name {{u_soc/u_core/u_rf/mem[29][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][30]/Q} .original_name {u_soc/u_core/u_rf/mem[29][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][31]} .original_name {{u_soc/u_core/u_rf/mem[29][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[29][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][31]/Q} .original_name {u_soc/u_core/u_rf/mem[29][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][0]} .original_name {{u_soc/u_core/u_rf/mem[30][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][0]/Q} .original_name {u_soc/u_core/u_rf/mem[30][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][1]} .original_name {{u_soc/u_core/u_rf/mem[30][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][1]/Q} .original_name {u_soc/u_core/u_rf/mem[30][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][2]} .original_name {{u_soc/u_core/u_rf/mem[30][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][2]/Q} .original_name {u_soc/u_core/u_rf/mem[30][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][3]} .original_name {{u_soc/u_core/u_rf/mem[30][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][3]/Q} .original_name {u_soc/u_core/u_rf/mem[30][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][4]} .original_name {{u_soc/u_core/u_rf/mem[30][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][4]/Q} .original_name {u_soc/u_core/u_rf/mem[30][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][5]} .original_name {{u_soc/u_core/u_rf/mem[30][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][5]/Q} .original_name {u_soc/u_core/u_rf/mem[30][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][6]} .original_name {{u_soc/u_core/u_rf/mem[30][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][6]/Q} .original_name {u_soc/u_core/u_rf/mem[30][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][7]} .original_name {{u_soc/u_core/u_rf/mem[30][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][7]/Q} .original_name {u_soc/u_core/u_rf/mem[30][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][8]} .original_name {{u_soc/u_core/u_rf/mem[30][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][8]/Q} .original_name {u_soc/u_core/u_rf/mem[30][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][9]} .original_name {{u_soc/u_core/u_rf/mem[30][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][9]/Q} .original_name {u_soc/u_core/u_rf/mem[30][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][10]} .original_name {{u_soc/u_core/u_rf/mem[30][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][10]/Q} .original_name {u_soc/u_core/u_rf/mem[30][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][11]} .original_name {{u_soc/u_core/u_rf/mem[30][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][11]/Q} .original_name {u_soc/u_core/u_rf/mem[30][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][12]} .original_name {{u_soc/u_core/u_rf/mem[30][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][12]/Q} .original_name {u_soc/u_core/u_rf/mem[30][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][13]} .original_name {{u_soc/u_core/u_rf/mem[30][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][13]/Q} .original_name {u_soc/u_core/u_rf/mem[30][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][14]} .original_name {{u_soc/u_core/u_rf/mem[30][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][14]/Q} .original_name {u_soc/u_core/u_rf/mem[30][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][15]} .original_name {{u_soc/u_core/u_rf/mem[30][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][15]/Q} .original_name {u_soc/u_core/u_rf/mem[30][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][16]} .original_name {{u_soc/u_core/u_rf/mem[30][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][16]/Q} .original_name {u_soc/u_core/u_rf/mem[30][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][17]} .original_name {{u_soc/u_core/u_rf/mem[30][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][17]/Q} .original_name {u_soc/u_core/u_rf/mem[30][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][18]} .original_name {{u_soc/u_core/u_rf/mem[30][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][18]/Q} .original_name {u_soc/u_core/u_rf/mem[30][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][19]} .original_name {{u_soc/u_core/u_rf/mem[30][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][19]/Q} .original_name {u_soc/u_core/u_rf/mem[30][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][20]} .original_name {{u_soc/u_core/u_rf/mem[30][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][20]/Q} .original_name {u_soc/u_core/u_rf/mem[30][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][21]} .original_name {{u_soc/u_core/u_rf/mem[30][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][21]/Q} .original_name {u_soc/u_core/u_rf/mem[30][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][22]} .original_name {{u_soc/u_core/u_rf/mem[30][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][22]/Q} .original_name {u_soc/u_core/u_rf/mem[30][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][23]} .original_name {{u_soc/u_core/u_rf/mem[30][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][23]/Q} .original_name {u_soc/u_core/u_rf/mem[30][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][24]} .original_name {{u_soc/u_core/u_rf/mem[30][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][24]/Q} .original_name {u_soc/u_core/u_rf/mem[30][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][25]} .original_name {{u_soc/u_core/u_rf/mem[30][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][25]/Q} .original_name {u_soc/u_core/u_rf/mem[30][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][26]} .original_name {{u_soc/u_core/u_rf/mem[30][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][26]/Q} .original_name {u_soc/u_core/u_rf/mem[30][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][27]} .original_name {{u_soc/u_core/u_rf/mem[30][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][27]/Q} .original_name {u_soc/u_core/u_rf/mem[30][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][28]} .original_name {{u_soc/u_core/u_rf/mem[30][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][28]/Q} .original_name {u_soc/u_core/u_rf/mem[30][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][29]} .original_name {{u_soc/u_core/u_rf/mem[30][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][29]/Q} .original_name {u_soc/u_core/u_rf/mem[30][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][30]} .original_name {{u_soc/u_core/u_rf/mem[30][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][30]/Q} .original_name {u_soc/u_core/u_rf/mem[30][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][31]} .original_name {{u_soc/u_core/u_rf/mem[30][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[30][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][31]/Q} .original_name {u_soc/u_core/u_rf/mem[30][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][0]} .original_name {{u_soc/u_core/u_rf/mem[31][0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][0]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][0]/Q} .original_name {u_soc/u_core/u_rf/mem[31][0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][1]} .original_name {{u_soc/u_core/u_rf/mem[31][1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][1]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][1]/Q} .original_name {u_soc/u_core/u_rf/mem[31][1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][2]} .original_name {{u_soc/u_core/u_rf/mem[31][2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][2]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][2]/Q} .original_name {u_soc/u_core/u_rf/mem[31][2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][3]} .original_name {{u_soc/u_core/u_rf/mem[31][3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][3]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][3]/Q} .original_name {u_soc/u_core/u_rf/mem[31][3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][4]} .original_name {{u_soc/u_core/u_rf/mem[31][4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][4]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][4]/Q} .original_name {u_soc/u_core/u_rf/mem[31][4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][5]} .original_name {{u_soc/u_core/u_rf/mem[31][5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][5]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][5]/Q} .original_name {u_soc/u_core/u_rf/mem[31][5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][6]} .original_name {{u_soc/u_core/u_rf/mem[31][6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][6]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][6]/Q} .original_name {u_soc/u_core/u_rf/mem[31][6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][7]} .original_name {{u_soc/u_core/u_rf/mem[31][7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][7]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][7]/Q} .original_name {u_soc/u_core/u_rf/mem[31][7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][8]} .original_name {{u_soc/u_core/u_rf/mem[31][8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][8]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][8]/Q} .original_name {u_soc/u_core/u_rf/mem[31][8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][9]} .original_name {{u_soc/u_core/u_rf/mem[31][9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][9]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][9]/Q} .original_name {u_soc/u_core/u_rf/mem[31][9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][10]} .original_name {{u_soc/u_core/u_rf/mem[31][10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][10]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][10]/Q} .original_name {u_soc/u_core/u_rf/mem[31][10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][11]} .original_name {{u_soc/u_core/u_rf/mem[31][11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][11]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][11]/Q} .original_name {u_soc/u_core/u_rf/mem[31][11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][12]} .original_name {{u_soc/u_core/u_rf/mem[31][12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][12]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][12]/Q} .original_name {u_soc/u_core/u_rf/mem[31][12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][13]} .original_name {{u_soc/u_core/u_rf/mem[31][13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][13]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][13]/Q} .original_name {u_soc/u_core/u_rf/mem[31][13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][14]} .original_name {{u_soc/u_core/u_rf/mem[31][14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][14]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][14]/Q} .original_name {u_soc/u_core/u_rf/mem[31][14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][15]} .original_name {{u_soc/u_core/u_rf/mem[31][15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][15]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][15]/Q} .original_name {u_soc/u_core/u_rf/mem[31][15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][16]} .original_name {{u_soc/u_core/u_rf/mem[31][16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][16]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][16]/Q} .original_name {u_soc/u_core/u_rf/mem[31][16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][17]} .original_name {{u_soc/u_core/u_rf/mem[31][17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][17]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][17]/Q} .original_name {u_soc/u_core/u_rf/mem[31][17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][18]} .original_name {{u_soc/u_core/u_rf/mem[31][18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][18]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][18]/Q} .original_name {u_soc/u_core/u_rf/mem[31][18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][19]} .original_name {{u_soc/u_core/u_rf/mem[31][19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][19]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][19]/Q} .original_name {u_soc/u_core/u_rf/mem[31][19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][20]} .original_name {{u_soc/u_core/u_rf/mem[31][20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][20]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][20]/Q} .original_name {u_soc/u_core/u_rf/mem[31][20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][21]} .original_name {{u_soc/u_core/u_rf/mem[31][21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][21]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][21]/Q} .original_name {u_soc/u_core/u_rf/mem[31][21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][22]} .original_name {{u_soc/u_core/u_rf/mem[31][22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][22]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][22]/Q} .original_name {u_soc/u_core/u_rf/mem[31][22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][23]} .original_name {{u_soc/u_core/u_rf/mem[31][23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][23]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][23]/Q} .original_name {u_soc/u_core/u_rf/mem[31][23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][24]} .original_name {{u_soc/u_core/u_rf/mem[31][24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][24]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][24]/Q} .original_name {u_soc/u_core/u_rf/mem[31][24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][25]} .original_name {{u_soc/u_core/u_rf/mem[31][25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][25]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][25]/Q} .original_name {u_soc/u_core/u_rf/mem[31][25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][26]} .original_name {{u_soc/u_core/u_rf/mem[31][26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][26]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][26]/Q} .original_name {u_soc/u_core/u_rf/mem[31][26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][27]} .original_name {{u_soc/u_core/u_rf/mem[31][27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][27]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][27]/Q} .original_name {u_soc/u_core/u_rf/mem[31][27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][28]} .original_name {{u_soc/u_core/u_rf/mem[31][28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][28]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][28]/Q} .original_name {u_soc/u_core/u_rf/mem[31][28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][29]} .original_name {{u_soc/u_core/u_rf/mem[31][29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][29]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][29]/Q} .original_name {u_soc/u_core/u_rf/mem[31][29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][30]} .original_name {{u_soc/u_core/u_rf/mem[31][30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][30]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][30]/Q} .original_name {u_soc/u_core/u_rf/mem[31][30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][31]} .original_name {{u_soc/u_core/u_rf/mem[31][31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][31]} .single_bit_orig_name {u_soc/u_core/u_rf/mem[31][31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][31]/Q} .original_name {u_soc/u_core/u_rf/mem[31][31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[0]} .original_name {{u_soc/u_core/u_lsu/state[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[0]} .single_bit_orig_name {u_soc/u_core/u_lsu/state[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[0]/Q} .original_name {u_soc/u_core/u_lsu/state[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[1]} .original_name {{u_soc/u_core/u_lsu/state[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[1]} .single_bit_orig_name {u_soc/u_core/u_lsu/state[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[1]/Q} .original_name {u_soc/u_core/u_lsu/state[1]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[1]/QN} .original_name {u_soc/u_core/u_lsu/state[1]/q}
set_db -quiet module:mtm_riscv_chip/data_bus_arbiter_core_dbus_data_bus_slave_boot_rom_dbus_data_bus_master_code_ram_dbus_data_bus_master_data_ram_dbus_data_bus_master_gpio_dbus_data_bus_master_uart_dbus_data_bus_master .is_sop_cluster true
set_db -quiet module:mtm_riscv_chip/data_bus_arbiter_core_dbus_data_bus_slave_boot_rom_dbus_data_bus_master_code_ram_dbus_data_bus_master_data_ram_dbus_data_bus_master_gpio_dbus_data_bus_master_uart_dbus_data_bus_master .hdl_user_name data_bus_arbiter
set_db -quiet module:mtm_riscv_chip/data_bus_arbiter_core_dbus_data_bus_slave_boot_rom_dbus_data_bus_master_code_ram_dbus_data_bus_master_data_ram_dbus_data_bus_master_gpio_dbus_data_bus_master_uart_dbus_data_bus_master .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/data_bus_arbiter_core_dbus_data_bus_slave_boot_rom_dbus_data_bus_master_code_ram_dbus_data_bus_master_data_ram_dbus_data_bus_master_gpio_dbus_data_bus_master_uart_dbus_data_bus_master .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/data_bus_arbiter_core_dbus_data_bus_slave_boot_rom_dbus_data_bus_master_code_ram_dbus_data_bus_master_data_ram_dbus_data_bus_master_gpio_dbus_data_bus_master_uart_dbus_data_bus_master .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/data_bus_arbiter_core_dbus_data_bus_slave_boot_rom_dbus_data_bus_master_code_ram_dbus_data_bus_master_data_ram_dbus_data_bus_master_gpio_dbus_data_bus_master_uart_dbus_data_bus_master .entity_filename rtl/netlist.sv
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/state_reg[1]} .original_name {{u_soc/u_data_bus_arbiter/state[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/state_reg[1]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/state[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/state_reg[1]/Q} .original_name {u_soc/u_data_bus_arbiter/state[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[15]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[15]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[15]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[20]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[20]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[20]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[19]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[19]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[19]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[12]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[12]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[12]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[14]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[14]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[14]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[16]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[16]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[16]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[17]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[17]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[17]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[18]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[18]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[18]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[30]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[30]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[30]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[31]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[31]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[31]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[25]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[25]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[25]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[22]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[22]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[22]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[23]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[23]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[23]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[24]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[24]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[24]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[21]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[21]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[21]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[26]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[26]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[26]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[27]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[27]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[27]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[28]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[28]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[28]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[29]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[29]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[29]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[13]} .original_name {{u_soc/u_data_bus_arbiter/requested_addr[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[13]} .single_bit_orig_name {u_soc/u_data_bus_arbiter/requested_addr[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[13]/Q} .original_name {u_soc/u_data_bus_arbiter/requested_addr[13]/q}
set_db -quiet module:mtm_riscv_chip/data_ram_dbus_data_bus_slave .hdl_user_name data_ram
set_db -quiet module:mtm_riscv_chip/data_ram_dbus_data_bus_slave .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/data_ram_dbus_data_bus_slave .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/data_ram_dbus_data_bus_slave .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/data_ram_dbus_data_bus_slave .entity_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/ram_1322 .hdl_user_name ram
set_db -quiet module:mtm_riscv_chip/ram_1322 .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/ram_1322 .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/ram_1322 .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/ram_1322 .entity_filename rtl/netlist.sv
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M .single_bit_orig_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[31]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[30]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[29]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[28]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[27]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[26]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[25]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[24]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[23]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[22]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[21]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[20]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[19]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[18]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[17]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[16]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[15]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[14]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[13]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[12]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[11]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[10]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[9]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[8]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[7]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[6]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[5]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[4]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[3]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[2]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[1]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q[0]} .original_name u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M/Q
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/dbus_rvalid_reg .original_name u_soc/u_data_ram/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/dbus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/dbus_rvalid_reg .single_bit_orig_name u_soc/u_data_ram/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/dbus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_data_ram/dbus_rvalid_reg/Q .original_name u_soc/u_data_ram/dbus.rvalid/q
set_db -quiet module:mtm_riscv_chip/uart_dbus_data_bus_slave .hdl_user_name uart
set_db -quiet module:mtm_riscv_chip/uart_dbus_data_bus_slave .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/uart_dbus_data_bus_slave .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/uart_dbus_data_bus_slave .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/uart_dbus_data_bus_slave .entity_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/uart_clock_generator .hdl_user_name uart_clock_generator
set_db -quiet module:mtm_riscv_chip/uart_clock_generator .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/uart_clock_generator .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/uart_clock_generator .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/uart_clock_generator .entity_filename rtl/netlist.sv
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/rising_edge_reg .original_name u_soc/u_uart/u_uart_clock_generator/rising_edge
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/rising_edge_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/rising_edge_reg .single_bit_orig_name u_soc/u_uart/u_uart_clock_generator/rising_edge
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/rising_edge_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/rising_edge_reg/Q .original_name u_soc/u_uart/u_uart_clock_generator/rising_edge/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[7]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[7]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[7]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[6]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[6]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[6]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[5]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[5]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[5]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[4]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[4]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[4]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[3]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[3]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[3]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[2]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[1]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[1]/q}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/sck_reg .original_name u_soc/u_uart/u_uart_clock_generator/sck
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/sck_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/sck_reg .single_bit_orig_name u_soc/u_uart/u_uart_clock_generator/sck
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/sck_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/sck_reg/Q .original_name u_soc/u_uart/u_uart_clock_generator/sck/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[1]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[0]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[2]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[5]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[5]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[5]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[4]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[4]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[4]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[3]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[3]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[3]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[6]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[6]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[6]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[0]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]} .original_name {{u_soc/u_uart/u_uart_clock_generator/counter_target[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]} .single_bit_orig_name {u_soc/u_uart/u_uart_clock_generator/counter_target[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]/Q} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[7]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]/QN} .original_name {u_soc/u_uart/u_uart_clock_generator/counter_target[7]/q}
set_db -quiet module:mtm_riscv_chip/uart_receiver .is_sop_cluster true
set_db -quiet module:mtm_riscv_chip/uart_receiver .hdl_user_name uart_receiver
set_db -quiet module:mtm_riscv_chip/uart_receiver .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/uart_receiver .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/uart_receiver .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/uart_receiver .entity_filename rtl/netlist.sv
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_valid_reg .original_name u_soc/u_uart/u_uart_receiver/rx_data_valid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_valid_reg .single_bit_orig_name u_soc/u_uart/u_uart_receiver/rx_data_valid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_valid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_valid_reg/Q .original_name u_soc/u_uart/u_uart_receiver/rx_data_valid/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[0]} .original_name {{u_soc/u_uart/u_uart_receiver/bits_counter[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/bits_counter[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_receiver/bits_counter[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[1]} .original_name {{u_soc/u_uart/u_uart_receiver/bits_counter[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/bits_counter[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_receiver/bits_counter[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]} .original_name {{u_soc/u_uart/u_uart_receiver/bits_counter[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/bits_counter[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_receiver/bits_counter[2]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]/QN} .original_name {u_soc/u_uart/u_uart_receiver/bits_counter[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[0]} .original_name {{u_soc/u_uart/u_uart_receiver/edges_counter[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/edges_counter[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_receiver/edges_counter[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[1]} .original_name {{u_soc/u_uart/u_uart_receiver/edges_counter[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/edges_counter[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_receiver/edges_counter[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[2]} .original_name {{u_soc/u_uart/u_uart_receiver/edges_counter[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/edges_counter[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_receiver/edges_counter[2]/q}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/error_reg .original_name u_soc/u_uart/u_uart_receiver/error
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/error_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/error_reg .single_bit_orig_name u_soc/u_uart/u_uart_receiver/error
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/error_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/error_reg/Q .original_name u_soc/u_uart/u_uart_receiver/error/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[0]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[1]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[2]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[3]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[3]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[3]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[4]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[4]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[4]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[5]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[5]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[5]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[6]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[6]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[6]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[7]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_buffer[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[7]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_buffer[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[7]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_buffer[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[0]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[1]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[2]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[3]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[3]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[3]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[4]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[4]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[4]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[5]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[5]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[5]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[6]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[6]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[6]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[7]} .original_name {{u_soc/u_uart/u_uart_receiver/rx_data[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[7]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/rx_data[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[7]/Q} .original_name {u_soc/u_uart/u_uart_receiver/rx_data[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[1]} .original_name {{u_soc/u_uart/u_uart_receiver/state[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/state[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_receiver/state[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]} .original_name {{u_soc/u_uart/u_uart_receiver/edges_counter[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/edges_counter[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]/Q} .original_name {u_soc/u_uart/u_uart_receiver/edges_counter[3]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]/QN} .original_name {u_soc/u_uart/u_uart_receiver/edges_counter[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[0]} .original_name {{u_soc/u_uart/u_uart_receiver/state[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_receiver/state[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_receiver/state[0]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[0]/QN} .original_name {u_soc/u_uart/u_uart_receiver/state[0]/q}
set_db -quiet module:mtm_riscv_chip/uart_transmitter .is_sop_cluster true
set_db -quiet module:mtm_riscv_chip/uart_transmitter .hdl_user_name uart_transmitter
set_db -quiet module:mtm_riscv_chip/uart_transmitter .hdl_filelist {{default -sv {SYNTHESIS} {rtl/netlist.sv} {} {}}}
set_db -quiet module:mtm_riscv_chip/uart_transmitter .lp_clock_gating_max_flops inf
set_db -quiet module:mtm_riscv_chip/uart_transmitter .arch_filename rtl/netlist.sv
set_db -quiet module:mtm_riscv_chip/uart_transmitter .entity_filename rtl/netlist.sv
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]} .original_name {{u_soc/u_uart/u_uart_transmitter/bits_counter[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/bits_counter[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/bits_counter[2]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]/QN} .original_name {u_soc/u_uart/u_uart_transmitter/bits_counter[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[1]} .original_name {{u_soc/u_uart/u_uart_transmitter/bits_counter[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/bits_counter[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/bits_counter[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]} .original_name {{u_soc/u_uart/u_uart_transmitter/edges_counter[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/edges_counter[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/edges_counter[3]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]/QN} .original_name {u_soc/u_uart/u_uart_transmitter/edges_counter[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[6]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[6]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[6]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[5]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[5]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[5]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[5]/q}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/sout_reg .original_name u_soc/u_uart/u_uart_transmitter/sout
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/sout_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/sout_reg .single_bit_orig_name u_soc/u_uart/u_uart_transmitter/sout
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/sout_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/sout_reg/Q .original_name u_soc/u_uart/u_uart_transmitter/sout/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[0]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[3]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[3]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[3]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[2]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[1]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[4]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[4]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[4]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[7]} .original_name {{u_soc/u_uart/u_uart_transmitter/tx_buffer[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[7]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[7]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/tx_buffer[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[2]} .original_name {{u_soc/u_uart/u_uart_transmitter/edges_counter[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[2]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/edges_counter[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[2]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/edges_counter[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[0]} .original_name {{u_soc/u_uart/u_uart_transmitter/state[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/state[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/state[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[0]} .original_name {{u_soc/u_uart/u_uart_transmitter/bits_counter[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/bits_counter[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/bits_counter[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[1]} .original_name {{u_soc/u_uart/u_uart_transmitter/edges_counter[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/edges_counter[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/edges_counter[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[0]} .original_name {{u_soc/u_uart/u_uart_transmitter/edges_counter[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[0]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/edges_counter[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[0]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/edges_counter[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[1]} .original_name {{u_soc/u_uart/u_uart_transmitter/state[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[1]} .single_bit_orig_name {u_soc/u_uart/u_uart_transmitter/state[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[1]/Q} .original_name {u_soc/u_uart/u_uart_transmitter/state[1]/q}
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[1]/QN} .original_name {u_soc/u_uart/u_uart_transmitter/state[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][0]} .original_name {{u_soc/u_uart/csr.cdr.data[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][0]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][0]/Q} .original_name {u_soc/u_uart/csr.cdr.data[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][1]} .original_name {{u_soc/u_uart/csr.cdr.data[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][1]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][1]/Q} .original_name {u_soc/u_uart/csr.cdr.data[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][2]} .original_name {{u_soc/u_uart/csr.cdr.data[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][2]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][2]/Q} .original_name {u_soc/u_uart/csr.cdr.data[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][3]} .original_name {{u_soc/u_uart/csr.cdr.data[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][3]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][3]/Q} .original_name {u_soc/u_uart/csr.cdr.data[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][4]} .original_name {{u_soc/u_uart/csr.cdr.data[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][4]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][4]/Q} .original_name {u_soc/u_uart/csr.cdr.data[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][5]} .original_name {{u_soc/u_uart/csr.cdr.data[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][5]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][5]/Q} .original_name {u_soc/u_uart/csr.cdr.data[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][6]} .original_name {{u_soc/u_uart/csr.cdr.data[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][6]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][6]/Q} .original_name {u_soc/u_uart/csr.cdr.data[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][7]} .original_name {{u_soc/u_uart/csr.cdr.data[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][7]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.data[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][7]/Q} .original_name {u_soc/u_uart/csr.cdr.data[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][0]} .original_name {{u_soc/u_uart/csr.cdr.res[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][0]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][0]/Q} .original_name {u_soc/u_uart/csr.cdr.res[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][1]} .original_name {{u_soc/u_uart/csr.cdr.res[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][1]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][1]/Q} .original_name {u_soc/u_uart/csr.cdr.res[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][2]} .original_name {{u_soc/u_uart/csr.cdr.res[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][2]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][2]/Q} .original_name {u_soc/u_uart/csr.cdr.res[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][3]} .original_name {{u_soc/u_uart/csr.cdr.res[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][3]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][3]/Q} .original_name {u_soc/u_uart/csr.cdr.res[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][4]} .original_name {{u_soc/u_uart/csr.cdr.res[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][4]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][4]/Q} .original_name {u_soc/u_uart/csr.cdr.res[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][5]} .original_name {{u_soc/u_uart/csr.cdr.res[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][5]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][5]/Q} .original_name {u_soc/u_uart/csr.cdr.res[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][6]} .original_name {{u_soc/u_uart/csr.cdr.res[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][6]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][6]/Q} .original_name {u_soc/u_uart/csr.cdr.res[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][7]} .original_name {{u_soc/u_uart/csr.cdr.res[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][7]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][7]/Q} .original_name {u_soc/u_uart/csr.cdr.res[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][8]} .original_name {{u_soc/u_uart/csr.cdr.res[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][8]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][8]/Q} .original_name {u_soc/u_uart/csr.cdr.res[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][9]} .original_name {{u_soc/u_uart/csr.cdr.res[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][9]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][9]/Q} .original_name {u_soc/u_uart/csr.cdr.res[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][10]} .original_name {{u_soc/u_uart/csr.cdr.res[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][10]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][10]/Q} .original_name {u_soc/u_uart/csr.cdr.res[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][11]} .original_name {{u_soc/u_uart/csr.cdr.res[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][11]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][11]/Q} .original_name {u_soc/u_uart/csr.cdr.res[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][12]} .original_name {{u_soc/u_uart/csr.cdr.res[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][12]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][12]/Q} .original_name {u_soc/u_uart/csr.cdr.res[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][13]} .original_name {{u_soc/u_uart/csr.cdr.res[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][13]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][13]/Q} .original_name {u_soc/u_uart/csr.cdr.res[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][14]} .original_name {{u_soc/u_uart/csr.cdr.res[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][14]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][14]/Q} .original_name {u_soc/u_uart/csr.cdr.res[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][15]} .original_name {{u_soc/u_uart/csr.cdr.res[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][15]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][15]/Q} .original_name {u_soc/u_uart/csr.cdr.res[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][16]} .original_name {{u_soc/u_uart/csr.cdr.res[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][16]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][16]/Q} .original_name {u_soc/u_uart/csr.cdr.res[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][17]} .original_name {{u_soc/u_uart/csr.cdr.res[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][17]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][17]/Q} .original_name {u_soc/u_uart/csr.cdr.res[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][18]} .original_name {{u_soc/u_uart/csr.cdr.res[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][18]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][18]/Q} .original_name {u_soc/u_uart/csr.cdr.res[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][19]} .original_name {{u_soc/u_uart/csr.cdr.res[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][19]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][19]/Q} .original_name {u_soc/u_uart/csr.cdr.res[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][20]} .original_name {{u_soc/u_uart/csr.cdr.res[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][20]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][20]/Q} .original_name {u_soc/u_uart/csr.cdr.res[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][21]} .original_name {{u_soc/u_uart/csr.cdr.res[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][21]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][21]/Q} .original_name {u_soc/u_uart/csr.cdr.res[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][22]} .original_name {{u_soc/u_uart/csr.cdr.res[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][22]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][22]/Q} .original_name {u_soc/u_uart/csr.cdr.res[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][23]} .original_name {{u_soc/u_uart/csr.cdr.res[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][23]} .single_bit_orig_name {u_soc/u_uart/csr.cdr.res[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][23]/Q} .original_name {u_soc/u_uart/csr.cdr.res[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][en]} .original_name u_soc/u_uart/csr.cr.en
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][en]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][en]} .single_bit_orig_name u_soc/u_uart/csr.cr.en
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][en]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][en]/Q} .original_name u_soc/u_uart/csr.cr.en/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][0]} .original_name {{u_soc/u_uart/csr.cr.res[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][0]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][0]/Q} .original_name {u_soc/u_uart/csr.cr.res[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][1]} .original_name {{u_soc/u_uart/csr.cr.res[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][1]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][1]/Q} .original_name {u_soc/u_uart/csr.cr.res[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][2]} .original_name {{u_soc/u_uart/csr.cr.res[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][2]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][2]/Q} .original_name {u_soc/u_uart/csr.cr.res[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][3]} .original_name {{u_soc/u_uart/csr.cr.res[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][3]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][3]/Q} .original_name {u_soc/u_uart/csr.cr.res[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][4]} .original_name {{u_soc/u_uart/csr.cr.res[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][4]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][4]/Q} .original_name {u_soc/u_uart/csr.cr.res[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][5]} .original_name {{u_soc/u_uart/csr.cr.res[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][5]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][5]/Q} .original_name {u_soc/u_uart/csr.cr.res[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][6]} .original_name {{u_soc/u_uart/csr.cr.res[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][6]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][6]/Q} .original_name {u_soc/u_uart/csr.cr.res[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][7]} .original_name {{u_soc/u_uart/csr.cr.res[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][7]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][7]/Q} .original_name {u_soc/u_uart/csr.cr.res[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][8]} .original_name {{u_soc/u_uart/csr.cr.res[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][8]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][8]/Q} .original_name {u_soc/u_uart/csr.cr.res[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][9]} .original_name {{u_soc/u_uart/csr.cr.res[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][9]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][9]/Q} .original_name {u_soc/u_uart/csr.cr.res[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][10]} .original_name {{u_soc/u_uart/csr.cr.res[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][10]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][10]/Q} .original_name {u_soc/u_uart/csr.cr.res[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][11]} .original_name {{u_soc/u_uart/csr.cr.res[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][11]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][11]/Q} .original_name {u_soc/u_uart/csr.cr.res[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][12]} .original_name {{u_soc/u_uart/csr.cr.res[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][12]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][12]/Q} .original_name {u_soc/u_uart/csr.cr.res[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][13]} .original_name {{u_soc/u_uart/csr.cr.res[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][13]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][13]/Q} .original_name {u_soc/u_uart/csr.cr.res[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][14]} .original_name {{u_soc/u_uart/csr.cr.res[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][14]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][14]/Q} .original_name {u_soc/u_uart/csr.cr.res[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][15]} .original_name {{u_soc/u_uart/csr.cr.res[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][15]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][15]/Q} .original_name {u_soc/u_uart/csr.cr.res[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][16]} .original_name {{u_soc/u_uart/csr.cr.res[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][16]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][16]/Q} .original_name {u_soc/u_uart/csr.cr.res[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][17]} .original_name {{u_soc/u_uart/csr.cr.res[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][17]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][17]/Q} .original_name {u_soc/u_uart/csr.cr.res[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][18]} .original_name {{u_soc/u_uart/csr.cr.res[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][18]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][18]/Q} .original_name {u_soc/u_uart/csr.cr.res[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][19]} .original_name {{u_soc/u_uart/csr.cr.res[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][19]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][19]/Q} .original_name {u_soc/u_uart/csr.cr.res[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][20]} .original_name {{u_soc/u_uart/csr.cr.res[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][20]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][20]/Q} .original_name {u_soc/u_uart/csr.cr.res[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][21]} .original_name {{u_soc/u_uart/csr.cr.res[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][21]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][21]/Q} .original_name {u_soc/u_uart/csr.cr.res[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][22]} .original_name {{u_soc/u_uart/csr.cr.res[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][22]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][22]/Q} .original_name {u_soc/u_uart/csr.cr.res[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][23]} .original_name {{u_soc/u_uart/csr.cr.res[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][23]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][23]/Q} .original_name {u_soc/u_uart/csr.cr.res[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][24]} .original_name {{u_soc/u_uart/csr.cr.res[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][24]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][24]/Q} .original_name {u_soc/u_uart/csr.cr.res[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][25]} .original_name {{u_soc/u_uart/csr.cr.res[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][25]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][25]/Q} .original_name {u_soc/u_uart/csr.cr.res[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][26]} .original_name {{u_soc/u_uart/csr.cr.res[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][26]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][26]/Q} .original_name {u_soc/u_uart/csr.cr.res[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][27]} .original_name {{u_soc/u_uart/csr.cr.res[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][27]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][27]/Q} .original_name {u_soc/u_uart/csr.cr.res[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][28]} .original_name {{u_soc/u_uart/csr.cr.res[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][28]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][28]/Q} .original_name {u_soc/u_uart/csr.cr.res[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][29]} .original_name {{u_soc/u_uart/csr.cr.res[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][29]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][29]/Q} .original_name {u_soc/u_uart/csr.cr.res[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][30]} .original_name {{u_soc/u_uart/csr.cr.res[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][30]} .single_bit_orig_name {u_soc/u_uart/csr.cr.res[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][30]/Q} .original_name {u_soc/u_uart/csr.cr.res[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][0]} .original_name {{u_soc/u_uart/csr.ier.res[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][0]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][0]/Q} .original_name {u_soc/u_uart/csr.ier.res[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][1]} .original_name {{u_soc/u_uart/csr.ier.res[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][1]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][1]/Q} .original_name {u_soc/u_uart/csr.ier.res[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][2]} .original_name {{u_soc/u_uart/csr.ier.res[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][2]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][2]/Q} .original_name {u_soc/u_uart/csr.ier.res[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][3]} .original_name {{u_soc/u_uart/csr.ier.res[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][3]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][3]/Q} .original_name {u_soc/u_uart/csr.ier.res[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][4]} .original_name {{u_soc/u_uart/csr.ier.res[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][4]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][4]/Q} .original_name {u_soc/u_uart/csr.ier.res[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][5]} .original_name {{u_soc/u_uart/csr.ier.res[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][5]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][5]/Q} .original_name {u_soc/u_uart/csr.ier.res[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][6]} .original_name {{u_soc/u_uart/csr.ier.res[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][6]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][6]/Q} .original_name {u_soc/u_uart/csr.ier.res[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][7]} .original_name {{u_soc/u_uart/csr.ier.res[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][7]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][7]/Q} .original_name {u_soc/u_uart/csr.ier.res[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][8]} .original_name {{u_soc/u_uart/csr.ier.res[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][8]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][8]/Q} .original_name {u_soc/u_uart/csr.ier.res[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][9]} .original_name {{u_soc/u_uart/csr.ier.res[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][9]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][9]/Q} .original_name {u_soc/u_uart/csr.ier.res[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][10]} .original_name {{u_soc/u_uart/csr.ier.res[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][10]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][10]/Q} .original_name {u_soc/u_uart/csr.ier.res[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][11]} .original_name {{u_soc/u_uart/csr.ier.res[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][11]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][11]/Q} .original_name {u_soc/u_uart/csr.ier.res[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][12]} .original_name {{u_soc/u_uart/csr.ier.res[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][12]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][12]/Q} .original_name {u_soc/u_uart/csr.ier.res[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][13]} .original_name {{u_soc/u_uart/csr.ier.res[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][13]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][13]/Q} .original_name {u_soc/u_uart/csr.ier.res[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][14]} .original_name {{u_soc/u_uart/csr.ier.res[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][14]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][14]/Q} .original_name {u_soc/u_uart/csr.ier.res[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][15]} .original_name {{u_soc/u_uart/csr.ier.res[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][15]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][15]/Q} .original_name {u_soc/u_uart/csr.ier.res[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][16]} .original_name {{u_soc/u_uart/csr.ier.res[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][16]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][16]/Q} .original_name {u_soc/u_uart/csr.ier.res[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][17]} .original_name {{u_soc/u_uart/csr.ier.res[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][17]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][17]/Q} .original_name {u_soc/u_uart/csr.ier.res[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][18]} .original_name {{u_soc/u_uart/csr.ier.res[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][18]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][18]/Q} .original_name {u_soc/u_uart/csr.ier.res[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][19]} .original_name {{u_soc/u_uart/csr.ier.res[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][19]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][19]/Q} .original_name {u_soc/u_uart/csr.ier.res[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][20]} .original_name {{u_soc/u_uart/csr.ier.res[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][20]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][20]/Q} .original_name {u_soc/u_uart/csr.ier.res[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][21]} .original_name {{u_soc/u_uart/csr.ier.res[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][21]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][21]/Q} .original_name {u_soc/u_uart/csr.ier.res[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][22]} .original_name {{u_soc/u_uart/csr.ier.res[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][22]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][22]/Q} .original_name {u_soc/u_uart/csr.ier.res[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][23]} .original_name {{u_soc/u_uart/csr.ier.res[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][23]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][23]/Q} .original_name {u_soc/u_uart/csr.ier.res[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][24]} .original_name {{u_soc/u_uart/csr.ier.res[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][24]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][24]/Q} .original_name {u_soc/u_uart/csr.ier.res[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][25]} .original_name {{u_soc/u_uart/csr.ier.res[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][25]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][25]/Q} .original_name {u_soc/u_uart/csr.ier.res[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][26]} .original_name {{u_soc/u_uart/csr.ier.res[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][26]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][26]/Q} .original_name {u_soc/u_uart/csr.ier.res[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][27]} .original_name {{u_soc/u_uart/csr.ier.res[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][27]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][27]/Q} .original_name {u_soc/u_uart/csr.ier.res[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][28]} .original_name {{u_soc/u_uart/csr.ier.res[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][28]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][28]/Q} .original_name {u_soc/u_uart/csr.ier.res[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][29]} .original_name {{u_soc/u_uart/csr.ier.res[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][29]} .single_bit_orig_name {u_soc/u_uart/csr.ier.res[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][29]/Q} .original_name {u_soc/u_uart/csr.ier.res[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][rxneie]} .original_name u_soc/u_uart/csr.ier.rxneie
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][rxneie]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][rxneie]} .single_bit_orig_name u_soc/u_uart/csr.ier.rxneie
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][rxneie]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][rxneie]/Q} .original_name u_soc/u_uart/csr.ier.rxneie/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][txactie]} .original_name u_soc/u_uart/csr.ier.txactie
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][txactie]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][txactie]} .single_bit_orig_name u_soc/u_uart/csr.ier.txactie
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][txactie]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][txactie]/Q} .original_name u_soc/u_uart/csr.ier.txactie/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][0]} .original_name {{u_soc/u_uart/csr.isr.res[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][0]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][0]/Q} .original_name {u_soc/u_uart/csr.isr.res[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][1]} .original_name {{u_soc/u_uart/csr.isr.res[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][1]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][1]/Q} .original_name {u_soc/u_uart/csr.isr.res[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][2]} .original_name {{u_soc/u_uart/csr.isr.res[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][2]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][2]/Q} .original_name {u_soc/u_uart/csr.isr.res[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][3]} .original_name {{u_soc/u_uart/csr.isr.res[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][3]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][3]/Q} .original_name {u_soc/u_uart/csr.isr.res[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][4]} .original_name {{u_soc/u_uart/csr.isr.res[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][4]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][4]/Q} .original_name {u_soc/u_uart/csr.isr.res[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][5]} .original_name {{u_soc/u_uart/csr.isr.res[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][5]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][5]/Q} .original_name {u_soc/u_uart/csr.isr.res[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][6]} .original_name {{u_soc/u_uart/csr.isr.res[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][6]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][6]/Q} .original_name {u_soc/u_uart/csr.isr.res[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][7]} .original_name {{u_soc/u_uart/csr.isr.res[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][7]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][7]/Q} .original_name {u_soc/u_uart/csr.isr.res[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][8]} .original_name {{u_soc/u_uart/csr.isr.res[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][8]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][8]/Q} .original_name {u_soc/u_uart/csr.isr.res[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][9]} .original_name {{u_soc/u_uart/csr.isr.res[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][9]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][9]/Q} .original_name {u_soc/u_uart/csr.isr.res[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][10]} .original_name {{u_soc/u_uart/csr.isr.res[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][10]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][10]/Q} .original_name {u_soc/u_uart/csr.isr.res[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][11]} .original_name {{u_soc/u_uart/csr.isr.res[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][11]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][11]/Q} .original_name {u_soc/u_uart/csr.isr.res[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][12]} .original_name {{u_soc/u_uart/csr.isr.res[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][12]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][12]/Q} .original_name {u_soc/u_uart/csr.isr.res[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][13]} .original_name {{u_soc/u_uart/csr.isr.res[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][13]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][13]/Q} .original_name {u_soc/u_uart/csr.isr.res[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][14]} .original_name {{u_soc/u_uart/csr.isr.res[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][14]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][14]/Q} .original_name {u_soc/u_uart/csr.isr.res[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][15]} .original_name {{u_soc/u_uart/csr.isr.res[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][15]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][15]/Q} .original_name {u_soc/u_uart/csr.isr.res[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][16]} .original_name {{u_soc/u_uart/csr.isr.res[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][16]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][16]/Q} .original_name {u_soc/u_uart/csr.isr.res[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][17]} .original_name {{u_soc/u_uart/csr.isr.res[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][17]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][17]/Q} .original_name {u_soc/u_uart/csr.isr.res[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][18]} .original_name {{u_soc/u_uart/csr.isr.res[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][18]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][18]/Q} .original_name {u_soc/u_uart/csr.isr.res[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][19]} .original_name {{u_soc/u_uart/csr.isr.res[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][19]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][19]/Q} .original_name {u_soc/u_uart/csr.isr.res[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][20]} .original_name {{u_soc/u_uart/csr.isr.res[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][20]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][20]/Q} .original_name {u_soc/u_uart/csr.isr.res[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][21]} .original_name {{u_soc/u_uart/csr.isr.res[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][21]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][21]/Q} .original_name {u_soc/u_uart/csr.isr.res[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][22]} .original_name {{u_soc/u_uart/csr.isr.res[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][22]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][22]/Q} .original_name {u_soc/u_uart/csr.isr.res[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][23]} .original_name {{u_soc/u_uart/csr.isr.res[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][23]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][23]/Q} .original_name {u_soc/u_uart/csr.isr.res[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][24]} .original_name {{u_soc/u_uart/csr.isr.res[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][24]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][24]/Q} .original_name {u_soc/u_uart/csr.isr.res[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][25]} .original_name {{u_soc/u_uart/csr.isr.res[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][25]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][25]/Q} .original_name {u_soc/u_uart/csr.isr.res[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][26]} .original_name {{u_soc/u_uart/csr.isr.res[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][26]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][26]/Q} .original_name {u_soc/u_uart/csr.isr.res[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][27]} .original_name {{u_soc/u_uart/csr.isr.res[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][27]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][27]/Q} .original_name {u_soc/u_uart/csr.isr.res[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][28]} .original_name {{u_soc/u_uart/csr.isr.res[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][28]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][28]/Q} .original_name {u_soc/u_uart/csr.isr.res[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][29]} .original_name {{u_soc/u_uart/csr.isr.res[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][29]} .single_bit_orig_name {u_soc/u_uart/csr.isr.res[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][29]/Q} .original_name {u_soc/u_uart/csr.isr.res[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][rxnef]} .original_name u_soc/u_uart/csr.isr.rxnef
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][rxnef]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][rxnef]} .single_bit_orig_name u_soc/u_uart/csr.isr.rxnef
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][rxnef]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][rxnef]/Q} .original_name u_soc/u_uart/csr.isr.rxnef/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][txactf]} .original_name u_soc/u_uart/csr.isr.txactf
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][txactf]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][txactf]} .single_bit_orig_name u_soc/u_uart/csr.isr.txactf
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][txactf]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][txactf]/Q} .original_name u_soc/u_uart/csr.isr.txactf/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][0]} .original_name {{u_soc/u_uart/csr.rdr.data[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][0]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][0]/Q} .original_name {u_soc/u_uart/csr.rdr.data[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][1]} .original_name {{u_soc/u_uart/csr.rdr.data[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][1]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][1]/Q} .original_name {u_soc/u_uart/csr.rdr.data[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][2]} .original_name {{u_soc/u_uart/csr.rdr.data[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][2]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][2]/Q} .original_name {u_soc/u_uart/csr.rdr.data[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][3]} .original_name {{u_soc/u_uart/csr.rdr.data[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][3]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][3]/Q} .original_name {u_soc/u_uart/csr.rdr.data[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][4]} .original_name {{u_soc/u_uart/csr.rdr.data[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][4]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][4]/Q} .original_name {u_soc/u_uart/csr.rdr.data[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][5]} .original_name {{u_soc/u_uart/csr.rdr.data[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][5]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][5]/Q} .original_name {u_soc/u_uart/csr.rdr.data[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][6]} .original_name {{u_soc/u_uart/csr.rdr.data[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][6]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][6]/Q} .original_name {u_soc/u_uart/csr.rdr.data[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][7]} .original_name {{u_soc/u_uart/csr.rdr.data[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][7]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.data[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][7]/Q} .original_name {u_soc/u_uart/csr.rdr.data[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][0]} .original_name {{u_soc/u_uart/csr.rdr.res[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][0]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][0]/Q} .original_name {u_soc/u_uart/csr.rdr.res[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][1]} .original_name {{u_soc/u_uart/csr.rdr.res[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][1]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][1]/Q} .original_name {u_soc/u_uart/csr.rdr.res[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][2]} .original_name {{u_soc/u_uart/csr.rdr.res[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][2]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][2]/Q} .original_name {u_soc/u_uart/csr.rdr.res[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][3]} .original_name {{u_soc/u_uart/csr.rdr.res[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][3]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][3]/Q} .original_name {u_soc/u_uart/csr.rdr.res[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][4]} .original_name {{u_soc/u_uart/csr.rdr.res[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][4]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][4]/Q} .original_name {u_soc/u_uart/csr.rdr.res[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][5]} .original_name {{u_soc/u_uart/csr.rdr.res[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][5]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][5]/Q} .original_name {u_soc/u_uart/csr.rdr.res[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][6]} .original_name {{u_soc/u_uart/csr.rdr.res[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][6]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][6]/Q} .original_name {u_soc/u_uart/csr.rdr.res[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][7]} .original_name {{u_soc/u_uart/csr.rdr.res[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][7]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][7]/Q} .original_name {u_soc/u_uart/csr.rdr.res[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][8]} .original_name {{u_soc/u_uart/csr.rdr.res[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][8]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][8]/Q} .original_name {u_soc/u_uart/csr.rdr.res[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][9]} .original_name {{u_soc/u_uart/csr.rdr.res[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][9]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][9]/Q} .original_name {u_soc/u_uart/csr.rdr.res[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][10]} .original_name {{u_soc/u_uart/csr.rdr.res[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][10]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][10]/Q} .original_name {u_soc/u_uart/csr.rdr.res[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][11]} .original_name {{u_soc/u_uart/csr.rdr.res[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][11]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][11]/Q} .original_name {u_soc/u_uart/csr.rdr.res[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][12]} .original_name {{u_soc/u_uart/csr.rdr.res[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][12]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][12]/Q} .original_name {u_soc/u_uart/csr.rdr.res[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][13]} .original_name {{u_soc/u_uart/csr.rdr.res[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][13]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][13]/Q} .original_name {u_soc/u_uart/csr.rdr.res[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][14]} .original_name {{u_soc/u_uart/csr.rdr.res[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][14]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][14]/Q} .original_name {u_soc/u_uart/csr.rdr.res[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][15]} .original_name {{u_soc/u_uart/csr.rdr.res[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][15]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][15]/Q} .original_name {u_soc/u_uart/csr.rdr.res[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][16]} .original_name {{u_soc/u_uart/csr.rdr.res[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][16]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][16]/Q} .original_name {u_soc/u_uart/csr.rdr.res[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][17]} .original_name {{u_soc/u_uart/csr.rdr.res[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][17]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][17]/Q} .original_name {u_soc/u_uart/csr.rdr.res[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][18]} .original_name {{u_soc/u_uart/csr.rdr.res[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][18]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][18]/Q} .original_name {u_soc/u_uart/csr.rdr.res[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][19]} .original_name {{u_soc/u_uart/csr.rdr.res[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][19]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][19]/Q} .original_name {u_soc/u_uart/csr.rdr.res[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][20]} .original_name {{u_soc/u_uart/csr.rdr.res[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][20]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][20]/Q} .original_name {u_soc/u_uart/csr.rdr.res[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][21]} .original_name {{u_soc/u_uart/csr.rdr.res[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][21]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][21]/Q} .original_name {u_soc/u_uart/csr.rdr.res[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][22]} .original_name {{u_soc/u_uart/csr.rdr.res[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][22]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][22]/Q} .original_name {u_soc/u_uart/csr.rdr.res[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][23]} .original_name {{u_soc/u_uart/csr.rdr.res[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][23]} .single_bit_orig_name {u_soc/u_uart/csr.rdr.res[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][23]/Q} .original_name {u_soc/u_uart/csr.rdr.res[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][0]} .original_name {{u_soc/u_uart/csr.sr.res[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][0]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][0]/Q} .original_name {u_soc/u_uart/csr.sr.res[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][1]} .original_name {{u_soc/u_uart/csr.sr.res[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][1]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][1]/Q} .original_name {u_soc/u_uart/csr.sr.res[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][2]} .original_name {{u_soc/u_uart/csr.sr.res[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][2]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][2]/Q} .original_name {u_soc/u_uart/csr.sr.res[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][3]} .original_name {{u_soc/u_uart/csr.sr.res[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][3]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][3]/Q} .original_name {u_soc/u_uart/csr.sr.res[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][4]} .original_name {{u_soc/u_uart/csr.sr.res[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][4]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][4]/Q} .original_name {u_soc/u_uart/csr.sr.res[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][5]} .original_name {{u_soc/u_uart/csr.sr.res[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][5]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][5]/Q} .original_name {u_soc/u_uart/csr.sr.res[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][6]} .original_name {{u_soc/u_uart/csr.sr.res[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][6]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][6]/Q} .original_name {u_soc/u_uart/csr.sr.res[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][7]} .original_name {{u_soc/u_uart/csr.sr.res[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][7]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][7]/Q} .original_name {u_soc/u_uart/csr.sr.res[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][8]} .original_name {{u_soc/u_uart/csr.sr.res[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][8]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][8]/Q} .original_name {u_soc/u_uart/csr.sr.res[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][9]} .original_name {{u_soc/u_uart/csr.sr.res[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][9]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][9]/Q} .original_name {u_soc/u_uart/csr.sr.res[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][10]} .original_name {{u_soc/u_uart/csr.sr.res[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][10]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][10]/Q} .original_name {u_soc/u_uart/csr.sr.res[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][11]} .original_name {{u_soc/u_uart/csr.sr.res[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][11]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][11]/Q} .original_name {u_soc/u_uart/csr.sr.res[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][12]} .original_name {{u_soc/u_uart/csr.sr.res[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][12]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][12]/Q} .original_name {u_soc/u_uart/csr.sr.res[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][13]} .original_name {{u_soc/u_uart/csr.sr.res[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][13]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][13]/Q} .original_name {u_soc/u_uart/csr.sr.res[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][14]} .original_name {{u_soc/u_uart/csr.sr.res[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][14]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][14]/Q} .original_name {u_soc/u_uart/csr.sr.res[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][15]} .original_name {{u_soc/u_uart/csr.sr.res[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][15]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][15]/Q} .original_name {u_soc/u_uart/csr.sr.res[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][16]} .original_name {{u_soc/u_uart/csr.sr.res[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][16]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][16]/Q} .original_name {u_soc/u_uart/csr.sr.res[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][17]} .original_name {{u_soc/u_uart/csr.sr.res[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][17]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][17]/Q} .original_name {u_soc/u_uart/csr.sr.res[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][18]} .original_name {{u_soc/u_uart/csr.sr.res[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][18]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][18]/Q} .original_name {u_soc/u_uart/csr.sr.res[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][19]} .original_name {{u_soc/u_uart/csr.sr.res[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][19]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][19]/Q} .original_name {u_soc/u_uart/csr.sr.res[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][20]} .original_name {{u_soc/u_uart/csr.sr.res[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][20]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][20]/Q} .original_name {u_soc/u_uart/csr.sr.res[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][21]} .original_name {{u_soc/u_uart/csr.sr.res[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][21]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][21]/Q} .original_name {u_soc/u_uart/csr.sr.res[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][22]} .original_name {{u_soc/u_uart/csr.sr.res[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][22]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][22]/Q} .original_name {u_soc/u_uart/csr.sr.res[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][23]} .original_name {{u_soc/u_uart/csr.sr.res[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][23]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][23]/Q} .original_name {u_soc/u_uart/csr.sr.res[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][24]} .original_name {{u_soc/u_uart/csr.sr.res[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][24]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][24]/Q} .original_name {u_soc/u_uart/csr.sr.res[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][25]} .original_name {{u_soc/u_uart/csr.sr.res[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][25]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][25]/Q} .original_name {u_soc/u_uart/csr.sr.res[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][26]} .original_name {{u_soc/u_uart/csr.sr.res[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][26]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][26]/Q} .original_name {u_soc/u_uart/csr.sr.res[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][27]} .original_name {{u_soc/u_uart/csr.sr.res[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][27]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][27]/Q} .original_name {u_soc/u_uart/csr.sr.res[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][28]} .original_name {{u_soc/u_uart/csr.sr.res[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][28]} .single_bit_orig_name {u_soc/u_uart/csr.sr.res[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][28]/Q} .original_name {u_soc/u_uart/csr.sr.res[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxerr]} .original_name u_soc/u_uart/csr.sr.rxerr
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxerr]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxerr]} .single_bit_orig_name u_soc/u_uart/csr.sr.rxerr
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxerr]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxerr]/Q} .original_name u_soc/u_uart/csr.sr.rxerr/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxne]} .original_name u_soc/u_uart/csr.sr.rxne
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxne]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxne]} .single_bit_orig_name u_soc/u_uart/csr.sr.rxne
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxne]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxne]/Q} .original_name u_soc/u_uart/csr.sr.rxne/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][0]} .original_name {{u_soc/u_uart/csr.tdr.data[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][0]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][0]/Q} .original_name {u_soc/u_uart/csr.tdr.data[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][1]} .original_name {{u_soc/u_uart/csr.tdr.data[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][1]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][1]/Q} .original_name {u_soc/u_uart/csr.tdr.data[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][2]} .original_name {{u_soc/u_uart/csr.tdr.data[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][2]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][2]/Q} .original_name {u_soc/u_uart/csr.tdr.data[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][3]} .original_name {{u_soc/u_uart/csr.tdr.data[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][3]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][3]/Q} .original_name {u_soc/u_uart/csr.tdr.data[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][4]} .original_name {{u_soc/u_uart/csr.tdr.data[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][4]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][4]/Q} .original_name {u_soc/u_uart/csr.tdr.data[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][5]} .original_name {{u_soc/u_uart/csr.tdr.data[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][5]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][5]/Q} .original_name {u_soc/u_uart/csr.tdr.data[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][6]} .original_name {{u_soc/u_uart/csr.tdr.data[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][6]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][6]/Q} .original_name {u_soc/u_uart/csr.tdr.data[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][7]} .original_name {{u_soc/u_uart/csr.tdr.data[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][7]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.data[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][7]/Q} .original_name {u_soc/u_uart/csr.tdr.data[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][0]} .original_name {{u_soc/u_uart/csr.tdr.res[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][0]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][0]/Q} .original_name {u_soc/u_uart/csr.tdr.res[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][1]} .original_name {{u_soc/u_uart/csr.tdr.res[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][1]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][1]/Q} .original_name {u_soc/u_uart/csr.tdr.res[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][2]} .original_name {{u_soc/u_uart/csr.tdr.res[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][2]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][2]/Q} .original_name {u_soc/u_uart/csr.tdr.res[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][3]} .original_name {{u_soc/u_uart/csr.tdr.res[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][3]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][3]/Q} .original_name {u_soc/u_uart/csr.tdr.res[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][4]} .original_name {{u_soc/u_uart/csr.tdr.res[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][4]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][4]/Q} .original_name {u_soc/u_uart/csr.tdr.res[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][5]} .original_name {{u_soc/u_uart/csr.tdr.res[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][5]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][5]/Q} .original_name {u_soc/u_uart/csr.tdr.res[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][6]} .original_name {{u_soc/u_uart/csr.tdr.res[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][6]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][6]/Q} .original_name {u_soc/u_uart/csr.tdr.res[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][7]} .original_name {{u_soc/u_uart/csr.tdr.res[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][7]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][7]/Q} .original_name {u_soc/u_uart/csr.tdr.res[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][8]} .original_name {{u_soc/u_uart/csr.tdr.res[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][8]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][8]/Q} .original_name {u_soc/u_uart/csr.tdr.res[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][9]} .original_name {{u_soc/u_uart/csr.tdr.res[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][9]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][9]/Q} .original_name {u_soc/u_uart/csr.tdr.res[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][10]} .original_name {{u_soc/u_uart/csr.tdr.res[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][10]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][10]/Q} .original_name {u_soc/u_uart/csr.tdr.res[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][11]} .original_name {{u_soc/u_uart/csr.tdr.res[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][11]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][11]/Q} .original_name {u_soc/u_uart/csr.tdr.res[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][12]} .original_name {{u_soc/u_uart/csr.tdr.res[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][12]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][12]/Q} .original_name {u_soc/u_uart/csr.tdr.res[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][13]} .original_name {{u_soc/u_uart/csr.tdr.res[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][13]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][13]/Q} .original_name {u_soc/u_uart/csr.tdr.res[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][14]} .original_name {{u_soc/u_uart/csr.tdr.res[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][14]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][14]/Q} .original_name {u_soc/u_uart/csr.tdr.res[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][15]} .original_name {{u_soc/u_uart/csr.tdr.res[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][15]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][15]/Q} .original_name {u_soc/u_uart/csr.tdr.res[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][16]} .original_name {{u_soc/u_uart/csr.tdr.res[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][16]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][16]/Q} .original_name {u_soc/u_uart/csr.tdr.res[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][17]} .original_name {{u_soc/u_uart/csr.tdr.res[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][17]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][17]/Q} .original_name {u_soc/u_uart/csr.tdr.res[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][18]} .original_name {{u_soc/u_uart/csr.tdr.res[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][18]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][18]/Q} .original_name {u_soc/u_uart/csr.tdr.res[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][19]} .original_name {{u_soc/u_uart/csr.tdr.res[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][19]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][19]/Q} .original_name {u_soc/u_uart/csr.tdr.res[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][20]} .original_name {{u_soc/u_uart/csr.tdr.res[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][20]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][20]/Q} .original_name {u_soc/u_uart/csr.tdr.res[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][21]} .original_name {{u_soc/u_uart/csr.tdr.res[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][21]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][21]/Q} .original_name {u_soc/u_uart/csr.tdr.res[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][22]} .original_name {{u_soc/u_uart/csr.tdr.res[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][22]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][22]/Q} .original_name {u_soc/u_uart/csr.tdr.res[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][23]} .original_name {{u_soc/u_uart/csr.tdr.res[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][23]} .single_bit_orig_name {u_soc/u_uart/csr.tdr.res[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][23]/Q} .original_name {u_soc/u_uart/csr.tdr.res[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[0]} .original_name {{u_soc/u_uart/dbus.rdata[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[0]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[0]/Q} .original_name {u_soc/u_uart/dbus.rdata[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[1]} .original_name {{u_soc/u_uart/dbus.rdata[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[1]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[1]/Q} .original_name {u_soc/u_uart/dbus.rdata[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[2]} .original_name {{u_soc/u_uart/dbus.rdata[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[2]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[2]/Q} .original_name {u_soc/u_uart/dbus.rdata[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[3]} .original_name {{u_soc/u_uart/dbus.rdata[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[3]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[3]/Q} .original_name {u_soc/u_uart/dbus.rdata[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[4]} .original_name {{u_soc/u_uart/dbus.rdata[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[4]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[4]/Q} .original_name {u_soc/u_uart/dbus.rdata[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[5]} .original_name {{u_soc/u_uart/dbus.rdata[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[5]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[5]/Q} .original_name {u_soc/u_uart/dbus.rdata[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[6]} .original_name {{u_soc/u_uart/dbus.rdata[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[6]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[6]/Q} .original_name {u_soc/u_uart/dbus.rdata[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[7]} .original_name {{u_soc/u_uart/dbus.rdata[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[7]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[7]/Q} .original_name {u_soc/u_uart/dbus.rdata[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[8]} .original_name {{u_soc/u_uart/dbus.rdata[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[8]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[8]/Q} .original_name {u_soc/u_uart/dbus.rdata[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[9]} .original_name {{u_soc/u_uart/dbus.rdata[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[9]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[9]/Q} .original_name {u_soc/u_uart/dbus.rdata[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[10]} .original_name {{u_soc/u_uart/dbus.rdata[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[10]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[10]/Q} .original_name {u_soc/u_uart/dbus.rdata[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[11]} .original_name {{u_soc/u_uart/dbus.rdata[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[11]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[11]/Q} .original_name {u_soc/u_uart/dbus.rdata[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[12]} .original_name {{u_soc/u_uart/dbus.rdata[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[12]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[12]/Q} .original_name {u_soc/u_uart/dbus.rdata[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[13]} .original_name {{u_soc/u_uart/dbus.rdata[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[13]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[13]/Q} .original_name {u_soc/u_uart/dbus.rdata[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[14]} .original_name {{u_soc/u_uart/dbus.rdata[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[14]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[14]/Q} .original_name {u_soc/u_uart/dbus.rdata[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[15]} .original_name {{u_soc/u_uart/dbus.rdata[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[15]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[15]/Q} .original_name {u_soc/u_uart/dbus.rdata[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[16]} .original_name {{u_soc/u_uart/dbus.rdata[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[16]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[16]/Q} .original_name {u_soc/u_uart/dbus.rdata[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[17]} .original_name {{u_soc/u_uart/dbus.rdata[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[17]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[17]/Q} .original_name {u_soc/u_uart/dbus.rdata[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[18]} .original_name {{u_soc/u_uart/dbus.rdata[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[18]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[18]/Q} .original_name {u_soc/u_uart/dbus.rdata[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[19]} .original_name {{u_soc/u_uart/dbus.rdata[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[19]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[19]/Q} .original_name {u_soc/u_uart/dbus.rdata[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[20]} .original_name {{u_soc/u_uart/dbus.rdata[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[20]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[20]/Q} .original_name {u_soc/u_uart/dbus.rdata[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[21]} .original_name {{u_soc/u_uart/dbus.rdata[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[21]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[21]/Q} .original_name {u_soc/u_uart/dbus.rdata[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[22]} .original_name {{u_soc/u_uart/dbus.rdata[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[22]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[22]/Q} .original_name {u_soc/u_uart/dbus.rdata[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[23]} .original_name {{u_soc/u_uart/dbus.rdata[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[23]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[23]/Q} .original_name {u_soc/u_uart/dbus.rdata[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[24]} .original_name {{u_soc/u_uart/dbus.rdata[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[24]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[24]/Q} .original_name {u_soc/u_uart/dbus.rdata[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[25]} .original_name {{u_soc/u_uart/dbus.rdata[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[25]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[25]/Q} .original_name {u_soc/u_uart/dbus.rdata[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[26]} .original_name {{u_soc/u_uart/dbus.rdata[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[26]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[26]/Q} .original_name {u_soc/u_uart/dbus.rdata[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[27]} .original_name {{u_soc/u_uart/dbus.rdata[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[27]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[27]/Q} .original_name {u_soc/u_uart/dbus.rdata[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[28]} .original_name {{u_soc/u_uart/dbus.rdata[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[28]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[28]/Q} .original_name {u_soc/u_uart/dbus.rdata[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[29]} .original_name {{u_soc/u_uart/dbus.rdata[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[29]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[29]/Q} .original_name {u_soc/u_uart/dbus.rdata[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[30]} .original_name {{u_soc/u_uart/dbus.rdata[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[30]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[30]/Q} .original_name {u_soc/u_uart/dbus.rdata[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[31]} .original_name {{u_soc/u_uart/dbus.rdata[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[31]} .single_bit_orig_name {u_soc/u_uart/dbus.rdata[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[31]/Q} .original_name {u_soc/u_uart/dbus.rdata[31]/q}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/clk_divider_valid_reg .original_name u_soc/u_uart/clk_divider_valid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/clk_divider_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/clk_divider_valid_reg .single_bit_orig_name u_soc/u_uart/clk_divider_valid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/clk_divider_valid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/clk_divider_valid_reg/Q .original_name u_soc/u_uart/clk_divider_valid/q
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/tx_data_valid_reg .original_name u_soc/u_uart/tx_data_valid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/tx_data_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/tx_data_valid_reg .single_bit_orig_name u_soc/u_uart/tx_data_valid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/tx_data_valid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/tx_data_valid_reg/Q .original_name u_soc/u_uart/tx_data_valid/q
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/dbus_rvalid_reg .original_name u_soc/u_uart/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/dbus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/dbus_rvalid_reg .single_bit_orig_name u_soc/u_uart/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/dbus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_uart/dbus_rvalid_reg/Q .original_name u_soc/u_uart/dbus.rvalid/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][txact]} .original_name u_soc/u_uart/csr.sr.txact
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][txact]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][txact]} .single_bit_orig_name u_soc/u_uart/csr.sr.txact
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][txact]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][txact]/Q} .original_name u_soc/u_uart/csr.sr.txact/q
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_ibus_rvalid_reg .original_name u_soc/u_boot_rom/ibus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_ibus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_ibus_rvalid_reg .single_bit_orig_name u_soc/u_boot_rom/ibus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_ibus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_boot_rom_ibus_rvalid_reg/Q .original_name u_soc/u_boot_rom/ibus.rvalid/q
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_ibus_rvalid_reg .original_name u_soc/u_code_ram/ibus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_ibus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_ibus_rvalid_reg .single_bit_orig_name u_soc/u_code_ram/ibus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_ibus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_code_ram_ibus_rvalid_reg/Q .original_name u_soc/u_code_ram/ibus.rvalid/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][0]} .original_name {{u_soc/u_gpio/csr.odr[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][0]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][0]/Q} .original_name {u_soc/u_gpio/csr.odr[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][1]} .original_name {{u_soc/u_gpio/csr.odr[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][1]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][1]/Q} .original_name {u_soc/u_gpio/csr.odr[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][2]} .original_name {{u_soc/u_gpio/csr.odr[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][2]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][2]/Q} .original_name {u_soc/u_gpio/csr.odr[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][3]} .original_name {{u_soc/u_gpio/csr.odr[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][3]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][3]/Q} .original_name {u_soc/u_gpio/csr.odr[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][4]} .original_name {{u_soc/u_gpio/csr.odr[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][4]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][4]/Q} .original_name {u_soc/u_gpio/csr.odr[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][5]} .original_name {{u_soc/u_gpio/csr.odr[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][5]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][5]/Q} .original_name {u_soc/u_gpio/csr.odr[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][6]} .original_name {{u_soc/u_gpio/csr.odr[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][6]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][6]/Q} .original_name {u_soc/u_gpio/csr.odr[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][7]} .original_name {{u_soc/u_gpio/csr.odr[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][7]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][7]/Q} .original_name {u_soc/u_gpio/csr.odr[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][8]} .original_name {{u_soc/u_gpio/csr.odr[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][8]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][8]/Q} .original_name {u_soc/u_gpio/csr.odr[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][9]} .original_name {{u_soc/u_gpio/csr.odr[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][9]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][9]/Q} .original_name {u_soc/u_gpio/csr.odr[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][10]} .original_name {{u_soc/u_gpio/csr.odr[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][10]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][10]/Q} .original_name {u_soc/u_gpio/csr.odr[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][11]} .original_name {{u_soc/u_gpio/csr.odr[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][11]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][11]/Q} .original_name {u_soc/u_gpio/csr.odr[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][12]} .original_name {{u_soc/u_gpio/csr.odr[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][12]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][12]/Q} .original_name {u_soc/u_gpio/csr.odr[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][13]} .original_name {{u_soc/u_gpio/csr.odr[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][13]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][13]/Q} .original_name {u_soc/u_gpio/csr.odr[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][14]} .original_name {{u_soc/u_gpio/csr.odr[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][14]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][14]/Q} .original_name {u_soc/u_gpio/csr.odr[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][15]} .original_name {{u_soc/u_gpio/csr.odr[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][15]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][15]/Q} .original_name {u_soc/u_gpio/csr.odr[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][16]} .original_name {{u_soc/u_gpio/csr.odr[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][16]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][16]/Q} .original_name {u_soc/u_gpio/csr.odr[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][17]} .original_name {{u_soc/u_gpio/csr.odr[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][17]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][17]/Q} .original_name {u_soc/u_gpio/csr.odr[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][18]} .original_name {{u_soc/u_gpio/csr.odr[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][18]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][18]/Q} .original_name {u_soc/u_gpio/csr.odr[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][19]} .original_name {{u_soc/u_gpio/csr.odr[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][19]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][19]/Q} .original_name {u_soc/u_gpio/csr.odr[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][20]} .original_name {{u_soc/u_gpio/csr.odr[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][20]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][20]/Q} .original_name {u_soc/u_gpio/csr.odr[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][21]} .original_name {{u_soc/u_gpio/csr.odr[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][21]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][21]/Q} .original_name {u_soc/u_gpio/csr.odr[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][22]} .original_name {{u_soc/u_gpio/csr.odr[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][22]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][22]/Q} .original_name {u_soc/u_gpio/csr.odr[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][23]} .original_name {{u_soc/u_gpio/csr.odr[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][23]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][23]/Q} .original_name {u_soc/u_gpio/csr.odr[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][24]} .original_name {{u_soc/u_gpio/csr.odr[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][24]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][24]/Q} .original_name {u_soc/u_gpio/csr.odr[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][25]} .original_name {{u_soc/u_gpio/csr.odr[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][25]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][25]/Q} .original_name {u_soc/u_gpio/csr.odr[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][26]} .original_name {{u_soc/u_gpio/csr.odr[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][26]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][26]/Q} .original_name {u_soc/u_gpio/csr.odr[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][27]} .original_name {{u_soc/u_gpio/csr.odr[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][27]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][27]/Q} .original_name {u_soc/u_gpio/csr.odr[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][28]} .original_name {{u_soc/u_gpio/csr.odr[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][28]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][28]/Q} .original_name {u_soc/u_gpio/csr.odr[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][29]} .original_name {{u_soc/u_gpio/csr.odr[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][29]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][29]/Q} .original_name {u_soc/u_gpio/csr.odr[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][30]} .original_name {{u_soc/u_gpio/csr.odr[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][30]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][30]/Q} .original_name {u_soc/u_gpio/csr.odr[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][31]} .original_name {{u_soc/u_gpio/csr.odr[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][31]} .single_bit_orig_name {u_soc/u_gpio/csr.odr[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][31]/Q} .original_name {u_soc/u_gpio/csr.odr[31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[0]} .original_name {{u_soc/u_gpio/dbus.rdata[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[0]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[0]/Q} .original_name {u_soc/u_gpio/dbus.rdata[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[1]} .original_name {{u_soc/u_gpio/dbus.rdata[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[1]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[1]/Q} .original_name {u_soc/u_gpio/dbus.rdata[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[2]} .original_name {{u_soc/u_gpio/dbus.rdata[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[2]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[2]/Q} .original_name {u_soc/u_gpio/dbus.rdata[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[3]} .original_name {{u_soc/u_gpio/dbus.rdata[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[3]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[3]/Q} .original_name {u_soc/u_gpio/dbus.rdata[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[4]} .original_name {{u_soc/u_gpio/dbus.rdata[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[4]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[4]/Q} .original_name {u_soc/u_gpio/dbus.rdata[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[5]} .original_name {{u_soc/u_gpio/dbus.rdata[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[5]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[5]/Q} .original_name {u_soc/u_gpio/dbus.rdata[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[6]} .original_name {{u_soc/u_gpio/dbus.rdata[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[6]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[6]/Q} .original_name {u_soc/u_gpio/dbus.rdata[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[7]} .original_name {{u_soc/u_gpio/dbus.rdata[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[7]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[7]/Q} .original_name {u_soc/u_gpio/dbus.rdata[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[8]} .original_name {{u_soc/u_gpio/dbus.rdata[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[8]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[8]/Q} .original_name {u_soc/u_gpio/dbus.rdata[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[9]} .original_name {{u_soc/u_gpio/dbus.rdata[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[9]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[9]/Q} .original_name {u_soc/u_gpio/dbus.rdata[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[10]} .original_name {{u_soc/u_gpio/dbus.rdata[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[10]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[10]/Q} .original_name {u_soc/u_gpio/dbus.rdata[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[11]} .original_name {{u_soc/u_gpio/dbus.rdata[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[11]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[11]/Q} .original_name {u_soc/u_gpio/dbus.rdata[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[12]} .original_name {{u_soc/u_gpio/dbus.rdata[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[12]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[12]/Q} .original_name {u_soc/u_gpio/dbus.rdata[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[13]} .original_name {{u_soc/u_gpio/dbus.rdata[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[13]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[13]/Q} .original_name {u_soc/u_gpio/dbus.rdata[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[14]} .original_name {{u_soc/u_gpio/dbus.rdata[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[14]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[14]/Q} .original_name {u_soc/u_gpio/dbus.rdata[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[15]} .original_name {{u_soc/u_gpio/dbus.rdata[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[15]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[15]/Q} .original_name {u_soc/u_gpio/dbus.rdata[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[16]} .original_name {{u_soc/u_gpio/dbus.rdata[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[16]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[16]/Q} .original_name {u_soc/u_gpio/dbus.rdata[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[17]} .original_name {{u_soc/u_gpio/dbus.rdata[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[17]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[17]/Q} .original_name {u_soc/u_gpio/dbus.rdata[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[18]} .original_name {{u_soc/u_gpio/dbus.rdata[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[18]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[18]/Q} .original_name {u_soc/u_gpio/dbus.rdata[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[19]} .original_name {{u_soc/u_gpio/dbus.rdata[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[19]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[19]/Q} .original_name {u_soc/u_gpio/dbus.rdata[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[20]} .original_name {{u_soc/u_gpio/dbus.rdata[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[20]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[20]/Q} .original_name {u_soc/u_gpio/dbus.rdata[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[21]} .original_name {{u_soc/u_gpio/dbus.rdata[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[21]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[21]/Q} .original_name {u_soc/u_gpio/dbus.rdata[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[22]} .original_name {{u_soc/u_gpio/dbus.rdata[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[22]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[22]/Q} .original_name {u_soc/u_gpio/dbus.rdata[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[23]} .original_name {{u_soc/u_gpio/dbus.rdata[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[23]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[23]/Q} .original_name {u_soc/u_gpio/dbus.rdata[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[24]} .original_name {{u_soc/u_gpio/dbus.rdata[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[24]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[24]/Q} .original_name {u_soc/u_gpio/dbus.rdata[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[25]} .original_name {{u_soc/u_gpio/dbus.rdata[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[25]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[25]/Q} .original_name {u_soc/u_gpio/dbus.rdata[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[26]} .original_name {{u_soc/u_gpio/dbus.rdata[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[26]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[26]/Q} .original_name {u_soc/u_gpio/dbus.rdata[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[27]} .original_name {{u_soc/u_gpio/dbus.rdata[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[27]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[27]/Q} .original_name {u_soc/u_gpio/dbus.rdata[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[28]} .original_name {{u_soc/u_gpio/dbus.rdata[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[28]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[28]/Q} .original_name {u_soc/u_gpio/dbus.rdata[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[29]} .original_name {{u_soc/u_gpio/dbus.rdata[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[29]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[29]/Q} .original_name {u_soc/u_gpio/dbus.rdata[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[30]} .original_name {{u_soc/u_gpio/dbus.rdata[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[30]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[30]/Q} .original_name {u_soc/u_gpio/dbus.rdata[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[31]} .original_name {{u_soc/u_gpio/dbus.rdata[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[31]} .single_bit_orig_name {u_soc/u_gpio/dbus.rdata[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[31]/Q} .original_name {u_soc/u_gpio/dbus.rdata[31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[0]} .original_name {{u_soc/u_instr_bus_arbiter/responding_slave[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[0]} .single_bit_orig_name {u_soc/u_instr_bus_arbiter/responding_slave[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[0]/Q} .original_name {u_soc/u_instr_bus_arbiter/responding_slave[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[1]} .original_name {{u_soc/u_instr_bus_arbiter/responding_slave[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[1]} .single_bit_orig_name {u_soc/u_instr_bus_arbiter/responding_slave[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[1]/Q} .original_name {u_soc/u_instr_bus_arbiter/responding_slave[1]/q}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rvalid_reg .original_name u_soc/u_boot_rom/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rvalid_reg .single_bit_orig_name u_soc/u_boot_rom/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rvalid_reg/Q .original_name u_soc/u_boot_rom/dbus.rvalid/q
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_dbus_rvalid_reg .original_name u_soc/u_code_ram/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_dbus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_dbus_rvalid_reg .single_bit_orig_name u_soc/u_code_ram/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_dbus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_code_ram_dbus_rvalid_reg/Q .original_name u_soc/u_code_ram/dbus.rvalid/q
set_db -quiet inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rvalid_reg .original_name u_soc/u_gpio/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rvalid_reg .orig_hdl_instantiated false
set_db -quiet inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rvalid_reg .single_bit_orig_name u_soc/u_gpio/dbus.rvalid
set_db -quiet inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rvalid_reg .gint_phase_inversion false
set_db -quiet pin:mtm_riscv_chip/u_soc/u_gpio_dbus_rvalid_reg/Q .original_name u_soc/u_gpio/dbus.rvalid/q
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[27]} .original_name {{u_soc/u_boot_rom/dbus.rdata[27]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[27]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[27]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[27]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[27]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][3]} .original_name {{u_soc/u_gpio/csr.idr[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][3]} .single_bit_orig_name {u_soc/u_gpio/csr.idr[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][3]/Q} .original_name {u_soc/u_gpio/csr.idr[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[1]} .original_name {{u_soc/u_boot_rom/dbus.rdata[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[1]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[1]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[2]} .original_name {{u_soc/u_boot_rom/dbus.rdata[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[2]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[2]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[2]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[3]} .original_name {{u_soc/u_boot_rom/dbus.rdata[3]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[3]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[3]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[3]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[3]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[31]} .original_name {{u_soc/u_boot_rom/dbus.rdata[31]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[31]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[31]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[31]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[31]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[4]} .original_name {{u_soc/u_boot_rom/dbus.rdata[4]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[4]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[4]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[4]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[4]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[5]} .original_name {{u_soc/u_boot_rom/dbus.rdata[5]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[5]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[5]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[5]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[5]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[6]} .original_name {{u_soc/u_boot_rom/dbus.rdata[6]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[6]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[6]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[6]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[6]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[0]} .original_name {{u_soc/u_boot_rom/dbus.rdata[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[0]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[0]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[7]} .original_name {{u_soc/u_boot_rom/dbus.rdata[7]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[7]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[7]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[7]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[7]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[8]} .original_name {{u_soc/u_boot_rom/dbus.rdata[8]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[8]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[8]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[8]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[8]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[9]} .original_name {{u_soc/u_boot_rom/dbus.rdata[9]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[9]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[9]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[9]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[9]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[10]} .original_name {{u_soc/u_boot_rom/dbus.rdata[10]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[10]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[10]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[10]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[10]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[11]} .original_name {{u_soc/u_boot_rom/dbus.rdata[11]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[11]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[11]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[11]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[11]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[12]} .original_name {{u_soc/u_boot_rom/dbus.rdata[12]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[12]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[12]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[12]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[12]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[13]} .original_name {{u_soc/u_boot_rom/dbus.rdata[13]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[13]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[13]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[13]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[13]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[19]} .original_name {{u_soc/u_boot_rom/dbus.rdata[19]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[19]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[19]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[19]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[19]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[24]} .original_name {{u_soc/u_boot_rom/dbus.rdata[24]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[24]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[24]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[24]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[24]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[15]} .original_name {{u_soc/u_boot_rom/dbus.rdata[15]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[15]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[15]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[15]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[15]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[16]} .original_name {{u_soc/u_boot_rom/dbus.rdata[16]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[16]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[16]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[16]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[16]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[17]} .original_name {{u_soc/u_boot_rom/dbus.rdata[17]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[17]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[17]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[17]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[17]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[18]} .original_name {{u_soc/u_boot_rom/dbus.rdata[18]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[18]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[18]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[18]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[18]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[20]} .original_name {{u_soc/u_boot_rom/dbus.rdata[20]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[20]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[20]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[20]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[20]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[21]} .original_name {{u_soc/u_boot_rom/dbus.rdata[21]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[21]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[21]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[21]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[21]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[22]} .original_name {{u_soc/u_boot_rom/dbus.rdata[22]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[22]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[22]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[22]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[22]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[23]} .original_name {{u_soc/u_boot_rom/dbus.rdata[23]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[23]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[23]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[23]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[23]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[14]} .original_name {{u_soc/u_boot_rom/dbus.rdata[14]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[14]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[14]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[14]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[14]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[25]} .original_name {{u_soc/u_boot_rom/dbus.rdata[25]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[25]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[25]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[25]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[25]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[26]} .original_name {{u_soc/u_boot_rom/dbus.rdata[26]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[26]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[26]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[26]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[26]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[28]} .original_name {{u_soc/u_boot_rom/dbus.rdata[28]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[28]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[28]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[28]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[28]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[29]} .original_name {{u_soc/u_boot_rom/dbus.rdata[29]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[29]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[29]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[29]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[29]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[30]} .original_name {{u_soc/u_boot_rom/dbus.rdata[30]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[30]} .single_bit_orig_name {u_soc/u_boot_rom/dbus.rdata[30]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[30]/Q} .original_name {u_soc/u_boot_rom/dbus.rdata[30]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][0]} .original_name {{u_soc/u_gpio/csr.idr[0]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][0]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][0]} .single_bit_orig_name {u_soc/u_gpio/csr.idr[0]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][0]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][0]/Q} .original_name {u_soc/u_gpio/csr.idr[0]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][1]} .original_name {{u_soc/u_gpio/csr.idr[1]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][1]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][1]} .single_bit_orig_name {u_soc/u_gpio/csr.idr[1]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][1]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][1]/Q} .original_name {u_soc/u_gpio/csr.idr[1]/q}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][2]} .original_name {{u_soc/u_gpio/csr.idr[2]}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][2]} .orig_hdl_instantiated false
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][2]} .single_bit_orig_name {u_soc/u_gpio/csr.idr[2]}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][2]} .gint_phase_inversion false
set_db -quiet {pin:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][2]/Q} .original_name {u_soc/u_gpio/csr.idr[2]/q}
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
set_db -quiet hinst:mtm_riscv_chip/u_pads_in .file_row_col {{rtl/netlist.sv 6757 19}}
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_btn_0_ .file_row_col {{rtl/netlist.sv 6799 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_btn_1_ .file_row_col {{rtl/netlist.sv 6798 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_btn_2_ .file_row_col {{rtl/netlist.sv 6797 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_btn_3_ .file_row_col {{rtl/netlist.sv 6796 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_clk .file_row_col {{rtl/netlist.sv 6800 15}}
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_rst_n .file_row_col {{rtl/netlist.sv 6801 17}}
set_db -quiet inst:mtm_riscv_chip/u_pads_in/u_uart_sin .file_row_col {{rtl/netlist.sv 6803 20}}
set_db -quiet hinst:mtm_riscv_chip/u_pads_out .file_row_col {{rtl/netlist.sv 6742 21}}
set_db -quiet inst:mtm_riscv_chip/u_pads_out/u_led_0_ .file_row_col {{rtl/netlist.sv 6846 19}}
set_db -quiet inst:mtm_riscv_chip/u_pads_out/u_led_1_ .file_row_col {{rtl/netlist.sv 6845 19}}
set_db -quiet inst:mtm_riscv_chip/u_pads_out/u_led_2_ .file_row_col {{rtl/netlist.sv 6844 19}}
set_db -quiet inst:mtm_riscv_chip/u_pads_out/u_led_3_ .file_row_col {{rtl/netlist.sv 6843 19}}
set_db -quiet inst:mtm_riscv_chip/u_pads_out/u_uart_sout .file_row_col {{rtl/netlist.sv 6850 22}}
set_db -quiet hinst:mtm_riscv_chip/u_pads_pwr .file_row_col {{rtl/netlist.sv 6770 21}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD1_0_ .file_row_col {{rtl/netlist.sv 6877 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD1_1_ .file_row_col {{rtl/netlist.sv 6876 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD2POC .file_row_col {{rtl/netlist.sv 6884 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VDD2_0_ .file_row_col {{rtl/netlist.sv 6881 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VSS3_0_ .file_row_col {{rtl/netlist.sv 6890 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VSS3_1_ .file_row_col {{rtl/netlist.sv 6889 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VSS3_2_ .file_row_col {{rtl/netlist.sv 6888 18}}
set_db -quiet inst:mtm_riscv_chip/u_pads_pwr/VSS3_3_ .file_row_col {{rtl/netlist.sv 6887 18}}
set_db -quiet hinst:mtm_riscv_chip/u_soc .file_row_col {{rtl/netlist.sv 6731 11}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem .file_row_col {{rtl/netlist.sv 5391 21}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46454__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46455__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46456__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46457__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46458__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46459__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46460__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46461__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46462__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46463__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46464__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46465__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46466__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46467__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46468__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46469__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46470__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46471__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46472__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46473__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46474__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46475__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46476__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46477__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46478__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46479__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46480__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46481__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46482__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46483__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46484__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46485__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46486__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46488__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46489__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46490__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46491__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46492__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46493__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46494__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46495__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46496__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46497__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46498__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46499__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46500__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46501__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46502__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46503__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46504__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46505__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46506__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46507__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46508__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46509__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46510__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46511__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46512__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46513__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46514__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46515__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46516__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46517__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46518__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46519__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46520__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46521__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46522__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46523__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46524__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46525__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46526__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46527__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46528__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46529__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46530__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46531__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46532__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46533__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46534__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46535__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46536__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46537__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46538__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46539__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46540__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46541__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46542__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46543__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46544__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46545__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46546__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46547__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46548__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46549__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46550__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46551__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46552__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46553__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46554__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46555__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46556__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46557__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46558__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46559__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46560__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46561__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46562__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46563__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46564__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46565__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46566__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46567__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46568__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46569__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46570__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46571__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46572__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46573__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46574__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46575__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46576__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46577__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46578__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46579__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46580__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46581__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46582__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46583__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46584__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46585__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46586__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46587__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46588__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46589__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46590__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46591__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46593__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46594__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46595__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46596__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46597__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46598__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46599__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46600__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46601__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46602__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46603__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46604__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46605__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46606__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46607__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46608__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46609__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46610__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46611__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46612__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46613__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46614__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46615__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46616__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46617__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46618__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46619__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46620__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46621__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46622__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46623__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46624__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46625__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46626__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46627__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46628__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46629__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46630__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46631__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46632__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46633__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46634__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46635__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46636__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46637__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46638__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46639__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46640__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46641__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46642__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46643__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46644__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46645__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46646__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46647__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46648__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46649__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46650__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46651__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46652__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46653__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46654__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46655__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46656__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46657__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46658__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46659__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46660__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46661__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46662__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46663__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46665__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46666__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46667__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46668__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46669__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46671__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46672__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46673__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46674__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46675__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46676__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46677__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46678__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46679__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46680__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46681__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46682__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46683__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46684__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46685__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46686__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46687__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46688__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46690__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46691__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46692__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46693__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46694__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46695__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46696__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46697__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46698__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46699__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46700__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46701__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46702__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46703__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46704__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46705__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46706__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46707__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46708__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46709__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46710__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46711__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46712__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46713__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46714__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46715__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46716__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46717__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46718__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46719__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46720__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46721__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46722__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46723__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46724__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46726__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46727__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46728__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46729__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46730__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46732__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46733__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46734__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46735__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46736__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46737__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46738__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46739__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46740__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46741__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46742__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46743__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46744__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46745__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46746__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46747__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46748__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46749__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46750__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46751 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46752__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46753__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46754__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46755__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46756__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46757__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46758__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46759__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46760__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46761__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46762__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46763__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46764__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46765__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46766__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46767__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46768__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46769__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46770__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46771__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46772__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46773__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46774__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46775__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46776__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46777__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46778__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46779__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46780__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46781__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46782__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46783__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46784__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46785__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46786__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46787__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46788__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46789__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46790__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46791__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46793__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46794__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46795__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46796__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46797__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46798__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46799__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46800__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46801__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46802__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46803__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46804__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46805__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46806__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46807__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46808__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46809__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46810__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46811__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46812__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46813__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46814__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46815__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46816__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46817__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46818__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46819__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46820__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46821__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46822__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46823__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46824__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46825__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46826__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46827__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46828__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46829__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46830__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46831__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46832__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46833__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46834__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46835__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46836__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46837__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46838__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46839__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46840__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46841__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46842__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46843__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46844__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46845__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46846__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46847__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46848__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46849__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46850__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46851__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46852__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46853__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46854__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46855__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46856__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46857__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46858__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46859__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46860__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46861__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46862__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46863__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46864__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46865__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46866__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46867__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46868__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46869__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46870__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46871__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46872__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46873__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46874__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46875__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46876__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46877__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46878__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46879__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46880__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46881__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46882__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46883__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46884__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46885__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46886 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46887 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46888 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46889__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46890__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46891__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46892__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46893__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46894__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46896__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46897__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46898__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46899__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46900__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46901__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46902__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46903__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46904__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46905__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46906__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46907__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46908__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46909__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46910__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46911__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46912__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46913__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46914__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46915__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46916__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46917__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46918__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46919__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46920__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46921__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46922__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46923__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46924__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46925__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46926__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46927__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46928__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46929__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46930__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46931__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46932__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46933__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46934__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46935__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46936__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46937__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46938__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46939__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46940__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46941__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46942__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46943__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46944__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46945__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46946__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46947__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46948__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46949__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46950__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46951__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46952__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46953__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46954__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46955__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46956__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46957__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46958__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46959__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46960__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46961__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46962__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46963__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46964__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46965__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46966__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46967__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46968__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46969__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46970__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46972__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46973__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46974__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46975__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46976__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46977__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46978__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46979__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46980__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46981__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46982__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46983__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46984__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46985__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46986__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46987__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46988__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46989__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46990__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46991__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46992__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46993__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46994__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46995__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46996__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46997__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46998__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g46999__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47000__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47001__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47002__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47003__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47004__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47005__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47006__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47007__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47008__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47009__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47010__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47011__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47012__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47013__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47014__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47015__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47016__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47017__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47018__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47019__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47020__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47021__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47022__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47023__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47024__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47025__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47026__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47027__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47028__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47029__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47030__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47031__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47032__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47033__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47034__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47035__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47036__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47037__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47038__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47039__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47040__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47041__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47042__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47043__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47044__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47045__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47046__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47047__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47048__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47049__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47050__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47051__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47052__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47053__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47054__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47055__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47056__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47057__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47058__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47059__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47060__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47061__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47062__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47063__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47064__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47065__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47066__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47067__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47068__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47069__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47070__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47071__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47072__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47073__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47074 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47076 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47077 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47078__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47079__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47080__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47081__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47082__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47083__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47084__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47085__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47086__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47087__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47088__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47089__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47090__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47091__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47092__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47093__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47094__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47095__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47096__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47097__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47098__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47099__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47100__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47101__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47102__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47103__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47104__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47105__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47106__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47107__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47108__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47109__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47110__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47111__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47112__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47113__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47114__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47115__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47116__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47117__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47118__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47119__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47120__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47121__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47122__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47123__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47124__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47125__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47126__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47127__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47128__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47129__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47130__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47131__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47132__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47133__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47134__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47135__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47136__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47137__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47138__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47139__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47140__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47141__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47142__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47143__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47144__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47145__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47146__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47147__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47148 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47149 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47150__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47151__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47152__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47153__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47154__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47155__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47156__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47157__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47158__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47159__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47160__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47161__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47162__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47163__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47164__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47165__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47166__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47167__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47168__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47169__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47170__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47171__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47172__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47173__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47174__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47175__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47176__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47177__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47178__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47179__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47180__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47181__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47182__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47183__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47184__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47185__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47186__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47187__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47188__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47189__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47190__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47191__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47192__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47193__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47194__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47195__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47196__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47197__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47198__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47199__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47200__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47201__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47203__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47204__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47205__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47206__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47207__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47208__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47209__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47210__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47211__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47212__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47213__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47214__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47215__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47216__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47217__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47218__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47219__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47220 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47221 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47222 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47223 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47224 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47225 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47226 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47227 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47228 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47229 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47230 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47231 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47232 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47233 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47234 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47235 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47236 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47237__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47238__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47239__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47240__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47241__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47242__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47243__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47244__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47245__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47246__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47247__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47248__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47249__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47250__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47251__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47252__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47253__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47254__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47255__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47256__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47257__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47258__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47259__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47260__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47261__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47262__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47264__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47265__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47266__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47267__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47268__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47269__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47270__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47271__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47272__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47273__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47274__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47275__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47276__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47277__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47278__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47279__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47280__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47281__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47282__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47283__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47284__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47285__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47286__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47287__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47288__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47289__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47290__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47291__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47292__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47293__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47294__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47295__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47296__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47297__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47298__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47299__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47301__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47302__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47303__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47304__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47305 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47306 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47307 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47308 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47309 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47310 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47311 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47312__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47313__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47314__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47315__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47316__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47317__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47318__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47319__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47320__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47321__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47322__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47323__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47324__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47325__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47326__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47327__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47328__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47329__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47330__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47331__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47332__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47333__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47334__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47335__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47336__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47337__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47338__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47339__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47340__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47341__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47342__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47343__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47344__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47345__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47346__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47347__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47348__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47350__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47351__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47352__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47353__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47354__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47355__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47356__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47357__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47358__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47359__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47360__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47361__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47362__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47363__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47364__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47365__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47366__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47367__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47368__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47369__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47370__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47371__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47372__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47373__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47374__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47375__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47376__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47377__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47378__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47379__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47380__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47383 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47384 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47385 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47387 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47388 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47389 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47390 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47391 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47392 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47393 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47394 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47395 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47396 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47397 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47399 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47400__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47401__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47402__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47403__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47404__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47405__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47406__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47407__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47408__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47409__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47410__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47411__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47412__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47413__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47414__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47415__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47416__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47417__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47418__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47419__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47420__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47421__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47422__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47423__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47424__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47425__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47426__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47427__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47428__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47429__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47430__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47431__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47432 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47434 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47435 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47436 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47437 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47438__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47439__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47440__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47441__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47442__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47443__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47444__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47445__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47446__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47447__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47448__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47449__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47450__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47451__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47452__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47453__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47454__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47455__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47456__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47457__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47458__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47459__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47460__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47461__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47462__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47463__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47464__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47465__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47466__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47467__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47468__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47469__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47470 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47471 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47472 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47473 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47474__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47476__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47477__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47478__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47479__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47480__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47481__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47482__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47483__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47484__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47485__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47486__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47487__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47488 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47489__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47490__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47491__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47492__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47493__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47494__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47495__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47496__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47497__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47498__9315 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47499__9945 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47500__2883 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47501__2346 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47502__1666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47503__7410 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47504 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47505 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47506 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47507 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47508 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47509__6417 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47511__5477 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47512__2398 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47513__5107 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47514__6260 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47515__4319 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47516__8428 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47517__5526 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47519__6783 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47520__3680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47521__1617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47522__2802 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47523__1705 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47524__5122 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47525__8246 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47526__7098 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47527__6131 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47528__1881 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47529 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47530 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47531 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47532 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47533__5115 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47534__7482 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47535__4733 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47536__6161 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47537 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47538 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47539 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47540 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47541 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47542 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47543 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47544 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47545 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47546 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47547 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47548 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47549 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47550 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47551 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47552 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47553 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47554 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47555 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47556 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47557 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47558 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47559 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47560 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47561 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47562 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47563 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47564 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47565 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47566 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47567 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47568 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47569 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47570 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47571 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47572 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47573 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47574 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47575 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47576 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47577 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47578 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47579 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47580 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47581 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47582 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47583 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47584 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47585 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47586 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47587 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47588 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47589 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47590 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47591 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47592 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47593 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47594 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47595 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47596 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47597 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47599 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47600 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47601 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47602 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47604 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47605 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47606 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47607 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47608 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47609 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47611 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47612 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47613 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47614 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47615 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47616 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47617 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47618 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47619 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47620 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47621 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47622 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47623 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47624 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47625 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47626 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47627 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47628 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47629 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47630 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47631 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47632 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47633 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47634 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47635 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47636 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47637 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47638 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47639 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47640 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47641 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47642 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47643 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47644 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47645 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47646 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47647 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47648 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47649 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47650 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47651 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47652 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47653 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47654 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47655 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47656 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47657 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47658 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47659 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47660 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47661 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47662 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47663 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47664 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47665 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47666 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47667 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47668 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47669 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47670 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47671 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47672 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47673 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47674 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47675 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47676 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47677 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47678 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47679 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47680 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47681 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47682 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47683 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47684 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47685 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47686 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47687 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47688 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g2 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47724 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47725 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47726 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47727 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47728 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47729 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47730 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_u_boot_mem/g47731 .file_row_col {{rtl/netlist.sv 1265 11}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_code_ram_u_ram .file_row_col {{rtl/netlist.sv 5464 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M .file_row_col {{rtl/netlist.sv 1237 43}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_core .file_row_col {{rtl/netlist.sv 6611 13}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_core/u_cu .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g2823 .file_row_col {{rtl/netlist.sv 481 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g2825 .file_row_col {{rtl/netlist.sv 481 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g2826 .file_row_col {{rtl/netlist.sv 481 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4444 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4446 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4449 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4450 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4451 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4452 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4453 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4454 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4455 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4456 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4458 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4459 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4460 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4462 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4464 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4465 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4466 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4467 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4468 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4469 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4471 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4472 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4473 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4474 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4475 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4476 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4477 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4478 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4479 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4480 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4481 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4483 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4484 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4485 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4487 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4488 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4489 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4490 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4491 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4492 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4493 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4495 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4496 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4497 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4501 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4503 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4506 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4508 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4509 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4510 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4512 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4513 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4514 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4515 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4516 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4517 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4518 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4520 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4521 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4522 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4523 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4525 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4526 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4527 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4530 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4531 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4532 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4533 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4534 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4535 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4536 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4537 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4538 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4539 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4540 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4541 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4542 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4543 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4544 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4545 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4546 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4547 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4548 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4549 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4550 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4551 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4552 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g2834 .file_row_col {{rtl/netlist.sv 548 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/lsu_state_reg .file_row_col {{rtl/netlist.sv 502 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g2 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4556 .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4557 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4558 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4559 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4560 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4561 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4562 .file_row_col {{rtl/netlist.sv 548 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4563 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4564 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4565 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_cu/g4566 .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_core/u_idu .file_row_col {{rtl/netlist.sv 264 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9300 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9301 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9302 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9303 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9304 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9305 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9306 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9307 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9308 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9309 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9310 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9311 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9312 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9313 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9314 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9315 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9316 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9317 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9318 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9319 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9320 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9321 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9322 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9323 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9324 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9325 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9326 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9327 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9328 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9329 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9330 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9331 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9332 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9333 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9334 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9335 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9336 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9337 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9338 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9339 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9340 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9341 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9342 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9343 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9344 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9345 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9347 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9348 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9350 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9351 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9352 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9353 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9354 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9355 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9356 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9357 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9359 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9360 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9361 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9362 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9363 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9364 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9366 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9367 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9369 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9370 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9371 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9372 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9373 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9375 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9376 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9377 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9379 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9380 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9381 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9382 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9383 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9385 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9386 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9387 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9390 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9391 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9392 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9394 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9396 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9397 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9398 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9399 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9401 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9402 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9403 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9404 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9405 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9406 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9407 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9408 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9409 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9410 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9411 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9412 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9414 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9415 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9416 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9417 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9418 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9419 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9420 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9421 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9422 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9423 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9424 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9425 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9427 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9428 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9429 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9431 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9432 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9433 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9435 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9436 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9437 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9438 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9439 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9443 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9444 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9445 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9446 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9447 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9448 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9449 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9450 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9451 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9452 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9453 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9454 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9455 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9456 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9457 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9458 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9459 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9460 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9462 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9464 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9465 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9466 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9467 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9468 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9469 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9470 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9471 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9472 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g2 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9482 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9483 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9485 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9486 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9487 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9488 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9489 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_idu/g9490 .file_row_col {{rtl/netlist.sv 630 11}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_core/u_ifu .file_row_col {{rtl/netlist.sv 246 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4260 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4261 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4262 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4263 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4264 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4265 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4266 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4267 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4268 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4269 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4271 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4273 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4274 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4275 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4276 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4278 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4279 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4280 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4281 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4282 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4283 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4284 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4285 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4286 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4287 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4288 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4289 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4290 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4291 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4293 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4294 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4296 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4297 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4298 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4299 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4300 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4301 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4305 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4306 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4307 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4308 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4310 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4312 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4313 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4314 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4315 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4316 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4317 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4318 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4319 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4320 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4321 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4322 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4323 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4324 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4325 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4326 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4327 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4329 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4330 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4331 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4333 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4334 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4335 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4386 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4387 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4388 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4389 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4390 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4391 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4392 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4393 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4394 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3468 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3469 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3470 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3472 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3473 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3474 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3475 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3477 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3479 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3480 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3481 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3482 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3483 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3484 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3486 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3487 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3488 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3489 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3490 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3491 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3492 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3493 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3494 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3495 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3496 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3497 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3501 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3502 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3503 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3505 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3506 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3508 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3509 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3510 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3511 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3512 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g3513 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[0]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[1]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[2]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[3]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[4]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[5]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[7]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[8]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[9]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[10]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[11]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[12]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[13]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[14]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[15]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[16]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[17]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[18]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[19]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[20]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[21]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[22]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[23]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[24]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[25]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[26]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[27]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[28]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[29]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[30]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[31]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rvalid_reg .file_row_col {{rtl/netlist.sv 778 36}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[0]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[3]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[4]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[5]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[6]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[7]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[8]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[9]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[10]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[11]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[12]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[13]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[14]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[15]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[16]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[17]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[18]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[19]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[20]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[21]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[22]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[23]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[24]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[25]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[26]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[27]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[28]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[29]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[30]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[31]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[0]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[1]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[2]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[3]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[4]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[5]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[6]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[7]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[8]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[9]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[10]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[11]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[12]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[13]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[14]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[15]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[16]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[17]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[18]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[19]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[20]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[21]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[22]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[28]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[29]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[31]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[1]} .file_row_col {{rtl/netlist.sv 750 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4186 .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4187 .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4219 .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4252 .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4259 .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[2]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_decode_reg[1]} .file_row_col {{rtl/netlist.sv 778 13}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[27]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[30]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[25]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[26]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[23]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/pc_fetch_reg[24]} .file_row_col {{rtl/netlist.sv 778 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/state_reg[0]} .file_row_col {{rtl/netlist.sv 750 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g2 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4422 .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4423 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4424 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4425 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4426 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4427 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4428 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4429 .file_row_col {{rtl/netlist.sv 760 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g751 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g752 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g756 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g760 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g762 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g763 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g764 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g766 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g767 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g769 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g770 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g772 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g773 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g775 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g778 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g779 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g781 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g782 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g784 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g785 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g786 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g787 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g788 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g790 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g792 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g794 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g795 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g796 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g797 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g798 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g799 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g800 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g801 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g802 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g804 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g806 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g807 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g808 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g809 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g810 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g811 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g812 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g813 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g814 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g815 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g816 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g817 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g818 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g819 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g820 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g825 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g827 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g828 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g829 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g830 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g831 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g832 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g833 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g837 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g846 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g847 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g848 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g849 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g850 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g851 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g852 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g853 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g854 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g855 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g856 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g857 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g858 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g859 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g861 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g862 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g863 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g864 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g866 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g867 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g868 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g869 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g870 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g871 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g872 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g873 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g875 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g876 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g877 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g879 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g880 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g881 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g882 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g883 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g884 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g885 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g886 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g888 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g889 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g890 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g891 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g892 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g893 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g894 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g2 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g896 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g898 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g902 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g904 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g905 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g906 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g907 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g908 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g909 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g910 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g911 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/add_834_33_Y_add_826_38_Y_add_816_38_g912 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4431 .file_row_col {{rtl/netlist.sv 798 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4432 .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_ifu/ibus_rdata_reg[6]} .file_row_col {{rtl/netlist.sv 778 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4435 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4436 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4437 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4438 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4439 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4440 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4441 .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_ifu/g4442 .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_core/u_rf .file_row_col {{rtl/netlist.sv 301 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66541 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66542 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66543 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66544 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66545 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66546 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66547 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66548 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66549 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66550 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66551 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66552 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66553 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66554 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66555 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66556 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66557 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66558 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66559 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66560 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66561 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66562 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66563 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66564 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66565 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66566 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66567 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66568 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66569 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66570 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66571 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66572 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66573 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66574 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66575 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66576 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66577 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66578 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66579 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66580 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66581 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66582 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66583 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66584 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66585 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66586 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66587 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66588 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66589 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66590 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66591 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66592 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66593 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66594 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66595 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66596 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66597 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66598 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66599 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66600 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66601 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66602 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66603 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66604 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66605 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66606 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66607 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66608 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66609 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66610 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66611 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66612 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66613 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66614 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66615 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66616 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66617 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66618 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66619 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66620 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66621 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66622 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66623 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66624 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66625 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66626 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66627 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66628 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66629 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66630 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66631 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66632 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66633 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66634 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66635 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66636 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66637 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66638 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66639 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66640 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66641 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66642 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66643 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66644 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66645 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66646 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66647 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66648 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66649 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66650 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66651 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66652 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66653 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66654 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66655 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66656 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66657 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66658 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66659 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66660 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66661 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66662 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66663 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66664 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66665 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66666 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66667 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66668 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66669 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66670 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66671 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66672 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66673 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66674 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66675 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66676 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66677 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66678 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66679 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66680 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66681 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66682 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66683 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66684 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66685 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66686 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66687 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66688 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66689 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66690 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66691 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66692 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66693 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66694 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66695 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66696 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66697 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66698 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66699 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66700 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66701 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66702 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66703 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66704 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66705 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66706 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66707 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66708 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66709 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66710 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66711 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66712 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66713 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66714 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66715 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66716 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66717 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66718 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66719 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66720 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66721 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66722 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66723 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66724 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66725 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66726 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66727 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66728 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66729 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66730 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66731 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66732 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66733 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66734 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66735 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66736 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66737 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66738 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66739 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66740 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66741 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66742 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66743 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66744 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66745 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66746 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66747 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66748 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66749 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66750 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66751 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66752 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66753 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66754 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66755 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66756 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66757 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66758 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66759 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66760 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66761 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66762 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66763 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66764 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66765 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66766 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66767 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66768 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66769 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66770 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66771 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66772 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66773 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66774 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66775 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66776 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66777 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66778 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66779 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66780 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66781 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66782 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66783 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66784 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66785 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66786 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66787 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66788 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66789 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66790 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66791 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66792 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66793 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66794 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66795 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66796 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66797 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66798 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66799 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66800 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66801 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66802 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66803 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66804 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66805 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66806 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66807 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66808 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66809 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66810 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66811 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66812 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66813 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66814 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66815 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66816 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66817 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66818 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66819 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66820 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66821 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66822 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66823 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66824 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66825 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66826 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66827 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66828 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66829 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66830 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66831 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66832 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66833 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66834 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66835 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66836 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66837 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66838 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66839 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66840 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66841 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66842 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66843 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66844 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66845 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66846 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66847 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66848 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66849 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66850 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66851 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66852 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66853 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66854 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66855 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66856 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66857 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66858 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66859 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66860 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66861 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66862 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66863 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66864 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66865 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66866 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66867 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66868 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66869 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66870 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66871 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66872 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66873 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66874 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66875 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66876 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66877 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66878 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66879 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66880 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66881 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66882 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66883 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66884 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66885 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66886 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66887 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66888 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66889 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66890 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66891 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66892 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66893 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66894 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66895 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66896 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66897 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66898 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66899 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66900 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66901 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66902 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66903 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66904 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66905 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66906 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66907 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66908 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66909 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66910 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66911 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66912 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66913 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66914 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66915 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66916 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66917 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66918 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66919 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66920 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66921 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66922 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66923 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66924 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66925 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66926 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66927 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66928 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66929 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66930 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66931 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66932 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66933 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66934 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66935 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66936 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66937 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66938 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66939 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66940 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66941 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66942 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66943 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66944 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66945 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66946 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66947 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66948 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66949 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66950 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66951 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66952 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66953 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66954 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66955 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66956 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66957 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66958 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66959 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66960 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66961 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66962 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66963 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66964 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66965 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66966 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66967 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66968 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66969 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66970 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66971 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66972 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66973 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66974 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66975 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66976 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66977 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66978 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66979 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66980 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66981 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66982 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66983 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66984 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66985 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66986 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66987 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66988 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66989 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66990 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66991 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66992 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66993 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66994 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66995 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66996 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66997 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66998 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g66999 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67000 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67001 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67002 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67003 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67004 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67005 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67006 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67007 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67008 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67009 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67010 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67011 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67012 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67013 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67014 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67015 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67016 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67017 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67018 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67019 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67020 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67021 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67022 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67023 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67024 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67025 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67026 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67027 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67028 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67029 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67030 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67031 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67032 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67033 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67034 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67035 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67036 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67037 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67038 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67039 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67040 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67041 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67042 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67043 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67044 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67045 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67046 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67047 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67048 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67049 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67050 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67051 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67052 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67053 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67054 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67055 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67056 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67057 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67058 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67059 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67060 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67061 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67062 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67063 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67064 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67065 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67066 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67067 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67068 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67069 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67070 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67071 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67072 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67073 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67074 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67075 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67076 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67077 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67078 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67079 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67080 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67081 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67082 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67083 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67084 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67085 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67086 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67087 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67088 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67089 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67090 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67091 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67092 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67093 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67094 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67095 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67096 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67097 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67098 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67099 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67100 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67101 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67102 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67103 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67104 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67105 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67106 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67107 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67108 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67109 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67110 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67111 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67112 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67113 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67114 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67115 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67116 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67117 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67118 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67119 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67120 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67121 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67122 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67123 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67124 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67125 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67126 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67127 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67128 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67129 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67130 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67131 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67132 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67133 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67134 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67135 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67136 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67137 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67138 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67139 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67140 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67141 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67142 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67143 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67144 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67145 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67146 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67147 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67148 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67149 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67150 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67151 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67152 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67153 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67154 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67155 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67156 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67157 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67158 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67159 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67160 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67161 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67162 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67163 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67164 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67165 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67166 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67167 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67168 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67169 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67170 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67171 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67172 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67173 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67174 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67175 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67176 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67177 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67178 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67179 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67180 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67181 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67182 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67183 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67184 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67185 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67186 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67187 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67188 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67189 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67190 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67191 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67192 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67193 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67194 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67195 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67196 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67197 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67198 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67199 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67200 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67201 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67202 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67203 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67204 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67205 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67206 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67207 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67208 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67209 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67210 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67211 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67212 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67213 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67214 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67215 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67216 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67217 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67218 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67219 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67220 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67221 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67222 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67223 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67224 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67225 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67226 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67227 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67228 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67229 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67230 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67231 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67232 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67233 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67234 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67235 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67236 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67237 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67238 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67239 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67240 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67241 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67242 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67243 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67244 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67245 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67246 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67247 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67248 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67249 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67250 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67251 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67252 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67253 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67254 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67255 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67256 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67257 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67258 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67259 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67260 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67261 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67262 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67263 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67264 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67265 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67266 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67267 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67268 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67269 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67270 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67271 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67272 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67273 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67274 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67275 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67276 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67277 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67278 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67279 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67280 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67281 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67282 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67283 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67284 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67285 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67286 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67287 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67288 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67289 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67290 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67291 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67292 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67293 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67294 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67295 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67296 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67297 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67298 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67299 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67300 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67301 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67302 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67303 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67304 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67305 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67306 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67307 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67308 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67309 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67310 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67311 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67312 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67313 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67314 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67315 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67316 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67317 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67318 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67319 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67320 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67321 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67322 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67323 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67324 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67325 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67326 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67327 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67328 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67329 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67330 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67331 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67332 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67333 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67334 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67335 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67336 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67337 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67338 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67339 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67340 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67341 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67342 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67343 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67344 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67345 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67346 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67347 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67348 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67349 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67350 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67351 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67352 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67353 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67354 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67355 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67356 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67357 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67358 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67359 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67360 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67361 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67362 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67363 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67364 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67365 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67366 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67367 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67368 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67369 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67370 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67371 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67372 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67373 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67374 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67375 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67376 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67377 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67378 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67379 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67380 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67381 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67382 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67383 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67384 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67385 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67386 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67387 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67388 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67389 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67390 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67391 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67392 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67393 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67394 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67395 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67396 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67397 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67398 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67399 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67400 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67401 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67402 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67403 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67404 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67405 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67406 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67407 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67408 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67409 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67410 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67411 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67412 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67413 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67414 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67415 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67416 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67417 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67418 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67419 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67420 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67421 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67422 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67423 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67424 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67425 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67426 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67427 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67428 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67429 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67430 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67431 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67432 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67433 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67434 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67435 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67436 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67437 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67438 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67439 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67440 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67441 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67442 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67443 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67444 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67445 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67446 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67447 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67448 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67449 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67450 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67451 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67452 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67453 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67454 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67455 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67456 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67457 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67458 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67459 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67460 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67461 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67462 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67463 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67464 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67465 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67466 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67467 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67468 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67469 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67470 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67471 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67472 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67473 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67474 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67475 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67476 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67477 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67478 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67479 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67480 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67481 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67482 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67483 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67484 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67485 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67486 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67487 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67488 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67489 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67490 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67491 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67492 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67493 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67494 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67495 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67496 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67497 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67498 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67499 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67500 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67501 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67502 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67503 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67504 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67505 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67506 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67507 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67508 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67509 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67510 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67511 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67512 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67513 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67514 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67515 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67516 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67517 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67518 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67519 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67520 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67521 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67522 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67523 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67524 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67525 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67526 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67527 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67528 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67529 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67530 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67531 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67532 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67533 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67534 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67535 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67536 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67537 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67538 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67539 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67540 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67541 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67542 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67543 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67544 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67545 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67546 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67547 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67548 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67549 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67550 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67551 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67552 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67553 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67554 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67555 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67556 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67557 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67558 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67559 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67560 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67561 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67562 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67563 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67564 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67565 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67566 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67567 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67568 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67569 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67570 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67571 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67572 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67573 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67574 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67575 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67576 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67577 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67578 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67579 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67580 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67581 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67582 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67583 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67584 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67585 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67586 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67587 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67588 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67589 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67590 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67591 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67592 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67593 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67594 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67595 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67596 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67597 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67598 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67599 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67600 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67601 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67602 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67603 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67604 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67605 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67606 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67607 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67608 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67609 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67610 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67611 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67612 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67613 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67614 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67615 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67616 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67617 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67618 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67619 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67620 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67621 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67622 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67623 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67624 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67625 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67626 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67627 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67628 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67629 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67630 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67631 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67632 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67633 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67634 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67635 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67636 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67637 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67638 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67639 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67640 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67641 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67642 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67643 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67644 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67645 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67646 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67647 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67648 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67649 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67650 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67651 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67652 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67653 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67654 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67655 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67656 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67657 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67658 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67659 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67660 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67661 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67662 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67663 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67664 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67665 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67666 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67667 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67668 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67669 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67670 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67671 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67672 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67673 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67674 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67675 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67676 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67677 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67678 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67679 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67680 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67681 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67682 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67683 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67684 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67685 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67686 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67687 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67688 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67689 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67690 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67691 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67692 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67693 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67694 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67695 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67696 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67697 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67698 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67699 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67700 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67701 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67702 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67703 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67704 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67705 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67706 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67707 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67708 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67709 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67710 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67711 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67712 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67713 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67714 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67715 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67716 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67717 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67718 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67719 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67720 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67721 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67722 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67723 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67724 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67725 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67726 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67727 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67728 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67729 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67730 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67731 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67732 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67733 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67734 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67735 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67736 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67737 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67738 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67739 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67740 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67741 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67742 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67743 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67744 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67745 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67746 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67747 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67748 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67749 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67750 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67751 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67752 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67753 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67754 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67755 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67756 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67757 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67758 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67759 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67760 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67761 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67762 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67763 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67764 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67765 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67766 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67767 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67768 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67769 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67770 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67771 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67772 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67773 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67774 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67775 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67776 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67777 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67778 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67779 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67780 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67781 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67782 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67783 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67784 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67785 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67786 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67787 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67788 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67789 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67790 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67791 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67792 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67793 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67794 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67795 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67796 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67797 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67798 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67799 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67800 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67801 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67802 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67803 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67804 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67805 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67806 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67807 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67808 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67809 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67810 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67811 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67812 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67813 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67814 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67815 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67816 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67817 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67818 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67819 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67820 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67821 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67822 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67823 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67824 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67825 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67826 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67827 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67828 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67829 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67830 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67831 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67832 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67833 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67834 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67835 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67836 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67837 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67838 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67840 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67841 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67842 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67843 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67844 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67845 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67846 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67847 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67848 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67849 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67850 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67852 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67853 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67854 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67855 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67856 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67857 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67858 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67859 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67860 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67861 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67862 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67863 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67864 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67865 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67866 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67867 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67868 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67869 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67870 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67871 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67872 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67873 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67874 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67875 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67876 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67877 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67878 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67879 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67880 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67881 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67882 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67883 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67884 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67885 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67886 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67887 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67888 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67889 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67890 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67891 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67892 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67893 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67894 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67895 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67896 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67897 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67898 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67899 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67900 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67901 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67902 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67903 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67905 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67907 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67908 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67909 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67910 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67911 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67912 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67913 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67914 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67915 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67916 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67918 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67919 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67920 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67921 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67922 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67923 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67924 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67925 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67926 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67927 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67928 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67929 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67931 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67933 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67934 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67935 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67936 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67937 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67938 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[1][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[2][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[3][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[4][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[5][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[6][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[7][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[8][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[9][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[10][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[11][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[12][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[13][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[14][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[15][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[16][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[17][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[18][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[19][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[20][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[21][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[22][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[23][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[24][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[25][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[26][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[27][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[28][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[29][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[30][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][0]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][1]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][2]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][3]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][4]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][5]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][6]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][7]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][8]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][9]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][10]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][11]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][12]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][13]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][14]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][15]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][16]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][17]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][18]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][19]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][20]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][21]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][22]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][23]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][24]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][25]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][26]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][27]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][28]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][29]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][30]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_rf/mem_reg[31][31]} .file_row_col {{rtl/netlist.sv 1062 24}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46040 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46041 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46042 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46043 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46044 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46045 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46046 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46047 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46048 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46049 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46050 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46051 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46052 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46053 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46054 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46055 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46056 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46057 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46058 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46059 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46060 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46061 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46062 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46063 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46064 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46065 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46066 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46067 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46068 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46069 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46070 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46071 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46072 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46073 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46074 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46075 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46076 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46077 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46078 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46079 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46080 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46081 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46082 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46083 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46085 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46086 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46087 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46088 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46090 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46091 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g46092 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g2 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67946 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67947 .file_row_col {{rtl/netlist.sv 1066 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_rf/g67948 .file_row_col {{rtl/netlist.sv 1055 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7665 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7666 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7668 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7669 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7671 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7672 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7674 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7675 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7676 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7677 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7678 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7679 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7680 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7681 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7682 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7683 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7684 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7685 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7686 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7687 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7688 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7689 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7690 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7691 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7692 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7693 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7694 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7695 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7696 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7704 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7705 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7706 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7709 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7710 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7711 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7712 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7713 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7714 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7715 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7716 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7717 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7718 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7722 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7723 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7725 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7726 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7727 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7728 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7729 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7730 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7731 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7732 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7733 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7734 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7735 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7736 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7737 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7738 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7739 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7740 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g7743 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8574 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8575 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8577 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8578 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8581 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8583 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8584 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8585 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8586 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8588 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8589 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8590 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8591 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8597 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8599 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8601 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8603 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8604 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8605 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8606 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8607 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8608 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8609 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8610 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8611 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8612 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8613 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8614 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8615 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8616 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8617 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8618 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8619 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8620 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8621 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8622 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8623 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8624 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8625 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8626 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8627 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8628 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8629 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8630 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8631 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8632 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8633 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8634 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8635 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8636 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8637 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8638 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8639 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8640 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8641 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8643 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8644 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8646 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8647 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8648 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8649 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8650 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8651 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8652 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8653 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8654 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8655 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8656 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8657 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8658 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8659 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8660 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8661 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8662 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8663 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8664 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8665 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8666 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8678 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8679 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8680 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8681 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8682 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8683 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8684 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8685 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8686 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8687 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8688 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8689 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8690 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8691 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8692 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8703 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8704 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8705 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8706 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8707 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8708 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8709 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8710 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8711 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8715 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8716 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8720 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8721 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8722 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8723 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8724 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8728 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8743 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8744 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8745 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g8746 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9305 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9307 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9308 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9309 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9310 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9311 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9312 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9313 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9314 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9322 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9323 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9324 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9325 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9326 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9327 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9328 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9329 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9330 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9331 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9332 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9333 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9334 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9335 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9336 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9337 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9339 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9345 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9347 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9348 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9349 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9350 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9351 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9352 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9353 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9354 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9355 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9356 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9357 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9358 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9359 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9360 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9361 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9362 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9363 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9364 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9365 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9366 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9367 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9368 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9369 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9370 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9371 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9372 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9373 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9374 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9375 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9376 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9377 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9378 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9379 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9380 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9381 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9382 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9383 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9384 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9385 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9386 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9387 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9388 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9389 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9390 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9391 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9392 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9393 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9394 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9395 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9396 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9397 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9398 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9399 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9400 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9401 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9402 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9403 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9404 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9405 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9406 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9407 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9408 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9409 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9410 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9411 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9412 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9413 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9414 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9415 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9416 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9417 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9418 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9419 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9420 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9421 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9423 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9425 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9426 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9427 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9428 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9429 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9430 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9431 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9432 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9433 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9434 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9435 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9436 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9437 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9438 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9439 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9440 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9441 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9442 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9443 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9444 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9445 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9446 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9447 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9448 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9449 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9450 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9451 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9452 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9454 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9455 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9461 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9462 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9463 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9464 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9465 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9466 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9467 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9468 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9469 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9470 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9471 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9472 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9473 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9474 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9475 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9476 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9477 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9478 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9479 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9480 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9481 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9482 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9483 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9484 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9485 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9486 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9487 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9488 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9489 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9490 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9491 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9492 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9493 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9494 .file_row_col {{rtl/netlist.sv 1010 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9495 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9496 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9497 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9498 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9499 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9500 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9501 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9502 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9503 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9504 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9505 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9506 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9507 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9508 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9510 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9511 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9513 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9514 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9515 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9516 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9517 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9518 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9519 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9520 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9521 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9522 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9523 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9524 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9525 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9526 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9527 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9528 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9529 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9530 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9531 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9532 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9533 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9534 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9535 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9536 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9537 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9538 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9539 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9540 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9541 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9542 .file_row_col {{{} 0 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9543 .file_row_col {{{} 0 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9544 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9545 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9546 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9547 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9548 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9549 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9550 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9551 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9552 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9553 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9554 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9555 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9556 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9557 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9558 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9559 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9560 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9561 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9562 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9563 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9564 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9565 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9566 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9567 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9568 .file_row_col {{rtl/netlist.sv 186 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9569 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9570 .file_row_col {{rtl/netlist.sv 185 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9571 .file_row_col {{{} 0 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9572 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9573 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9574 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9575 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[0]} .file_row_col {{rtl/netlist.sv 885 14}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9585 .file_row_col {{rtl/netlist.sv 886 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9586 .file_row_col {{rtl/netlist.sv 886 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9587 .file_row_col {{rtl/netlist.sv 886 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9588 .file_row_col {{rtl/netlist.sv 886 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9589 .file_row_col {{rtl/netlist.sv 886 9}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_core/u_lsu_state_reg[1]} .file_row_col {{rtl/netlist.sv 885 14}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g2 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9595 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9596 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9597 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9598 .file_row_col {{rtl/netlist.sv 1002 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9599 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9600 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9601 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9603 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9604 .file_row_col {{rtl/netlist.sv 345 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9605 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9606 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9607 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9608 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9609 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9610 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9611 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9612 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9613 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9614 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9615 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g867 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g868 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g869 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g870 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g873 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g874 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g875 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g880 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g881 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g882 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g883 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g884 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g885 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g886 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g887 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g888 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g897 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g901 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g911 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g914 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g917 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g918 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g919 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g921 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g927 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g928 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g933 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g934 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g936 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g938 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g939 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g941 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g946 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g947 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g950 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g952 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g953 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g956 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g957 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g958 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g959 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g960 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g963 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g964 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g965 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g967 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g968 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g969 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g970 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g2 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g972 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g973 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g974 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g975 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g3 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g976 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g978 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g979 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g981 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g982 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_182_44_g983 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g867 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g868 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g869 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g875 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g878 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g879 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g880 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g881 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g882 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g883 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g884 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g885 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g897 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g901 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g917 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g918 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g919 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g921 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g923 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g927 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g928 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g929 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g933 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g934 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g936 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g938 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g941 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g946 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g950 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g952 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g959 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g962 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g967 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g968 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g969 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g970 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g971 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g972 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g2 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g973 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g974 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g975 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g976 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g3 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g977 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g978 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g979 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g980 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3926 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3927 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3928 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3929 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3930 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3931 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3932 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3933 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3934 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3935 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3936 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3937 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3938 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3939 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3940 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3941 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3942 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3943 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3944 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3945 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3946 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3947 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3948 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3949 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3950 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3951 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3952 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3953 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3954 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3955 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3956 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3957 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3958 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3959 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3960 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3961 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3962 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3963 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3964 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3965 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3966 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3967 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3968 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3969 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3970 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3971 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3972 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3973 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3974 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3975 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3976 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3977 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3978 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3979 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3980 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3981 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3982 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3983 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3984 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3985 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3986 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3987 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3988 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3989 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3990 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3991 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3992 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3993 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3994 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3995 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3996 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3997 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3998 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g3999 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4000 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4001 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4002 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4003 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4004 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4005 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4006 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4007 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4008 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4009 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4010 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4011 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4012 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4013 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4014 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4015 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4016 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4017 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4018 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4019 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4020 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4021 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4022 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4023 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4024 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4025 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4027 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4028 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4029 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4030 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4031 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4032 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4033 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4034 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4035 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4036 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4037 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4038 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4039 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4040 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4041 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4042 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4044 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4047 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4048 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4049 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4050 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4051 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4052 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4053 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4054 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4055 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4056 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4057 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4058 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4059 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4060 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4061 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4062 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4063 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4064 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4067 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4068 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4069 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4070 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4073 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4074 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g4077 .file_row_col {{rtl/netlist.sv 187 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3928 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3929 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3930 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3931 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3932 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3933 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3934 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3935 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3936 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3937 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3938 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3939 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3940 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3941 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3942 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3943 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3944 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3945 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3946 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3947 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3948 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3949 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3950 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3951 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3952 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3953 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3954 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3955 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3957 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3958 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3959 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3960 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3961 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3962 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3963 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3964 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3965 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3966 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3967 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3968 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3969 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3970 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3971 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3972 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3973 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3974 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3975 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3976 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3977 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3978 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3979 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3980 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3981 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3982 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3983 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3984 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3985 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3986 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3987 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3988 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3989 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3990 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3991 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3992 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3993 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3994 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3995 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3996 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g3997 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4000 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4001 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4002 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4003 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4004 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4005 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4006 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4007 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4008 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4009 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4010 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4011 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4012 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4013 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4014 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4015 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4016 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4017 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4018 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4019 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4020 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4021 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4022 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4023 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4024 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4025 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4028 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4029 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4031 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4032 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4033 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4034 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4035 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4036 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4037 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4038 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4039 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4040 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4041 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4042 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4043 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4045 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4048 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4049 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4050 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4051 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4052 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4053 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4054 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4055 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4056 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4057 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4058 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4059 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4060 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4061 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4062 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4063 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4064 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4065 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4066 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4067 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4068 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4072 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4073 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4077 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4078 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g4079 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_srl_188_27_g2 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g965 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g966 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g967 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g974 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g976 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g980 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g982 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g983 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g984 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g986 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g987 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g988 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g990 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g991 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g993 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g994 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g996 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g997 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g998 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g999 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1000 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1001 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1003 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1004 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1005 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1006 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1008 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1009 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1010 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1011 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1012 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1013 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1014 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1015 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1017 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1019 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1020 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1021 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1022 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1023 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1024 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1025 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1026 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1027 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1028 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1029 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1030 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1031 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1032 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1033 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1034 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1035 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1036 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1037 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1038 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1039 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1041 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1043 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1044 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1056 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1057 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1058 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1059 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1060 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1061 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1062 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1063 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1064 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1065 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1066 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1067 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1068 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1069 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1070 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1071 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1072 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1073 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1074 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1075 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1076 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1077 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1078 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1079 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1080 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1082 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1083 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1085 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1086 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1087 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1088 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1090 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1091 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1092 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1093 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1095 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1096 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1098 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1100 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1101 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1102 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1103 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1104 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1105 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1106 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1107 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1108 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1109 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1110 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1111 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1112 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1113 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1114 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1115 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1116 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1117 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1118 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1119 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1120 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1121 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1122 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1123 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1124 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1126 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1128 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1130 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1131 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1132 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g2 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1133 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1136 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1137 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1138 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1140 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1141 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1142 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1143 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1145 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1146 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1147 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1148 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g1149 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sub_189_27_Y_u_alu_add_181_27_g3 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9617 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9618 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g3 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9619 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9620 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9625 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9628 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9631 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9634 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9637 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9640 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9643 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9646 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9649 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9652 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9655 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9658 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9661 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9664 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/drc_bufs9667 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9697 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9698 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9699 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9704 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9705 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9706 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9709 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9710 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9711 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9712 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9714 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9715 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9716 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9717 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9718 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9719 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9720 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9721 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9722 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9723 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9724 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9725 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9726 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9731 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9732 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9733 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9734 .file_row_col {{rtl/netlist.sv 895 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9735 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9736 .file_row_col {{rtl/netlist.sv 183 35}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9737 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9742 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9743 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9744 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9745 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9746 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9747 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_lt_183_35_g9748 .file_row_col {{rtl/netlist.sv 182 44}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g9749 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g9750 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g9751 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g9752 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g9753 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g9754 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/u_alu_sll_187_27_g9755 .file_row_col {{rtl/netlist.sv 188 27}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_core/g9756 .file_row_col {{rtl/netlist.sv 189 27}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_data_bus_arbiter .file_row_col {{rtl/netlist.sv 5499 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g8959 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g8960 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g8961 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g8962 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g8963 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12981 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12982 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12983 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12984 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12985 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12986 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12987 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12988 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12989 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12990 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12991 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12992 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12993 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12994 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12995 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12996 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12997 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12998 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g12999 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13000 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13001 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13002 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13003 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13004 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13005 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13006 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13007 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13008 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13009 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13010 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13011 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13012 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13013 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13014 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13015 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13016 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13017 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13018 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13019 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13020 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13021 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13022 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13023 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13024 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13025 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13026 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13027 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13028 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13029 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13030 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13031 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13032 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13033 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13034 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13035 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13036 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13037 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13038 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13039 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13040 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13041 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13042 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13043 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13044 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13045 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13046 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13047 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13048 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13049 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13050 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13051 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13052 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13053 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13054 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13055 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13056 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13057 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13058 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13059 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13060 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13061 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13062 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13063 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13064 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13065 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13066 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13067 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13068 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13069 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13070 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13071 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13072 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13073 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13074 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13075 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13076 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13077 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13078 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13079 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13080 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13081 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13082 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13083 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13084 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13085 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13086 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13087 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13088 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13089 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13090 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13091 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13092 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13093 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13094 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13095 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13096 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13097 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13098 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13099 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13100 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13101 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13102 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13103 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13104 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13105 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13106 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13107 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13108 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13109 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13110 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13111 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13112 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13113 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13114 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13115 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13116 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13117 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13118 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13119 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13120 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13121 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13122 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13123 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13124 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13125 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13126 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13127 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13128 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13129 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13130 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13131 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13132 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13133 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13134 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13135 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13136 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13137 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13138 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13139 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13140 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13141 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13142 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13143 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13144 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13145 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13146 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13147 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13148 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13149 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13150 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13151 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13152 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13153 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13154 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13155 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13156 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13157 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13158 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13159 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13160 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13161 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13162 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13163 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13164 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13165 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13166 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13167 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13168 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13169 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13170 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13171 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13172 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13173 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13174 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13175 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13176 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13177 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13178 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13179 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13180 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13181 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13182 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13183 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13184 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13185 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13186 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13187 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13188 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13189 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13190 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13191 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13192 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13193 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13194 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13195 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13196 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13197 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13198 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13199 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13200 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13201 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13202 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13203 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13204 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13205 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13206 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13207 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13208 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13209 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13210 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13211 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13212 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13213 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13214 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13215 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13216 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13217 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13218 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13219 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13220 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13221 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13222 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13223 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13224 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13225 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13226 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13227 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13228 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13229 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13230 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13231 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13232 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13233 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13234 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13235 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13236 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13237 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13238 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13239 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13240 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13241 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13242 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13243 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13244 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13245 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13246 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13247 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13251 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13256 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13259 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13260 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13262 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13265 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13266 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13267 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13268 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13269 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13270 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13271 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13272 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13280 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13282 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13284 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13285 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13286 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13287 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13289 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13290 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13292 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13293 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13294 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13295 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13296 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13298 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13299 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13300 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13301 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13302 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13303 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13305 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13306 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13307 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/state_reg[1]} .file_row_col {{rtl/netlist.sv 6301 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g9359 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g9360 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[15]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[20]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[19]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[12]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[14]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[16]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[17]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[18]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[30]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[31]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g9371 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[25]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[22]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[23]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[24]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[21]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[26]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[27]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[28]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[29]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/requested_addr_reg[13]} .file_row_col {{rtl/netlist.sv 6365 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g9382 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g2 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13318 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13319 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13320 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13322 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13323 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13325 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13326 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_bus_arbiter/g13327 .file_row_col {{rtl/netlist.sv 6340 19}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_data_ram .file_row_col {{rtl/netlist.sv 6658 21}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_data_ram/u_ram .file_row_col {{rtl/netlist.sv 5537 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M .file_row_col {{rtl/netlist.sv 1237 43}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_data_ram/dbus_rvalid_reg .file_row_col {{{} 5553 0}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_uart .file_row_col {{rtl/netlist.sv 6675 13}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator .file_row_col {{rtl/netlist.sv 6045 45}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/rising_edge_reg .file_row_col {{rtl/netlist.sv 5590 34}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1157 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1158 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1159 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1160 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1161 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1162 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1163 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1165 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1166 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1167 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1168 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1169 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1170 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1171 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1172 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1173 .file_row_col {{rtl/netlist.sv 5624 30}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[7]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1139 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[6]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1141 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1142 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[5]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1145 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[4]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1148 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[3]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1151 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[2]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1154 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[1]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/sck_reg .file_row_col {{rtl/netlist.sv 5590 26}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1176 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1177 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[1]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[0]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[2]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[5]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[4]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[3]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[6]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_reg[0]} .file_row_col {{rtl/netlist.sv 5590 20}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1179 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g1180 .file_row_col {{rtl/netlist.sv 5617 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]} .file_row_col {{rtl/netlist.sv 5590 49}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_clock_generator/g2 .file_row_col {{rtl/netlist.sv 5619 28}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver .file_row_col {{rtl/netlist.sv 6069 31}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_valid_reg .file_row_col {{rtl/netlist.sv 5817 37}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g1848 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g1849 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g1850 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g1851 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g1853 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g1854 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[0]} .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[1]} .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]} .file_row_col {{rtl/netlist.sv 5755 25}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[0]} .file_row_col {{rtl/netlist.sv 5755 26}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[1]} .file_row_col {{rtl/netlist.sv 5755 26}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[2]} .file_row_col {{rtl/netlist.sv 5755 26}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/error_reg .file_row_col {{rtl/netlist.sv 5817 29}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[0]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[1]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[2]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[3]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[4]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[5]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[6]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_buffer_reg[7]} .file_row_col {{rtl/netlist.sv 5817 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[0]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[1]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[2]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[3]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[4]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[5]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[6]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/rx_data_reg[7]} .file_row_col {{rtl/netlist.sv 5817 31}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[1]} .file_row_col {{rtl/netlist.sv 5755 18}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2482 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2489 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2490 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2496 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2497 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2498 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2499 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2500 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2501 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2502 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2503 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2504 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2505 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2506 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2507 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2508 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2514 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2515 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2519 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2520 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2521 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2522 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2523 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2524 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2525 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2526 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2527 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2528 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2529 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2530 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2531 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2532 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/g2533 .file_row_col {{rtl/netlist.sv 5847 46}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]} .file_row_col {{rtl/netlist.sv 5755 26}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_receiver/state_reg[0]} .file_row_col {{rtl/netlist.sv 5755 18}}
set_db -quiet hinst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter .file_row_col {{rtl/netlist.sv 6057 37}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g1430 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]} .file_row_col {{rtl/netlist.sv 5908 25}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[1]} .file_row_col {{rtl/netlist.sv 5908 25}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]} .file_row_col {{rtl/netlist.sv 5908 26}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[6]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[5]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/sout_reg .file_row_col {{rtl/netlist.sv 5970 1}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[0]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[3]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[2]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[1]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[4]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2053 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2054 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2055 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[7]} .file_row_col {{rtl/netlist.sv 5970 22}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[2]} .file_row_col {{rtl/netlist.sv 5908 26}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2058 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2059 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2060 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2061 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2062 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[0]} .file_row_col {{rtl/netlist.sv 5908 18}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2065 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/bits_counter_reg[0]} .file_row_col {{rtl/netlist.sv 5908 25}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2069 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2070 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[1]} .file_row_col {{rtl/netlist.sv 5908 26}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2072 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2074 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2075 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2076 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2077 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2078 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2079 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2080 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/edges_counter_reg[0]} .file_row_col {{rtl/netlist.sv 5908 26}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2082 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2083 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2085 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2086 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2087 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2088 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2089 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/g2090 .file_row_col {{rtl/netlist.sv 5985 11}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/u_uart_transmitter/state_reg[1]} .file_row_col {{rtl/netlist.sv 5908 18}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9841 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9842 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9843 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9844 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9845 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9846 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9847 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9848 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9849 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9850 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9851 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g9852 .file_row_col {{rtl/netlist.sv 6095 51}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][data][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][8]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][9]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][10]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][11]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][12]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][13]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][14]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][15]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][16]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][17]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][18]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][19]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][20]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][21]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][22]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cdr][res][23]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][en]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][8]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][9]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][10]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][11]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][12]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][13]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][14]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][15]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][16]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][17]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][18]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][19]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][20]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][21]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][22]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][23]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][24]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][25]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][26]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][27]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][28]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][29]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[cr][res][30]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][8]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][9]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][10]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][11]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][12]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][13]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][14]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][15]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][16]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][17]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][18]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][19]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][20]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][21]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][22]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][23]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][24]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][25]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][26]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][27]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][28]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][res][29]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][rxneie]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[ier][txactie]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][8]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][9]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][10]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][11]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][12]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][13]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][14]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][15]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][16]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][17]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][18]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][19]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][20]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][21]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][22]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][23]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][24]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][25]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][26]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][27]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][28]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][res][29]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][rxnef]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[isr][txactf]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][data][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][8]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][9]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][10]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][11]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][12]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][13]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][14]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][15]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][16]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][17]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][18]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][19]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][20]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][21]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][22]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[rdr][res][23]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][8]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][9]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][10]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][11]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][12]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][13]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][14]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][15]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][16]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][17]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][18]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][19]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][20]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][21]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][22]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][23]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][24]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][25]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][26]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][27]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][res][28]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxerr]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][rxne]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][data][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][0]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][1]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][2]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][3]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][4]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][5]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][6]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][7]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][8]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][9]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][10]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][11]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][12]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][13]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][14]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][15]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][16]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][17]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][18]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][19]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][20]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][21]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][22]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[tdr][res][23]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[0]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[1]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[2]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[3]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[4]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[5]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[6]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[7]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[8]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[9]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[10]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[11]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[12]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[13]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[14]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[15]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[16]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[17]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[18]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[19]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[20]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[21]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[22]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[23]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[24]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[25]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[26]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[27]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[28]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[29]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[30]} .file_row_col {{{} 6173 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/dbus_rdata_reg[31]} .file_row_col {{{} 6173 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16675 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16692 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16693 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16694 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16695 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16696 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16697 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16698 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16699 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16700 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16701 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16702 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16703 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16704 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16705 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16706 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16707 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16709 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16710 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16711 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16712 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16713 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16714 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16715 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16716 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16717 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16718 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16719 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16720 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16721 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16722 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16723 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16724 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16725 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16726 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16727 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16728 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16729 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16730 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16731 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16732 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16733 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16734 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16735 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16736 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16737 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16738 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16739 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16740 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16741 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16742 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16743 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16744 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16745 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16746 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16747 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16748 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16749 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16750 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16751 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16752 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16753 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16754 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16755 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16756 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16757 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16758 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16759 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16760 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16761 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16762 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16763 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16764 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16765 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16766 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16767 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16768 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16769 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16770 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16771 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16772 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16773 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16774 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16775 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16776 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16777 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16778 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16779 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16780 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16781 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16782 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16783 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16784 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16792 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16796 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16797 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16798 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16799 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16800 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16801 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16802 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16803 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16804 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16805 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16806 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16807 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16808 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16809 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16810 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16811 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16812 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16813 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16814 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16815 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16816 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16817 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16818 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16819 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16820 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16821 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16822 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16823 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16824 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16825 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16826 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16827 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16828 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16829 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16830 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16831 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16832 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16833 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16834 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16835 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16836 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16837 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16838 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16839 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16840 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16841 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16842 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16843 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16844 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16845 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16846 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16847 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16848 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16849 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16850 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16851 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16852 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16853 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16854 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16855 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16856 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16857 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16858 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16859 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16860 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16861 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16862 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16863 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16864 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16865 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16916 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16917 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16918 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16919 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16920 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16921 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16922 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16923 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16924 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16925 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g16998 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17024 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17025 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17026 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17027 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17028 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17029 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17080 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17095 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17096 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17097 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17098 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17099 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17100 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17101 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17102 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17103 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17105 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17106 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17107 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17108 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17109 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17111 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17112 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g17113 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/clk_divider_valid_reg .file_row_col {{rtl/netlist.sv 6126 23}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/tx_data_valid_reg .file_row_col {{rtl/netlist.sv 6126 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/dbus_rvalid_reg .file_row_col {{{} 6119 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_uart/csr_reg[sr][txact]} .file_row_col {{rtl/netlist.sv 6126 16}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_uart/g2 .file_row_col {{rtl/netlist.sv 6174 9}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g2613 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g2614 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g2615 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g2616 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g2617 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3621 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3622 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3623 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3624 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3625 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3626 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3627 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3628 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3629 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3630 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3631 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3632 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3634 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3635 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3636 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3637 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3638 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3639 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3640 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3641 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3642 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3643 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3644 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3645 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3646 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3647 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3648 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3649 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3650 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3651 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3652 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3653 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3654 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3655 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3656 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3657 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3658 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3659 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3660 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3661 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3662 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3663 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3664 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3665 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3666 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3667 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3668 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3669 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3670 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3671 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3672 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3673 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3674 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3675 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3676 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3677 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3678 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3679 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3680 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3681 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3682 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3683 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3684 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3685 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3686 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3687 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3688 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3689 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3690 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3691 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3692 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3693 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3694 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3695 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3696 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3697 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3698 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3699 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3700 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3701 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3702 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3703 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3704 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3006 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3007 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3010 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3014 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3015 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3020 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3021 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3022 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3023 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3026 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3027 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3028 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3029 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3030 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3033 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_ibus_rvalid_reg .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_ibus_rvalid_reg .file_row_col {{{} 5480 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][0]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][1]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][2]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][3]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][4]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][5]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][6]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][7]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][8]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][9]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][10]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][11]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][12]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][13]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][14]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][15]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][16]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][17]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][18]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][19]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][20]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][21]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][22]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][23]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][24]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][25]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][26]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][27]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][28]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][29]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][30]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[odr][31]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[0]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[1]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[2]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[3]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[4]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[5]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[6]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[7]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[8]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[9]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[10]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[11]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[12]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[13]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[14]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[15]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[16]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[17]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[18]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[19]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[20]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[21]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[22]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[23]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[24]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[25]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[26]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[27]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[28]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[29]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[30]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rdata_reg[31]} .file_row_col {{{} 1184 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[0]} .file_row_col {{rtl/netlist.sv 6507 42}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_instr_bus_arbiter_responding_slave_reg[1]} .file_row_col {{rtl/netlist.sv 6507 42}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3930 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3931 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3932 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3933 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3946 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3947 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3948 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3949 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3950 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3951 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3952 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3953 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3954 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3955 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3956 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3957 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3958 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3959 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3960 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3961 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3962 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3963 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3964 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3965 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3966 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3967 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3968 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3969 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3970 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3971 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3972 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3973 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3974 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3975 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3976 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3977 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3978 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3982 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3983 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3986 .file_row_col {{{} 5480 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rvalid_reg .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_code_ram_dbus_rvalid_reg .file_row_col {{{} 5480 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/u_gpio_dbus_rvalid_reg .file_row_col {{{} 1157 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[27]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][3]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[1]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[2]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[3]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[31]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[4]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[5]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[6]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[0]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[7]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[8]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[9]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[10]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[11]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[12]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[13]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[19]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[24]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[15]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[16]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[17]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[18]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[20]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[21]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[22]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[23]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[14]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[25]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[26]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[28]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[29]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_boot_rom_dbus_rdata_reg[30]} .file_row_col {{{} 5401 0}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][0]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][1]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet {inst:mtm_riscv_chip/u_soc/u_gpio_csr_reg[idr][2]} .file_row_col {{rtl/netlist.sv 1164 15}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g2 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3995 .file_row_col {{{} 5401 0}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3996 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3997 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3998 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g3999 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g4000 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g4001 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g4002 .file_row_col {{rtl/netlist.sv 1189 19}}
set_db -quiet inst:mtm_riscv_chip/u_soc/g4003 .file_row_col {{rtl/netlist.sv 1189 19}}
# there is no file_row_col attribute information available
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.11-s087_1
## flowkit v19.10-s009_1
## Written on 20:28:34 12-Sep 2023
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid e4c6874c-0519-4e35-a7e8-bf298133338e}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

