This report describes the implementation of an optimized pipelined processor
with the MIPS instruction set. The processor is tested both on a computer and an
FPGA with programs written in assembly, and shown to work well.
