Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 27 16:54:24 2025
| Host         : lab20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.669        0.000                      0                20387        0.037        0.000                      0                20387        3.000        0.000                       0                  4338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0        0.669        0.000                      0                20387        0.037        0.000                      0                20387        3.750        0.000                       0                  4334  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 4.657ns (50.155%)  route 4.628ns (49.845%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.633    -0.907    design_1_i/calc_0/inst/ap_clk
    SLICE_X50Y98         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/Q
                         net (fo=140, routed)         1.419     1.030    design_1_i/calc_0/inst/mul_ln20_57_fu_1290_p2__1[2]
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.154 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[3]_i_15/O
                         net (fo=1, routed)           0.612     1.766    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[3]_i_15_n_1
    SLICE_X38Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.162 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.162    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[3]_i_10_n_1
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.485 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_13/O[1]
                         net (fo=2, routed)           0.579     3.064    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_13_n_7
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.306     3.370 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[11]_i_16/O
                         net (fo=1, routed)           0.000     3.370    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[11]_i_16_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.950 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_11/O[2]
                         net (fo=2, routed)           0.760     4.710    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_11_n_6
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.298     5.008 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[7]_i_3/O
                         net (fo=2, routed)           0.628     5.636    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[7]_i_3_n_1
    SLICE_X34Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     6.235 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[7]_i_2_n_1
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.558 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.631     7.188    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_2_n_7
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     8.044 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_1_n_1
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.378 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.378    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]_i_1_n_7
    SLICE_X32Y97         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.521     8.501    design_1_i/calc_0/inst/ap_clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[13]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.062     9.048    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[13]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 2.578ns (28.646%)  route 6.421ns (71.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 8.750 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.672    -0.868    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/ap_clk
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     1.586 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/DOADO[31]
                         net (fo=92, routed)          5.566     7.152    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/DOADO[31]
    SLICE_X10Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.276 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/mul_ln20_16_fu_1215_p2_i_2/O
                         net (fo=10, routed)          0.855     8.131    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U_n_416
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.771     8.750    design_1_i/calc_0/inst/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/CLK
                         clock pessimism              0.487     9.237    
                         clock uncertainty           -0.074     9.163    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362     8.801    design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 2.578ns (28.646%)  route 6.421ns (71.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 8.750 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.672    -0.868    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/ap_clk
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     1.586 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/DOADO[31]
                         net (fo=92, routed)          5.566     7.152    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/DOADO[31]
    SLICE_X10Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.276 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/mul_ln20_16_fu_1215_p2_i_2/O
                         net (fo=10, routed)          0.855     8.131    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U_n_416
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.771     8.750    design_1_i/calc_0/inst/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/CLK
                         clock pessimism              0.487     9.237    
                         clock uncertainty           -0.074     9.163    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362     8.801    design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.578ns (28.962%)  route 6.323ns (71.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 8.752 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.672    -0.868    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/ap_clk
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     1.586 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/DOADO[31]
                         net (fo=92, routed)          5.222     6.808    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/DOADO[31]
    SLICE_X11Y151        LUT3 (Prop_lut3_I0_O)        0.124     6.932 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/mul_ln20_30_fu_1626_p2_i_1/O
                         net (fo=10, routed)          1.101     8.033    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U_n_376
    DSP48_X0Y64          DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.773     8.752    design_1_i/calc_0/inst/ap_clk
    DSP48_X0Y64          DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2/CLK
                         clock pessimism              0.480     9.233    
                         clock uncertainty           -0.074     9.158    
    DSP48_X0Y64          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     8.796    design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.578ns (28.962%)  route 6.323ns (71.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 8.752 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.672    -0.868    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/ap_clk
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     1.586 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/DOADO[31]
                         net (fo=92, routed)          5.222     6.808    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/DOADO[31]
    SLICE_X11Y151        LUT3 (Prop_lut3_I0_O)        0.124     6.932 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/mul_ln20_30_fu_1626_p2_i_1/O
                         net (fo=10, routed)          1.101     8.033    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U_n_376
    DSP48_X0Y64          DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.773     8.752    design_1_i/calc_0/inst/ap_clk
    DSP48_X0Y64          DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2/CLK
                         clock pessimism              0.480     9.233    
                         clock uncertainty           -0.074     9.158    
    DSP48_X0Y64          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     8.796    design_1_i/calc_0/inst/mul_ln20_29_fu_1574_p2
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 4.562ns (49.640%)  route 4.628ns (50.360%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.633    -0.907    design_1_i/calc_0/inst/ap_clk
    SLICE_X50Y98         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/Q
                         net (fo=140, routed)         1.419     1.030    design_1_i/calc_0/inst/mul_ln20_57_fu_1290_p2__1[2]
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.154 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[3]_i_15/O
                         net (fo=1, routed)           0.612     1.766    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[3]_i_15_n_1
    SLICE_X38Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.162 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.162    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[3]_i_10_n_1
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.485 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_13/O[1]
                         net (fo=2, routed)           0.579     3.064    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_13_n_7
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.306     3.370 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[11]_i_16/O
                         net (fo=1, routed)           0.000     3.370    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[11]_i_16_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.950 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_11/O[2]
                         net (fo=2, routed)           0.760     4.710    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_11_n_6
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.298     5.008 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[7]_i_3/O
                         net (fo=2, routed)           0.628     5.636    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[7]_i_3_n_1
    SLICE_X34Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     6.235 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[7]_i_2_n_1
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.558 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.631     7.188    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_2_n_7
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     8.044 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_1_n_1
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.283 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.283    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]_i_1_n_6
    SLICE_X32Y97         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.521     8.501    design_1_i/calc_0/inst/ap_clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.062     9.048    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.578ns (28.998%)  route 6.312ns (71.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 8.750 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.672    -0.868    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/ap_clk
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     1.586 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/DOADO[31]
                         net (fo=92, routed)          5.566     7.152    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/DOADO[31]
    SLICE_X10Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.276 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/mul_ln20_16_fu_1215_p2_i_2/O
                         net (fo=10, routed)          0.746     8.022    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U_n_416
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.771     8.750    design_1_i/calc_0/inst/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/CLK
                         clock pessimism              0.487     9.237    
                         clock uncertainty           -0.074     9.163    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     8.801    design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.578ns (28.998%)  route 6.312ns (71.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 8.750 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.672    -0.868    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/ap_clk
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     1.586 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg/DOADO[31]
                         net (fo=92, routed)          5.566     7.152    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/DOADO[31]
    SLICE_X10Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.276 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_B/mul_ln20_16_fu_1215_p2_i_2/O
                         net (fo=10, routed)          0.746     8.022    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U_n_416
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.771     8.750    design_1_i/calc_0/inst/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2/CLK
                         clock pessimism              0.487     9.237    
                         clock uncertainty           -0.074     9.163    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     8.801    design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 4.546ns (49.552%)  route 4.628ns (50.448%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.633    -0.907    design_1_i/calc_0/inst/ap_clk
    SLICE_X50Y98         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/calc_0/inst/mul_ln20_6_fu_1599_p2[-1111111109]/Q
                         net (fo=140, routed)         1.419     1.030    design_1_i/calc_0/inst/mul_ln20_57_fu_1290_p2__1[2]
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.154 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[3]_i_15/O
                         net (fo=1, routed)           0.612     1.766    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[3]_i_15_n_1
    SLICE_X38Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.162 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.162    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[3]_i_10_n_1
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.485 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_13/O[1]
                         net (fo=2, routed)           0.579     3.064    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_13_n_7
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.306     3.370 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[11]_i_16/O
                         net (fo=1, routed)           0.000     3.370    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[11]_i_16_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.950 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_11/O[2]
                         net (fo=2, routed)           0.760     4.710    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_11_n_6
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.298     5.008 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638[7]_i_3/O
                         net (fo=2, routed)           0.628     5.636    design_1_i/calc_0/inst/mul_ln20_8_reg_2638[7]_i_3_n_1
    SLICE_X34Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     6.235 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[7]_i_2_n_1
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.558 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.631     7.188    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_2_n_7
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     8.044 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[11]_i_1_n_1
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.267 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.267    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[14]_i_1_n_8
    SLICE_X32Y97         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.521     8.501    design_1_i/calc_0/inst/ap_clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[12]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.062     9.048    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[12]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 2.578ns (29.272%)  route 6.229ns (70.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 8.755 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.657    -0.883    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_A/ap_clk
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.571 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg/DOADO[5]
                         net (fo=5, routed)           1.787     3.358    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_A/DOADO[5]
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.124     3.482 r  design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U/int_A/mul_ln20_18_fu_1323_p2_i_10/O
                         net (fo=32, routed)          4.442     7.924    design_1_i/calc_0/inst/calc_AXILiteS_s_axi_U_n_221
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        1.776     8.755    design_1_i/calc_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2__0/CLK
                         clock pessimism              0.487     9.242    
                         clock uncertainty           -0.074     9.168    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     8.718    design_1_i/calc_0/inst/mul_ln20_16_fu_1215_p2__0
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  0.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.395ns (79.877%)  route 0.100ns (20.123%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.567    -0.597    design_1_i/calc_0/inst/ap_clk
    SLICE_X28Y149        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/Q
                         net (fo=3, routed)           0.099    -0.357    design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0_n_1
    SLICE_X29Y149        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8_n_1
    SLICE_X29Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.157 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.157    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1_n_1
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.103 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/calc_0/inst/add_ln20_27_fu_1762_p2[16]
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.924    -0.749    design_1_i/calc_0/inst/ap_clk
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[16]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X29Y150        FDRE (Hold_fdre_C_D)         0.105    -0.140    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[16]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.406ns (80.315%)  route 0.100ns (19.685%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.567    -0.597    design_1_i/calc_0/inst/ap_clk
    SLICE_X28Y149        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/Q
                         net (fo=3, routed)           0.099    -0.357    design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0_n_1
    SLICE_X29Y149        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8_n_1
    SLICE_X29Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.157 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.157    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1_n_1
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.092 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.092    design_1_i/calc_0/inst/add_ln20_27_fu_1762_p2[18]
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.924    -0.749    design_1_i/calc_0/inst/ap_clk
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[18]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X29Y150        FDRE (Hold_fdre_C_D)         0.105    -0.140    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[18]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.331ns (65.408%)  route 0.175ns (34.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.561    -0.603    design_1_i/calc_0/inst/ap_clk
    SLICE_X60Y149        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0/Q
                         net (fo=2, routed)           0.174    -0.265    design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0_n_1
    SLICE_X59Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.152 r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.151    design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[15]_i_1_n_1
    SLICE_X59Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.097 r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/calc_0/inst/add_ln20_21_fu_1337_p2[16]
    SLICE_X59Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.918    -0.755    design_1_i/calc_0/inst/ap_clk
    SLICE_X59Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[16]/C
                         clock pessimism              0.504    -0.251    
    SLICE_X59Y150        FDRE (Hold_fdre_C_D)         0.105    -0.146    design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[16]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.342ns (66.144%)  route 0.175ns (33.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.561    -0.603    design_1_i/calc_0/inst/ap_clk
    SLICE_X60Y149        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0/Q
                         net (fo=2, routed)           0.174    -0.265    design_1_i/calc_0/inst/mul_ln20_25_reg_2698_reg[15]__0_n_1
    SLICE_X59Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.152 r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.151    design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[15]_i_1_n_1
    SLICE_X59Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.086 r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    design_1_i/calc_0/inst/add_ln20_21_fu_1337_p2[18]
    SLICE_X59Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.918    -0.755    design_1_i/calc_0/inst/ap_clk
    SLICE_X59Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[18]/C
                         clock pessimism              0.504    -0.251    
    SLICE_X59Y150        FDRE (Hold_fdre_C_D)         0.105    -0.146    design_1_i/calc_0/inst/add_ln20_21_reg_2768_reg[18]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/ap_CS_fsm_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/ap_CS_fsm_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.277%)  route 0.259ns (64.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.559    -0.605    design_1_i/calc_0/inst/ap_clk
    SLICE_X55Y102        FDRE                                         r  design_1_i/calc_0/inst/ap_CS_fsm_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/calc_0/inst/ap_CS_fsm_reg[46]/Q
                         net (fo=10, routed)          0.259    -0.205    design_1_i/calc_0/inst/ap_CS_fsm_state47
    SLICE_X48Y103        FDRE                                         r  design_1_i/calc_0/inst/ap_CS_fsm_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.831    -0.842    design_1_i/calc_0/inst/ap_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/calc_0/inst/ap_CS_fsm_reg[47]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.070    -0.268    design_1_i/calc_0/inst/ap_CS_fsm_reg[47]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_7_reg_2748_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.251ns (56.060%)  route 0.197ns (43.940%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.566    -0.598    design_1_i/calc_0/inst/ap_clk
    SLICE_X32Y101        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[9]__0/Q
                         net (fo=1, routed)           0.197    -0.260    design_1_i/calc_0/inst/mul_ln20_8_reg_2638_reg[9]__0_n_1
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.215 r  design_1_i/calc_0/inst/add_ln20_7_reg_2748[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/calc_0/inst/add_ln20_7_reg_2748[11]_i_4_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.150 r  design_1_i/calc_0/inst/add_ln20_7_reg_2748_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.150    design_1_i/calc_0/inst/add_ln20_7_fu_1319_p2[9]
    SLICE_X28Y98         FDRE                                         r  design_1_i/calc_0/inst/add_ln20_7_reg_2748_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.843    -0.830    design_1_i/calc_0/inst/ap_clk
    SLICE_X28Y98         FDRE                                         r  design_1_i/calc_0/inst/add_ln20_7_reg_2748_reg[9]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.105    -0.216    design_1_i/calc_0/inst/add_ln20_7_reg_2748_reg[9]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.431ns (81.243%)  route 0.100ns (18.757%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.567    -0.597    design_1_i/calc_0/inst/ap_clk
    SLICE_X28Y149        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/Q
                         net (fo=3, routed)           0.099    -0.357    design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0_n_1
    SLICE_X29Y149        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8_n_1
    SLICE_X29Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.157 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.157    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1_n_1
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.067 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.067    design_1_i/calc_0/inst/add_ln20_27_fu_1762_p2[17]
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.924    -0.749    design_1_i/calc_0/inst/ap_clk
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[17]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X29Y150        FDRE (Hold_fdre_C_D)         0.105    -0.140    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[17]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.431ns (81.243%)  route 0.100ns (18.757%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.567    -0.597    design_1_i/calc_0/inst/ap_clk
    SLICE_X28Y149        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/Q
                         net (fo=3, routed)           0.099    -0.357    design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0_n_1
    SLICE_X29Y149        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8_n_1
    SLICE_X29Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.157 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.157    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1_n_1
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.067 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.067    design_1_i/calc_0/inst/add_ln20_27_fu_1762_p2[19]
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.924    -0.749    design_1_i/calc_0/inst/ap_clk
    SLICE_X29Y150        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X29Y150        FDRE (Hold_fdre_C_D)         0.105    -0.140    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.434ns (81.348%)  route 0.100ns (18.652%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.567    -0.597    design_1_i/calc_0/inst/ap_clk
    SLICE_X28Y149        FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0/Q
                         net (fo=3, routed)           0.099    -0.357    design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg[12]__0_n_1
    SLICE_X29Y149        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/calc_0/inst/add_ln20_27_reg_3138[15]_i_8_n_1
    SLICE_X29Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.157 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.157    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[15]_i_1_n_1
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.118 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[19]_i_1_n_1
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    design_1_i/calc_0/inst/add_ln20_27_fu_1762_p2[20]
    SLICE_X29Y151        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.924    -0.749    design_1_i/calc_0/inst/ap_clk
    SLICE_X29Y151        FDRE                                         r  design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[20]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X29Y151        FDRE (Hold_fdre_C_D)         0.105    -0.140    design_1_i/calc_0/inst/add_ln20_27_reg_3138_reg[20]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/calc_0/inst/mul_ln20_37_reg_2983_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/calc_0/inst/add_ln20_31_reg_3048_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.249ns (54.673%)  route 0.206ns (45.327%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.630    -0.534    design_1_i/calc_0/inst/ap_clk
    SLICE_X52Y43         FDRE                                         r  design_1_i/calc_0/inst/mul_ln20_37_reg_2983_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/calc_0/inst/mul_ln20_37_reg_2983_reg[15]__0/Q
                         net (fo=2, routed)           0.206    -0.186    design_1_i/calc_0/inst/mul_ln20_37_reg_2983_reg[15]__0_n_1
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.045    -0.141 r  design_1_i/calc_0/inst/add_ln20_31_reg_3048[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/calc_0/inst/add_ln20_31_reg_3048[15]_i_2_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.078 r  design_1_i/calc_0/inst/add_ln20_31_reg_3048_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/calc_0/inst/add_ln20_31_fu_1640_p2[15]
    SLICE_X44Y43         FDRE                                         r  design_1_i/calc_0/inst/add_ln20_31_reg_3048_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4396, routed)        0.909    -0.764    design_1_i/calc_0/inst/ap_clk
    SLICE_X44Y43         FDRE                                         r  design_1_i/calc_0/inst/add_ln20_31_reg_3048_reg[15]/C
                         clock pessimism              0.501    -0.264    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.159    design_1_i/calc_0/inst/add_ln20_31_reg_3048_reg[15]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y55      design_1_i/calc_0/inst/mul_ln20_13_reg_2968_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y11      design_1_i/calc_0/inst/mul_ln20_17_reg_2693_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14      design_1_i/calc_0/inst/mul_ln20_20_reg_2893_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y62      design_1_i/calc_0/inst/mul_ln20_24_reg_2648_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y68      design_1_i/calc_0/inst/mul_ln20_28_reg_2903_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y59      design_1_i/calc_0/inst/mul_ln20_31_reg_3098_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y23      design_1_i/calc_0/inst/mul_ln20_35_reg_2843_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y21      design_1_i/calc_0/inst/mul_ln20_39_reg_3103_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y51      design_1_i/calc_0/inst/mul_ln20_42_reg_2783_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y54      design_1_i/calc_0/inst/mul_ln20_46_reg_3053_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y66     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y66     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y66     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y66     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



