{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674195265887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674195265887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 15:14:25 2023 " "Processing started: Fri Jan 20 15:14:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674195265887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674195265887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674195265887 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674195266120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsekey.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsekey.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseKey " "Found entity 1: pulseKey" {  } { { "pulseKey.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/pulseKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674195266154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674195266154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEYPULSE keyPulse lab3.v(6) " "Verilog HDL Declaration information at lab3.v(6): object \"KEYPULSE\" differs only in case from object \"keyPulse\" in the same scope" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674195266155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out lab3.v(5) " "Verilog HDL Declaration information at lab3.v(5): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674195266156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674195266156 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674195266156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674195266156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG " "Found entity 1: SEG" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674195266158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674195266158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674195266181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 lab3.v(26) " "Verilog HDL assignment warning at lab3.v(26): truncated value with size 4 to match size of target (3)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674195266182 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseKey pulseKey:i_pulseKey " "Elaborating entity \"pulseKey\" for hierarchy \"pulseKey:i_pulseKey\"" {  } { { "lab3.v" "i_pulseKey" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674195266188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:i_fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:i_fsm\"" {  } { { "lab3.v" "i_fsm" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674195266190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG SEG:i_seg " "Elaborating entity \"SEG\" for hierarchy \"SEG:i_seg\"" {  } { { "lab3.v" "i_seg" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674195266195 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(33) " "Verilog HDL Always Construct warning at 7SEG.v(33): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674195266196 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(56) " "Verilog HDL Always Construct warning at 7SEG.v(56): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674195266196 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(79) " "Verilog HDL Always Construct warning at 7SEG.v(79): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(102) " "Verilog HDL Always Construct warning at 7SEG.v(102): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "7SEG.v(28) " "Verilog HDL Case Statement warning at 7SEG.v(28): incomplete case statement has no default case item" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX0_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX1_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX2_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX3_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266197 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266198 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266198 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266198 "|lab3|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674195266198 "|lab3|SEG:i_seg"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out\[3\] " "Net \"out\[3\]\" is missing source, defaulting to GND" {  } { { "lab3.v" "out\[3\]" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1674195266208 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1674195266208 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out\[3\] " "Net \"out\[3\]\" is missing source, defaulting to GND" {  } { { "lab3.v" "out\[3\]" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1674195266209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1674195266209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[0\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674195266219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[1\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674195266219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[2\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674195266219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[3\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674195266219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[4\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674195266219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[5\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674195266219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[6\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674195266219 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1674195266427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674195266507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1674195266570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1674195266585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674195266663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674195266663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674195266695 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674195266695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674195266695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674195266695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674195266710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 15:14:26 2023 " "Processing ended: Fri Jan 20 15:14:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674195266710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674195266710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674195266710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674195266710 ""}
