\hypertarget{stm32f4xx__hal__rcc_8h}{}\doxysection{C\+:/\+Users/dayton.flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 4/\+Code4/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/stm32f4xx\+\_\+hal\+\_\+rcc.h File Reference}
\label{stm32f4xx__hal__rcc_8h}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_rcc.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_rcc.h}}


Header file of RCC HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC PLL configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC System, AHB and APB busses clock configuration structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries RCC\+\_\+\+OFFSET}~(RCC\+\_\+\+BASE -\/ \mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+OFFSET}~(RCC\+\_\+\+OFFSET + 0x00)
\item 
\#define {\bfseries HSION\+\_\+\+Bit\+Number}~0x00
\item 
\#define {\bfseries CR\+\_\+\+HSION\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+CR\+\_\+\+OFFSET $\ast$ 32) + (HSION\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries CSSON\+\_\+\+Bit\+Number}~0x13
\item 
\#define {\bfseries CR\+\_\+\+CSSON\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+CR\+\_\+\+OFFSET $\ast$ 32) + (CSSON\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries PLLON\+\_\+\+Bit\+Number}~0x18
\item 
\#define {\bfseries CR\+\_\+\+PLLON\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+CR\+\_\+\+OFFSET $\ast$ 32) + (PLLON\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries PLLI2\+SON\+\_\+\+Bit\+Number}~0x1A
\item 
\#define {\bfseries CR\+\_\+\+PLLI2\+SON\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+CR\+\_\+\+OFFSET $\ast$ 32) + (PLLI2\+SON\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+OFFSET}~(RCC\+\_\+\+OFFSET + 0x08)
\item 
\#define {\bfseries I2\+SSRC\+\_\+\+Bit\+Number}~0x17
\item 
\#define {\bfseries CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+CFGR\+\_\+\+OFFSET $\ast$ 32) + (I2\+SSRC\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+OFFSET}~(RCC\+\_\+\+OFFSET + 0x70)
\item 
\#define {\bfseries RTCEN\+\_\+\+Bit\+Number}~0x0F
\item 
\#define {\bfseries BDCR\+\_\+\+RTCEN\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+BDCR\+\_\+\+OFFSET $\ast$ 32) + (RTCEN\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries BDRST\+\_\+\+Bit\+Number}~0x10
\item 
\#define {\bfseries BDCR\+\_\+\+BDRST\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+BDCR\+\_\+\+OFFSET $\ast$ 32) + (BDRST\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+OFFSET}~(RCC\+\_\+\+OFFSET + 0x74)
\item 
\#define {\bfseries LSION\+\_\+\+Bit\+Number}~0x00
\item 
\#define {\bfseries CSR\+\_\+\+LSION\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (RCC\+\_\+\+CSR\+\_\+\+OFFSET $\ast$ 32) + (LSION\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40023802)
\item 
\#define {\bfseries CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}~((uint32\+\_\+t)(RCC\+\_\+\+BASE + 0x0C + 0x01))
\item 
\#define {\bfseries CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)(RCC\+\_\+\+BASE + 0x0C + 0x02))
\item 
\#define {\bfseries BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + RCC\+\_\+\+BDCR\+\_\+\+OFFSET)
\item 
\#define {\bfseries DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)100)
\item 
\#define {\bfseries LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)500)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSI}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSI}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+OSCILLATORTYPE}(OSCILLATOR)~((OSCILLATOR) $<$= 15)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+BYPASS}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga287bbcafd73d07ec915c2f793301908a}{IS\+\_\+\+RCC\+\_\+\+HSE}}(HSE)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+BYPASS}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\+\_\+\+RCC\+\_\+\+LSE}}(LSE)
\item 
\#define {\bfseries RCC\+\_\+\+HSI\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+HSI\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+HSI}(HSI)~(((HSI) == RCC\+\_\+\+HSI\+\_\+\+OFF) $\vert$$\vert$ ((HSI) == RCC\+\_\+\+HSI\+\_\+\+ON))
\item 
\#define {\bfseries RCC\+\_\+\+LSI\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+LSI\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+LSI}(LSI)~(((LSI) == RCC\+\_\+\+LSI\+\_\+\+OFF) $\vert$$\vert$ ((LSI) == RCC\+\_\+\+LSI\+\_\+\+ON))
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+NONE}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+OFF}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+ON}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLL}(PLL)~(((PLL) == RCC\+\_\+\+PLL\+\_\+\+NONE) $\vert$$\vert$((PLL) == RCC\+\_\+\+PLL\+\_\+\+OFF) $\vert$$\vert$ ((PLL) == RCC\+\_\+\+PLL\+\_\+\+ON))
\item 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV2}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV6}~((uint32\+\_\+t)0x00000006)
\item 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV8}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI
\item 
\#define {\bfseries RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gae1aef66aae2c0374be3c7c62d389282f}{IS\+\_\+\+RCC\+\_\+\+PLLSOURCE}}(SOURCE)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 63)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}(VALUE)~(((VALUE) == 2) $\vert$$\vert$ ((VALUE) == 4) $\vert$$\vert$ ((VALUE) == 6) $\vert$$\vert$ ((VALUE) == 8))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}(VALUE)~((4 $<$= (VALUE)) \&\& ((VALUE) $<$= 15))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLI2\+SN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLI2\+SR\+\_\+\+VALUE}(VALUE)~((2 $<$= (VALUE)) \&\& ((VALUE) $<$= 7))
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK2}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CLOCKTYPE}(CLK)~((1 $<$= (CLK)) \&\& ((CLK) $<$= 15))
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga0797bfc445903525324cbd06a6cebbd2}{IS\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(HCLK)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gab70f1257ea47c1da4def8e351af4d9f2}{IS\+\_\+\+RCC\+\_\+\+PCLK}}(PCLK)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV2}~((uint32\+\_\+t)0x00020300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV3}~((uint32\+\_\+t)0x00030300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV4}~((uint32\+\_\+t)0x00040300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV5}~((uint32\+\_\+t)0x00050300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV6}~((uint32\+\_\+t)0x00060300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV7}~((uint32\+\_\+t)0x00070300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV8}~((uint32\+\_\+t)0x00080300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV9}~((uint32\+\_\+t)0x00090300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV10}~((uint32\+\_\+t)0x000\+A0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV11}~((uint32\+\_\+t)0x000\+B0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV12}~((uint32\+\_\+t)0x000\+C0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV13}~((uint32\+\_\+t)0x000\+D0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV14}~((uint32\+\_\+t)0x000\+E0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV15}~((uint32\+\_\+t)0x000\+F0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV16}~((uint32\+\_\+t)0x00100300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV17}~((uint32\+\_\+t)0x00110300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV18}~((uint32\+\_\+t)0x00120300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV19}~((uint32\+\_\+t)0x00130300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV20}~((uint32\+\_\+t)0x00140300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV21}~((uint32\+\_\+t)0x00150300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV22}~((uint32\+\_\+t)0x00160300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV23}~((uint32\+\_\+t)0x00170300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV24}~((uint32\+\_\+t)0x00180300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV25}~((uint32\+\_\+t)0x00190300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV26}~((uint32\+\_\+t)0x001\+A0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV27}~((uint32\+\_\+t)0x001\+B0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV28}~((uint32\+\_\+t)0x001\+C0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV29}~((uint32\+\_\+t)0x001\+D0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV30}~((uint32\+\_\+t)0x001\+E0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV31}~((uint32\+\_\+t)0x001\+F0300)
\item 
\#define {\bfseries RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+PLLI2S}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+EXT}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+MCO}(MCOx)~(((MCOx) == RCC\+\_\+\+MCO1) $\vert$$\vert$ ((MCOx) == RCC\+\_\+\+MCO2))
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}~RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}~RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}~RCC\+\_\+\+CFGR\+\_\+\+MCO1
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga073031d9c90c555f7874912b7e4905f6}{IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+SYSCLK}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLI2\+SCLK}~RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+HSE}~RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLCLK}~RCC\+\_\+\+CFGR\+\_\+\+MCO2
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{IS\+\_\+\+RCC\+\_\+\+MCO2\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+2}~RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+3}~((uint32\+\_\+t)RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0 $\vert$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2)
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+4}~((uint32\+\_\+t)RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1 $\vert$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2)
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+5}~RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga152403e1f22fd14bb9a5d86406fe593f}{IS\+\_\+\+RCC\+\_\+\+MCODIV}}(DIV)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSERDY}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSERDY}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x10)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x20)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+CSS}~((uint8\+\_\+t)0x80)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x21)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSERDY}~((uint8\+\_\+t)0x31)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x39)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x3B)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSERDY}~((uint8\+\_\+t)0x41)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x61)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+BORRST}~((uint8\+\_\+t)0x79)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PINRST}~((uint8\+\_\+t)0x7A)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PORRST}~((uint8\+\_\+t)0x7B)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+SFTRST}~((uint8\+\_\+t)0x7C)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}~((uint8\+\_\+t)0x7D)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}~((uint8\+\_\+t)0x7E)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}~((uint8\+\_\+t)0x7F)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CALIBRATION\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 0x1F)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga2040fdf331db98e0fd887b244b7ff172}{\+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga917142dd1dd771e58ddf74254a745741}{\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3715cdb08c7e3d8a9cb7153294e11166}{\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+ENR $\vert$= (RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$(RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga8f5db5981b04f2ef00b4d660adc7ed8f}{\+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga71b75f0568fc4e1b0f65067a28cefd23}{\+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release AHB1 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release AHB2 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$(RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$(RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release APB1 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR = 0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release APB2 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release AHB3 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaa7226f2a8e6177a8460c6cff095b47cc}{\+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga4dc17e29b5959769b8e6d17886a68d67}{\+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$(RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$(RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga548dab344e5f4f733f10f621d5021258}{\+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga76d17335ea9ac85aaff8dda26f182fe0}{\+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+HSION\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+HSION\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CSR\+\_\+\+LSION\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CSR\+\_\+\+LSION\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CR\+\_\+\+BYTE2\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+RTCEN\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the the RTC clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+RTCEN\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga2b1e5349631886f29040d7a31c002718}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+BDRST\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+BDRST\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLON\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLON\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLLSource\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga8b7e67b887e421a22722e527e734890f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB = (\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga397893a952906f8caa8579a56c3a17a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLI2\+SON\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the PLLI2S. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLI2\+SON\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga5a2fa2687b621f6eda72457d09715298}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+)~(RCC-\/$>$PLLI2\+SCFGR = ((\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+) $<$$<$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN)) $\vert$ ((\+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+) $<$$<$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR)))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLLI2S clock multiplication and division factors . \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$PLLCFGR \& RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga180fb20a37b31a6e4f7e59213a6c0405}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}14\+:8\mbox{]} bits to enable the selected interrupts). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}14\+:8\mbox{]} bits to disable the selected interrupts). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9d8ab157f58045b8daf8136bee54f139}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the RCC\textquotesingle{}s interrupt pending bits (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}23\+:16\mbox{]} bits to clear the selected interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga134af980b892f362c05ae21922cd828d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((RCC-\/$>$CIR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check the RCC\textquotesingle{}s interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS}()~(RCC-\/$>$CSR $\vert$= RCC\+\_\+\+CSR\+\_\+\+RMVF)
\begin{DoxyCompactList}\small\item\em Set RMVF bit to clear the reset flags\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST and RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}}~((uint8\+\_\+t)0x1F)
\begin{DoxyCompactList}\small\item\em Check RCC flag is set or not. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5) == 1)? RCC-\/$>$CR \+:((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5) == 2) ? RCC-\/$>$BDCR \+:((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5) == 3)? RCC-\/$>$CSR \+:RCC-\/$>$CIR))) \& ((uint32\+\_\+t)1 $<$$<$ ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& \mbox{\hyperlink{group___r_c_c_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}})))!= 0)? 1 \+: 0)
\item 
\#define {\bfseries \+\_\+\+\_\+\+RCC\+\_\+\+PLLSRC}()~((RCC-\/$>$PLLCFGR \& RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC) $>$$>$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+De\+Init} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCC\+\_\+\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCC\+\_\+\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t FLatency)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+MCOConfig} (uint32\+\_\+t RCC\+\_\+\+MCOx, uint32\+\_\+t RCC\+\_\+\+MCOSource, uint32\+\_\+t RCC\+\_\+\+MCODiv)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Enable\+CSS} (void)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Disable\+CSS} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Sys\+Clock\+Freq} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+HCLKFreq} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK1\+Freq} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK2\+Freq} (void)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t $\ast$p\+FLatency)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+NMI\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+CCSCallback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+0\+RC2 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
14-\/May-\/2014
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2014 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 