// Seed: 2788411411
module module_0 (
    input tri1 id_0
);
  logic id_2;
  assign id_2 = 1;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd24,
    parameter id_8 = 32'd7
) (
    input  wor   id_0,
    input  tri0  id_1,
    output logic id_2
    , id_6,
    output uwire id_3,
    input  tri0  _id_4
);
  assign id_3 = -1;
  wire [-1 : id_4] id_7;
  always
    if (1) id_2 <= id_6;
    else;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  wire [1 : 1] _id_8;
  wire id_9[-1 : id_8];
endmodule
