Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr  7 15:50:12 2021
| Host         : DESKTOP-LPUSAVL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (504)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (504)
5. checking no_input_delay (42)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (504)
--------------------------
 There are 504 register/latch pins with no clock driven by root clock pin: design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (504)
--------------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.481        0.000                      0                11133        0.059        0.000                      0                11133        0.548        0.000                       0                  7368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_130_design_1_clk_wiz_0_0     {0.000 3.846}        7.692           130.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
lvds_dco1_p                        {2.976 8.929}        11.905          83.998          
  clk1_bufin                       {0.595 1.786}        2.381           419.992         
  clkfb_o                          {2.976 32.739}       59.525          16.800          
lvds_dco1_p1                       {2.976 8.929}        11.905          83.998          
  clk1_bufin_2                     {0.595 1.786}        2.381           419.992         
  clkfb_o_2                        {2.976 32.739}       59.525          16.800          
lvds_dco1_p2                       {2.976 8.929}        11.905          83.998          
  clk1_bufin_4                     {0.595 1.786}        2.381           419.992         
  clkfb_o_4                        {2.976 32.739}       59.525          16.800          
lvds_dco2_p                        {2.976 8.929}        11.905          83.998          
  clk1_bufin_1                     {0.595 1.786}        2.381           419.992         
  clkfb_o_1                        {2.976 32.739}       59.525          16.800          
lvds_dco2_p1                       {2.976 8.929}        11.905          83.998          
  clk1_bufin_3                     {0.595 1.786}        2.381           419.992         
  clkfb_o_3                        {2.976 32.739}       59.525          16.800          
lvds_fco1_p                        {0.000 41.667}       83.333          12.000          
lvds_fco1_p1                       {0.000 41.667}       83.333          12.000          
lvds_fco1_p2                       {0.000 41.667}       83.333          12.000          
lvds_fco2_p                        {0.000 41.667}       83.333          12.000          
lvds_fco2_p1                       {0.000 41.667}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               4.007        0.000                      0                 8499        0.059        0.000                      0                 8499        2.500        0.000                       0                  4735  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_130_design_1_clk_wiz_0_0           5.084        0.000                      0                   31        0.205        0.000                      0                   31        3.496        0.000                       0                    19  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     48.592        0.000                       0                     3  
lvds_dco1_p                             10.257        0.000                      0                   35        0.183        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin                             0.841        0.000                      0                  418        0.097        0.000                      0                  418        0.548        0.000                       0                   318  
  clkfb_o                                                                                                                                                                           40.475        0.000                       0                     3  
lvds_dco1_p1                            10.349        0.000                      0                   35        0.183        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_2                           0.808        0.000                      0                  410        0.114        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_2                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_dco1_p2                             9.682        0.000                      0                   35        0.539        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_4                           0.701        0.000                      0                  262        0.111        0.000                      0                  262        0.548        0.000                       0                   201  
  clkfb_o_4                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_dco2_p                             10.392        0.000                      0                   35        0.188        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_1                           0.920        0.000                      0                  410        0.128        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_1                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_dco2_p1                            10.364        0.000                      0                   35        0.183        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_3                           0.481        0.000                      0                  410        0.120        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_3                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_fco1_p                             82.288        0.000                      0                  112        0.130        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p1                            82.434        0.000                      0                  112        0.141        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p2                            82.558        0.000                      0                   70        0.106        0.000                      0                   70       41.266        0.000                       0                   141  
lvds_fco2_p                             82.522        0.000                      0                  112        0.132        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco2_p1                            82.525        0.000                      0                  112        0.124        0.000                      0                  112       41.266        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.277ns (5.027%)  route 5.234ns (94.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.786     8.264    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X18Y117        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.179    12.503    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X18Y117        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][11]/C
                         clock pessimism              0.194    12.697    
                         clock uncertainty           -0.154    12.543    
    SLICE_X18Y117        FDRE (Setup_fdre_C_CE)      -0.272    12.271    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][11]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.277ns (5.114%)  route 5.140ns (94.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 12.502 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.692     8.170    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X19Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.178    12.502    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X19Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][12]/C
                         clock pessimism              0.194    12.696    
                         clock uncertainty           -0.154    12.542    
    SLICE_X19Y119        FDRE (Setup_fdre_C_CE)      -0.295    12.247    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.277ns (5.114%)  route 5.140ns (94.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 12.502 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.692     8.170    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X19Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.178    12.502    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X19Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][12]/C
                         clock pessimism              0.194    12.696    
                         clock uncertainty           -0.154    12.542    
    SLICE_X19Y119        FDRE (Setup_fdre_C_CE)      -0.295    12.247    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][12]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.277ns (5.114%)  route 5.140ns (94.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 12.502 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.692     8.170    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X19Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.178    12.502    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X19Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][12]/C
                         clock pessimism              0.194    12.696    
                         clock uncertainty           -0.154    12.542    
    SLICE_X19Y119        FDRE (Setup_fdre_C_CE)      -0.295    12.247    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][12]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.277ns (5.114%)  route 5.140ns (94.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 12.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.692     8.170    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.176    12.500    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][5]/C
                         clock pessimism              0.194    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X10Y122        FDRE (Setup_fdre_C_CE)      -0.272    12.268    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][5]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.277ns (5.114%)  route 5.140ns (94.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 12.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.692     8.170    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.176    12.500    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][4]/C
                         clock pessimism              0.194    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X10Y122        FDRE (Setup_fdre_C_CE)      -0.272    12.268    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.277ns (5.114%)  route 5.140ns (94.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 12.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.692     8.170    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.176    12.500    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][5]/C
                         clock pessimism              0.194    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X10Y122        FDRE (Setup_fdre_C_CE)      -0.272    12.268    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][5]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.277ns (5.114%)  route 5.140ns (94.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 12.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.692     8.170    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.176    12.500    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y122        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][4]/C
                         clock pessimism              0.194    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X10Y122        FDRE (Setup_fdre_C_CE)      -0.272    12.268    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][4]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.277ns (5.158%)  route 5.093ns (94.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.645     8.123    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X16Y117        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.179    12.503    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X16Y117        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][11]/C
                         clock pessimism              0.194    12.697    
                         clock uncertainty           -0.154    12.543    
    SLICE_X16Y117        FDRE (Setup_fdre_C_CE)      -0.272    12.271    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][11]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.277ns (5.207%)  route 5.043ns (94.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.321     2.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X21Y148        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.223     2.976 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.448     3.424    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X21Y148        LUT3 (Prop_lut3_I0_O)        0.054     3.478 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         4.595     8.073    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.180    12.504    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X15Y119        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][8]/C
                         clock pessimism              0.194    12.698    
                         clock uncertainty           -0.154    12.544    
    SLICE_X15Y119        FDRE (Setup_fdre_C_CE)      -0.295    12.249    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][8]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.760%)  route 0.288ns (69.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.711     1.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y298        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y298        FDRE (Prop_fdre_C_Q)         0.100     1.562 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/Q
                         net (fo=36, routed)          0.288     1.850    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in
    SLICE_X40Y300        LUT6 (Prop_lut6_I0_O)        0.028     1.878 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[5]
    SLICE_X40Y300        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.056     1.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y300        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]/C
                         clock pessimism             -0.096     1.759    
    SLICE_X40Y300        FDRE (Hold_fdre_C_D)         0.060     1.819    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.950%)  route 0.104ns (51.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.730     1.481    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y291        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y291        FDRE (Prop_fdre_C_Q)         0.100     1.581 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.104     1.685    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y291        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.975     1.774    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y291        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.261     1.513    
    SLICE_X26Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.607    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.719%)  route 0.105ns (51.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.732     1.483    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y299        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.100     1.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.105     1.688    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.977     1.776    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.261     1.515    
    SLICE_X26Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.607    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.gpio2_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.787     1.538    design_1_i/axi_gpio_6/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y309        FDSE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.gpio2_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y309        FDSE (Prop_fdse_C_Q)         0.100     1.638 r  design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.gpio2_OE_reg[22]/Q
                         net (fo=1, routed)           0.055     1.693    design_1_i/axi_gpio_6/U0/gpio_core_1/gpio2_io_t[9]
    SLICE_X46Y309        LUT5 (Prop_lut5_I1_O)        0.028     1.721 r  design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3[22]_i_1/O
                         net (fo=1, routed)           0.000     1.721    design_1_i/axi_gpio_6/U0/gpio_core_1/Read_Reg2_In[22]
    SLICE_X46Y309        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.054     1.853    design_1_i/axi_gpio_6/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y309        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/C
                         clock pessimism             -0.304     1.549    
    SLICE_X46Y309        FDRE (Hold_fdre_C_D)         0.087     1.636    design_1_i/axi_gpio_6/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/ip2bus_rdack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.708     1.459    design_1_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X49Y296        FDRE                                         r  design_1_i/axi_gpio_2/U0/INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y296        FDRE (Prop_fdre_C_Q)         0.100     1.559 r  design_1_i/axi_gpio_2/U0/INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg/Q
                         net (fo=1, routed)           0.055     1.614    design_1_i/axi_gpio_2/U0/gpio_core_1/ip2Bus_RdAck_intr_reg_hole
    SLICE_X48Y296        LUT4 (Prop_lut4_I3_O)        0.028     1.642 r  design_1_i/axi_gpio_2/U0/gpio_core_1/ip2bus_rdack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.642    design_1_i/axi_gpio_2/U0/ip2bus_rdack_i
    SLICE_X48Y296        FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_rdack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.954     1.753    design_1_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X48Y296        FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.283     1.470    
    SLICE_X48Y296        FDRE (Hold_fdre_C_D)         0.087     1.557    design_1_i/axi_gpio_2/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.808     1.559    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y312        FDSE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y312        FDSE (Prop_fdse_C_Q)         0.100     1.659 r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=1, routed)           0.055     1.714    design_1_i/axi_gpio_3/U0/gpio_core_1/gpio_io_t[12]
    SLICE_X30Y312        LUT5 (Prop_lut5_I4_O)        0.028     1.742 r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.742    design_1_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_In[4]
    SLICE_X30Y312        FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.074     1.873    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y312        FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[19]/C
                         clock pessimism             -0.303     1.570    
    SLICE_X30Y312        FDRE (Hold_fdre_C_D)         0.087     1.657    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.936%)  route 0.150ns (60.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.711     1.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y297        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.100     1.562 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.150     1.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y297        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.957     1.756    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y297        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.283     1.473    
    SLICE_X34Y297        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.627    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.691%)  route 0.105ns (51.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.732     1.483    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y299        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.100     1.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.105     1.688    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.977     1.776    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.261     1.515    
    SLICE_X26Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.601    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.550%)  route 0.166ns (56.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.742     1.493    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X1Y49          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.100     1.593 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[7]/Q
                         net (fo=1, routed)           0.166     1.759    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do[7]
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.028     1.787 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI[7]_i_1/O
                         net (fo=1, routed)           0.000     1.787    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/next_di[7]
    SLICE_X1Y50          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.913     1.712    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X1Y50          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[7]/C
                         clock pessimism             -0.076     1.636    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.061     1.697    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.193ns (59.133%)  route 0.133ns (40.867%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.740     1.491    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X4Y48          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.118     1.609 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/Q
                         net (fo=29, routed)          0.133     1.742    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep_n_0_[6]
    SLICE_X4Y50          MUXF7 (Prop_muxf7_S_O)       0.075     1.817 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/p_0_out[1]
    SLICE_X4Y50          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.911     1.710    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X4Y50          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/C
                         clock pessimism             -0.076     1.634    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     1.726    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     BUFG/I           n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C           n/a            0.750         10.000      9.250      SLICE_X23Y240    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/counter_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.750         10.000      9.250      SLICE_X23Y240    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/counter_reg[4]/C
Min Period        n/a     FDRE/C           n/a            0.750         10.000      9.250      SLICE_X13Y232    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[28][6]/C
Min Period        n/a     FDRE/C           n/a            0.750         10.000      9.250      SLICE_X15Y231    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[28][7]/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_130_design_1_clk_wiz_0_0
  To Clock:  clk_130_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.226ns (48.721%)  route 1.290ns (51.279%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 8.984 - 7.692 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.460     1.460    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y232        FDRE (Prop_fdre_C_Q)         0.223     1.683 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.757     2.440    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X20Y232        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.666 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.666    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X20Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.720 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.720    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6_n_0
    SLICE_X20Y234        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.885 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.533     3.418    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[9]
    SLICE_X19Y234        LUT6 (Prop_lut6_I1_O)        0.125     3.543 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     3.543    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.810 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.810    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X19Y235        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.976 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.976    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X19Y235        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.292     8.984    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y235        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.148     9.132    
                         clock uncertainty           -0.121     9.011    
    SLICE_X19Y235        FDRE (Setup_fdre_C_D)        0.049     9.060    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.172ns (47.596%)  route 1.290ns (52.404%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 8.983 - 7.692 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.460     1.460    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y232        FDRE (Prop_fdre_C_Q)         0.223     1.683 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.757     2.440    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X20Y232        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.666 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.666    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X20Y233        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.831 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.533     3.364    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[5]
    SLICE_X19Y233        LUT6 (Prop_lut6_I1_O)        0.125     3.489 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     3.489    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0_n_0
    SLICE_X19Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.756 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.922 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.922    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.291     8.983    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism              0.148     9.131    
                         clock uncertainty           -0.121     9.010    
    SLICE_X19Y234        FDRE (Setup_fdre_C_D)        0.049     9.059    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 1.171ns (47.575%)  route 1.290ns (52.425%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 8.984 - 7.692 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.460     1.460    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y232        FDRE (Prop_fdre_C_Q)         0.223     1.683 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.757     2.440    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X20Y232        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.666 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.666    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X20Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.720 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.720    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6_n_0
    SLICE_X20Y234        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.885 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.533     3.418    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[9]
    SLICE_X19Y234        LUT6 (Prop_lut6_I1_O)        0.125     3.543 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     3.543    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.810 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.810    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X19Y235        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.921 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.921    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X19Y235        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.292     8.984    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y235        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.148     9.132    
                         clock uncertainty           -0.121     9.011    
    SLICE_X19Y235        FDRE (Setup_fdre_C_D)        0.049     9.060    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.155ns (47.232%)  route 1.290ns (52.768%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 8.983 - 7.692 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.460     1.460    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y232        FDRE (Prop_fdre_C_Q)         0.223     1.683 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.757     2.440    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X20Y232        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.666 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.666    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X20Y233        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.831 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.533     3.364    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[5]
    SLICE_X19Y233        LUT6 (Prop_lut6_I1_O)        0.125     3.489 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     3.489    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0_n_0
    SLICE_X19Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.756 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.905 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.905    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.291     8.983    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism              0.148     9.131    
                         clock uncertainty           -0.121     9.010    
    SLICE_X19Y234        FDRE (Setup_fdre_C_D)        0.049     9.059    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.117ns (46.399%)  route 1.290ns (53.601%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 8.983 - 7.692 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.460     1.460    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y232        FDRE (Prop_fdre_C_Q)         0.223     1.683 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.757     2.440    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X20Y232        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.666 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.666    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X20Y233        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.831 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.533     3.364    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[5]
    SLICE_X19Y233        LUT6 (Prop_lut6_I1_O)        0.125     3.489 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     3.489    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0_n_0
    SLICE_X19Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.756 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.867 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.867    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_5
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.291     8.983    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                         clock pessimism              0.148     9.131    
                         clock uncertainty           -0.121     9.010    
    SLICE_X19Y234        FDRE (Setup_fdre_C_D)        0.049     9.059    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.117ns (46.399%)  route 1.290ns (53.601%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 8.983 - 7.692 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.460     1.460    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y232        FDRE (Prop_fdre_C_Q)         0.223     1.683 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.757     2.440    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X20Y232        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.666 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.666    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X20Y233        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.831 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.533     3.364    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[5]
    SLICE_X19Y233        LUT6 (Prop_lut6_I1_O)        0.125     3.489 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     3.489    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0_n_0
    SLICE_X19Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.756 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.867 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.867    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.291     8.983    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism              0.148     9.131    
                         clock uncertainty           -0.121     9.010    
    SLICE_X19Y234        FDRE (Setup_fdre_C_D)        0.049     9.059    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.777ns (33.053%)  route 1.574ns (66.947%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.982 - 7.692 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.462     1.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y234        FDRE (Prop_fdre_C_Q)         0.223     1.685 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/Q
                         net (fo=78, routed)          0.643     2.328    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[10]
    SLICE_X16Y233        LUT6 (Prop_lut6_I3_O)        0.043     2.371 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.361     2.732    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X16Y234        LUT6 (Prop_lut6_I5_O)        0.043     2.775 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.570     3.345    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X19Y232        LUT5 (Prop_lut5_I4_O)        0.043     3.388 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     3.388    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X19Y232        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.647 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.647    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X19Y233        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.813 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.813    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_6
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.290     8.982    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                         clock pessimism              0.148     9.130    
                         clock uncertainty           -0.121     9.009    
    SLICE_X19Y233        FDRE (Setup_fdre_C_D)        0.049     9.058    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.352ns (16.775%)  route 1.746ns (83.225%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 8.981 - 7.692 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.462     1.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y234        FDRE (Prop_fdre_C_Q)         0.223     1.685 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/Q
                         net (fo=78, routed)          0.643     2.328    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[10]
    SLICE_X16Y233        LUT6 (Prop_lut6_I3_O)        0.043     2.371 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.361     2.732    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X16Y234        LUT6 (Prop_lut6_I5_O)        0.043     2.775 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.362     3.136    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X17Y235        LUT3 (Prop_lut3_I0_O)        0.043     3.179 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.381     3.560    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.289     8.981    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism              0.148     9.129    
                         clock uncertainty           -0.121     9.008    
    SLICE_X19Y232        FDRE (Setup_fdre_C_CE)      -0.201     8.807    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.352ns (16.775%)  route 1.746ns (83.225%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 8.981 - 7.692 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.462     1.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y234        FDRE (Prop_fdre_C_Q)         0.223     1.685 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/Q
                         net (fo=78, routed)          0.643     2.328    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[10]
    SLICE_X16Y233        LUT6 (Prop_lut6_I3_O)        0.043     2.371 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.361     2.732    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X16Y234        LUT6 (Prop_lut6_I5_O)        0.043     2.775 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.362     3.136    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X17Y235        LUT3 (Prop_lut3_I0_O)        0.043     3.179 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.381     3.560    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.289     8.981    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism              0.148     9.129    
                         clock uncertainty           -0.121     9.008    
    SLICE_X19Y232        FDRE (Setup_fdre_C_CE)      -0.201     8.807    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.352ns (16.775%)  route 1.746ns (83.225%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 8.981 - 7.692 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.462     1.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y234        FDRE (Prop_fdre_C_Q)         0.223     1.685 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/Q
                         net (fo=78, routed)          0.643     2.328    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[10]
    SLICE_X16Y233        LUT6 (Prop_lut6_I3_O)        0.043     2.371 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.361     2.732    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X16Y234        LUT6 (Prop_lut6_I5_O)        0.043     2.775 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.362     3.136    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X17Y235        LUT3 (Prop_lut3_I0_O)        0.043     3.179 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.381     3.560    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.658     9.350    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     5.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.289     8.981    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism              0.148     9.129    
                         clock uncertainty           -0.121     9.008    
    SLICE_X19Y232        FDRE (Setup_fdre_C_CE)      -0.201     8.807    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.660     0.660    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X18Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y231        FDRE (Prop_fdre_C_Q)         0.118     0.778 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.146     0.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X18Y231        LUT3 (Prop_lut3_I1_O)        0.028     0.952 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1/O
                         net (fo=1, routed)           0.000     0.952    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1_n_0
    SLICE_X18Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.885     0.885    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X18Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                         clock pessimism             -0.225     0.660    
    SLICE_X18Y231        FDRE (Hold_fdre_C_D)         0.087     0.747    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.201ns (57.839%)  route 0.147ns (42.161%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.660     0.660    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X18Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y231        FDRE (Prop_fdre_C_Q)         0.118     0.778 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.147     0.925    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X19Y232        LUT5 (Prop_lut5_I0_O)        0.028     0.953 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.953    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X19Y232        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.008 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.008    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_7
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.886     0.886    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism             -0.213     0.673    
    SLICE_X19Y232        FDRE (Hold_fdre_C_D)         0.071     0.744    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.183ns (54.501%)  route 0.153ns (45.499%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.663     0.663    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y234        FDRE (Prop_fdre_C_Q)         0.100     0.763 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.153     0.916    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X19Y234        LUT6 (Prop_lut6_I0_O)        0.028     0.944 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.999 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.999    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.888     0.888    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism             -0.225     0.663    
    SLICE_X19Y234        FDRE (Hold_fdre_C_D)         0.071     0.734    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.183ns (52.057%)  route 0.169ns (47.943%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.662     0.662    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y233        FDRE (Prop_fdre_C_Q)         0.100     0.762 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          0.169     0.931    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X19Y233        LUT6 (Prop_lut6_I0_O)        0.028     0.959 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X19Y233        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.014 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.014    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_7
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.887     0.887    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism             -0.225     0.662    
    SLICE_X19Y233        FDRE (Hold_fdre_C_D)         0.071     0.733    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.228ns (60.878%)  route 0.147ns (39.122%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.660     0.660    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X18Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y231        FDRE (Prop_fdre_C_Q)         0.118     0.778 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.147     0.925    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X19Y232        LUT5 (Prop_lut5_I0_O)        0.028     0.953 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.953    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X19Y232        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     1.035 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.035    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_6
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.886     0.886    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism             -0.213     0.673    
    SLICE_X19Y232        FDRE (Hold_fdre_C_D)         0.071     0.744    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.210ns (57.887%)  route 0.153ns (42.113%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.663     0.663    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y234        FDRE (Prop_fdre_C_Q)         0.100     0.763 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.153     0.916    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X19Y234        LUT6 (Prop_lut6_I0_O)        0.028     0.944 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     1.026 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.026    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.888     0.888    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism             -0.225     0.663    
    SLICE_X19Y234        FDRE (Hold_fdre_C_D)         0.071     0.734    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.177ns (46.759%)  route 0.202ns (53.241%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.662     0.662    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y233        FDRE (Prop_fdre_C_Q)         0.100     0.762 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/Q
                         net (fo=78, routed)          0.202     0.964    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[4]
    SLICE_X19Y233        LUT6 (Prop_lut6_I0_O)        0.028     0.992 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     0.992    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4__0_n_0
    SLICE_X19Y233        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.041 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.041    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_6
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.887     0.887    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y233        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                         clock pessimism             -0.225     0.662    
    SLICE_X19Y233        FDRE (Hold_fdre_C_D)         0.071     0.733    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.177ns (45.596%)  route 0.211ns (54.404%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.663     0.663    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y235        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y235        FDRE (Prop_fdre_C_Q)         0.100     0.763 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/Q
                         net (fo=77, routed)          0.211     0.974    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[12]
    SLICE_X19Y235        LUT6 (Prop_lut6_I0_O)        0.028     1.002 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.002    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2_n_0
    SLICE_X19Y235        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.051 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.051    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X19Y235        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.889     0.889    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y235        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism             -0.226     0.663    
    SLICE_X19Y235        FDRE (Hold_fdre_C_D)         0.071     0.734    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.263ns (64.222%)  route 0.147ns (35.778%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.660     0.660    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X18Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y231        FDRE (Prop_fdre_C_Q)         0.118     0.778 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.147     0.925    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X19Y232        LUT5 (Prop_lut5_I0_O)        0.028     0.953 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.953    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X19Y232        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     1.070 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.070    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_5
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.886     0.886    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y232        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism             -0.213     0.673    
    SLICE_X19Y232        FDRE (Hold_fdre_C_D)         0.071     0.744    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.593%)  route 0.153ns (38.407%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.663     0.663    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y234        FDRE (Prop_fdre_C_Q)         0.100     0.763 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.153     0.916    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X19Y234        LUT6 (Prop_lut6_I0_O)        0.028     0.944 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X19Y234        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     1.061 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.061    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_5
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4736, routed)        1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.888     0.888    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X19Y234        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                         clock pessimism             -0.225     0.663    
    SLICE_X19Y234        FDRE (Hold_fdre_C_D)         0.071     0.734    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_130_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         7.692       6.284      BUFGCTRL_X0Y21   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         7.692       6.622      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y234    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y234    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y235    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y235    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y235    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y235    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y235    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y235    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y233    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y233    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y234    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y234    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y232    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y233    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y233    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y233    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X19Y233    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y22   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p
  To Clock:  lvds_dco1_p

Setup :            0  Failing Endpoints,  Worst Slack       10.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.358ns  (logic 0.330ns (24.294%)  route 1.028ns (75.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 4.932 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.135     4.932    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.204     5.136 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.363     5.499    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.126     5.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.665     6.290    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.977    16.602    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.760    
                         clock uncertainty           -0.035    16.725    
    SLICE_X6Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.358ns  (logic 0.330ns (24.294%)  route 1.028ns (75.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 4.932 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.135     4.932    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.204     5.136 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.363     5.499    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.126     5.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.665     6.290    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.977    16.602    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.760    
                         clock uncertainty           -0.035    16.725    
    SLICE_X6Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.358ns  (logic 0.330ns (24.294%)  route 1.028ns (75.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 4.932 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.135     4.932    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.204     5.136 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.363     5.499    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.126     5.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.665     6.290    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.977    16.602    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.158    16.760    
                         clock uncertainty           -0.035    16.725    
    SLICE_X6Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.358ns  (logic 0.330ns (24.294%)  route 1.028ns (75.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 4.932 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.135     4.932    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.204     5.136 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.363     5.499    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.126     5.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.665     6.290    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.977    16.602    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.158    16.760    
                         clock uncertainty           -0.035    16.725    
    SLICE_X6Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.274ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.306ns  (logic 0.831ns (63.617%)  route 0.475ns (36.383%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 16.547 - 14.881 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 5.166 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.369     5.166    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.259     5.425 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.475     5.901    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.200 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.200    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.254 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.473 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.473    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.923    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.706    
                         clock uncertainty           -0.035    16.670    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.076    16.746    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.746    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 10.274    

Slack (MET) :             10.288ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.292ns  (logic 0.817ns (63.223%)  route 0.475ns (36.777%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 16.547 - 14.881 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 5.166 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.369     5.166    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.259     5.425 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.475     5.901    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.200 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.200    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.254 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.459 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.459    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.923    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.706    
                         clock uncertainty           -0.035    16.670    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.076    16.746    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.746    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.327ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.253ns  (logic 0.778ns (62.079%)  route 0.475ns (37.921%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 16.547 - 14.881 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 5.166 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.369     5.166    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.259     5.425 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.475     5.901    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.200 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.200    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.254 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.420 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.420    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.923    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.158    16.706    
                         clock uncertainty           -0.035    16.670    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.076    16.746    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.746    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 10.327    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.249ns  (logic 0.774ns (61.957%)  route 0.475ns (38.043%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 16.547 - 14.881 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 5.166 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.369     5.166    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.259     5.425 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.475     5.901    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.200 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.200    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.254 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.416    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.923    16.547    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.158    16.706    
                         clock uncertainty           -0.035    16.670    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.076    16.746    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.746    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.490ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.263ns  (logic 0.330ns (26.124%)  route 0.933ns (73.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 16.740 - 14.881 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 4.932 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.135     4.932    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.204     5.136 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.363     5.499    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.126     5.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.570     6.195    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.115    16.740    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.158    16.898    
                         clock uncertainty           -0.035    16.863    
    SLICE_X6Y43          FDCE (Setup_fdce_C_CE)      -0.178    16.685    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                 10.490    

Slack (MET) :             10.490ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.263ns  (logic 0.330ns (26.124%)  route 0.933ns (73.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 16.740 - 14.881 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 4.932 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.135     4.932    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.204     5.136 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.363     5.499    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.126     5.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.570     6.195    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.115    16.740    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y43          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.158    16.898    
                         clock uncertainty           -0.035    16.863    
    SLICE_X6Y43          FDCE (Setup_fdce_C_CE)      -0.178    16.685    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                 10.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 4.226 - 2.976 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 4.024 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.604     4.024    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.253    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.029     4.282 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.282    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.732     4.226    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.201     4.024    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.075     4.099    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.099    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 4.226 - 2.976 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 4.024 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.604     4.024    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.253    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.028     4.281 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.281    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.732     4.226    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.201     4.024    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.060     4.084    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.084    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 4.263 - 2.976 ) 
    Source Clock Delay      (SCD):    1.078ns = ( 4.054 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.633     4.054    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.118     4.172 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.114     4.286    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.361 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.361    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.769     4.263    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.209     4.054    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.092     4.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 4.099 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.678     4.099    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.118     4.217 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.332    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.407 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.407    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.217     4.099    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.092     4.191    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.034%)  route 0.298ns (69.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 4.024 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.604     4.024    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.188     4.312    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.028     4.340 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.110     4.451    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.118     4.198    
    SLICE_X6Y44          FDCE (Hold_fdce_C_CE)        0.030     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.034%)  route 0.298ns (69.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 4.024 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.604     4.024    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.188     4.312    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.028     4.340 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.110     4.451    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism             -0.118     4.198    
    SLICE_X6Y44          FDCE (Hold_fdce_C_CE)        0.030     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.034%)  route 0.298ns (69.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 4.024 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.604     4.024    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.188     4.312    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.028     4.340 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.110     4.451    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.118     4.198    
    SLICE_X6Y44          FDCE (Hold_fdce_C_CE)        0.030     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.034%)  route 0.298ns (69.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 4.024 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.604     4.024    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.188     4.312    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.028     4.340 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.110     4.451    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.118     4.198    
    SLICE_X6Y44          FDCE (Hold_fdce_C_CE)        0.030     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.380ns  (logic 0.266ns (69.957%)  route 0.114ns (30.043%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 4.226 - 2.976 ) 
    Source Clock Delay      (SCD):    1.078ns = ( 4.054 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.633     4.054    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.118     4.172 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.114     4.286    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.393 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.434 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.434    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.732     4.226    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.118     4.107    
    SLICE_X6Y46          FDCE (Hold_fdce_C_D)         0.092     4.199    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.758%)  route 0.180ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 4.226 - 2.976 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 4.024 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.604     4.024    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.180     4.304    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.732     4.226    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.201     4.024    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.041     4.065    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.065    
                         arrival time                           4.304    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X7Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y43      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y43      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y43      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y43      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin
  To Clock:  clk1_bufin

Setup :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.484%)  route 0.893ns (77.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 1.133 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( -1.828 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.320    -1.828    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.569 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.676    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X24Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.180     1.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X24Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.634     0.499    
                         clock uncertainty           -0.133     0.367    
    SLICE_X24Y149        FDRE (Setup_fdre_C_CE)      -0.201     0.166    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.484%)  route 0.893ns (77.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 1.133 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( -1.828 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.320    -1.828    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.569 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.893    -0.676    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X24Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.180     1.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X24Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism             -0.634     0.499    
                         clock uncertainty           -0.133     0.367    
    SLICE_X24Y149        FDRE (Setup_fdre_C_CE)      -0.201     0.166    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.347ns  (logic 0.302ns (22.415%)  route 1.045ns (77.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 1.133 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( -1.828 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.320    -1.828    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.569 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.524    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X24Y145        LUT3 (Prop_lut3_I1_O)        0.043    -0.481 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X24Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.180     1.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X24Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.634     0.499    
                         clock uncertainty           -0.133     0.367    
    SLICE_X24Y145        FDRE (Setup_fdre_C_D)        0.034     0.401    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.982ns  (logic 0.259ns (26.379%)  route 0.723ns (73.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 1.124 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( -1.774 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.374    -1.774    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y141         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.259    -1.515 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.723    -0.792    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X12Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.171     1.124    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X12Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/C
                         clock pessimism             -0.720     0.404    
                         clock uncertainty           -0.133     0.272    
    SLICE_X12Y150        FDRE (Setup_fdre_C_CE)      -0.178     0.094    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.982ns  (logic 0.259ns (26.379%)  route 0.723ns (73.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 1.124 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( -1.774 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.374    -1.774    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y141         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.259    -1.515 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.723    -0.792    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X12Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.171     1.124    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X12Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism             -0.720     0.404    
                         clock uncertainty           -0.133     0.272    
    SLICE_X12Y150        FDRE (Setup_fdre_C_CE)      -0.178     0.094    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.060ns  (logic 0.259ns (24.445%)  route 0.801ns (75.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 1.176 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( -1.828 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.320    -1.828    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.569 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.801    -0.768    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X7Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.223     1.176    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism             -0.720     0.456    
                         clock uncertainty           -0.133     0.324    
    SLICE_X7Y156         FDRE (Setup_fdre_C_CE)      -0.201     0.123    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.060ns  (logic 0.259ns (24.445%)  route 0.801ns (75.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 1.176 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( -1.828 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.320    -1.828    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.569 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.801    -0.768    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X7Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.223     1.176    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism             -0.720     0.456    
                         clock uncertainty           -0.133     0.324    
    SLICE_X7Y156         FDRE (Setup_fdre_C_CE)      -0.201     0.123    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.074ns  (logic 0.259ns (24.111%)  route 0.815ns (75.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( -1.774 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.374    -1.774    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y141         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.259    -1.515 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.815    -0.700    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X22Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.183     1.136    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X22Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.634     0.502    
                         clock uncertainty           -0.133     0.370    
    SLICE_X22Y147        FDRE (Setup_fdre_C_CE)      -0.178     0.192    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.074ns  (logic 0.259ns (24.111%)  route 0.815ns (75.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( -1.774 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.374    -1.774    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y141         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.259    -1.515 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.815    -0.700    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X22Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.183     1.136    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X22Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism             -0.634     0.502    
                         clock uncertainty           -0.133     0.370    
    SLICE_X22Y147        FDRE (Setup_fdre_C_CE)      -0.178     0.192    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.070ns  (logic 0.259ns (24.203%)  route 0.811ns (75.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 1.137 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( -1.774 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.374    -1.774    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y141         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.259    -1.515 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.811    -0.704    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X20Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.184     1.137    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X20Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]/C
                         clock pessimism             -0.634     0.503    
                         clock uncertainty           -0.133     0.371    
    SLICE_X20Y148        FDRE (Setup_fdre_C_CE)      -0.178     0.193    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.408ns  (logic 0.147ns (36.018%)  route 0.261ns (63.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X14Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.118     0.194 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.261     0.455    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6[1]
    SLICE_X16Y148        LUT3 (Prop_lut3_I0_O)        0.029     0.484 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.484    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/p_1_in[9]
    SLICE_X16Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X16Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/C
                         clock pessimism              0.246     0.291    
    SLICE_X16Y148        FDRE (Hold_fdre_C_D)         0.096     0.387    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.404ns  (logic 0.171ns (42.300%)  route 0.233ns (57.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X14Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.107     0.183 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d6_reg[0]/Q
                         net (fo=3, routed)           0.233     0.416    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d6[0]
    SLICE_X14Y149        LUT3 (Prop_lut3_I0_O)        0.064     0.480 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.480    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/p_1_in[8]
    SLICE_X14Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X14Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.246     0.291    
    SLICE_X14Y149        FDRE (Hold_fdre_C_D)         0.087     0.378    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.383ns  (logic 0.146ns (38.168%)  route 0.237ns (61.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.604     0.089    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X16Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_fdre_C_Q)         0.118     0.207 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/Q
                         net (fo=3, routed)           0.237     0.443    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7[0]
    SLICE_X16Y150        LUT3 (Prop_lut3_I0_O)        0.028     0.471 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.471    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/p_2_in[10]
    SLICE_X16Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X16Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/C
                         clock pessimism              0.246     0.282    
    SLICE_X16Y150        FDRE (Hold_fdre_C_D)         0.087     0.369    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.861%)  route 0.261ns (64.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X14Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.118     0.194 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.261     0.455    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6[1]
    SLICE_X16Y148        LUT3 (Prop_lut3_I2_O)        0.028     0.483 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.483    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/p_2_in[10]
    SLICE_X16Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X16Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/C
                         clock pessimism              0.246     0.291    
    SLICE_X16Y148        FDRE (Hold_fdre_C_D)         0.087     0.378    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.681%)  route 0.088ns (40.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 0.043 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 0.087 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.602     0.087    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X23Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100     0.187 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d7_reg[1]/Q
                         net (fo=3, routed)           0.088     0.275    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d7[1]
    SLICE_X22Y147        LUT3 (Prop_lut3_I0_O)        0.030     0.305 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[11]_i_1/O
                         net (fo=1, routed)           0.000     0.305    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[11]_i_1_n_0
    SLICE_X22Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.804     0.043    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X22Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism              0.055     0.098    
    SLICE_X22Y147        FDRE (Hold_fdre_C_D)         0.096     0.194    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.168%)  route 0.249ns (67.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X14Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.118     0.194 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.249     0.443    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6[1]
    SLICE_X15Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X15Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d7_reg[1]/C
                         clock pessimism              0.246     0.291    
    SLICE_X15Y148        FDRE (Hold_fdre_C_D)         0.038     0.329    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d7_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.374ns  (logic 0.100ns (26.724%)  route 0.274ns (73.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.077 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 0.106 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.621     0.106    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y155         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.100     0.206 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.274     0.480    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1[1]
    SLICE_X3Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.838     0.077    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                         clock pessimism              0.246     0.323    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.041     0.364    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.214ns  (logic 0.130ns (60.850%)  route 0.084ns (39.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns = ( 0.039 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 0.083 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.598     0.083    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X25Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y145        FDRE (Prop_fdre_C_Q)         0.100     0.183 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[1]/Q
                         net (fo=1, routed)           0.084     0.266    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9[1]
    SLICE_X24Y145        LUT3 (Prop_lut3_I0_O)        0.030     0.296 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.296    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X24Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.800     0.039    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X24Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism              0.055     0.094    
    SLICE_X24Y145        FDRE (Hold_fdre_C_D)         0.075     0.169    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.332ns  (logic 0.107ns (32.233%)  route 0.225ns (67.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X14Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.107     0.183 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.225     0.408    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d6[1]
    SLICE_X18Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X18Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
                         clock pessimism              0.246     0.291    
    SLICE_X18Y148        FDRE (Hold_fdre_C_D)        -0.012     0.279    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d7_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.230%)  route 0.107ns (51.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X15Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.100     0.190 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[0]/Q
                         net (fo=3, routed)           0.107     0.297    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8[0]
    SLICE_X14Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X14Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/C
                         clock pessimism              0.059     0.104    
    SLICE_X14Y147        FDRE (Hold_fdre_C_D)         0.059     0.163    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y0    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y78     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y162    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y156    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y198    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y196    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y194    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y164    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y141    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y141     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o
  To Clock:  clkfb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y6    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p1
  To Clock:  lvds_dco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.275ns  (logic 0.805ns (63.140%)  route 0.470ns (36.860%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 16.549 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.206 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.207    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.373 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.373    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.937    16.549    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.708    
                         clock uncertainty           -0.035    16.672    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.721    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.721    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                 10.349    

Slack (MET) :             10.366ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.258ns  (logic 0.788ns (62.642%)  route 0.470ns (37.358%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 16.549 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.206 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.207    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.356 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.356    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.937    16.549    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.708    
                         clock uncertainty           -0.035    16.672    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.721    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.721    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                 10.366    

Slack (MET) :             10.404ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.220ns  (logic 0.750ns (61.478%)  route 0.470ns (38.522%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 16.549 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.206 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.207    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.318 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.318    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.937    16.549    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.158    16.708    
                         clock uncertainty           -0.035    16.672    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.721    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.721    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                 10.404    

Slack (MET) :             10.404ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.220ns  (logic 0.750ns (61.478%)  route 0.470ns (38.522%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 16.549 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.206 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.207    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.318    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.937    16.549    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.158    16.708    
                         clock uncertainty           -0.035    16.672    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.721    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.721    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                 10.404    

Slack (MET) :             10.455ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.221ns  (logic 0.752ns (61.576%)  route 0.469ns (38.424%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.319 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.319    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.990    16.602    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.158    16.761    
                         clock uncertainty           -0.035    16.725    
    SLICE_X7Y99          FDCE (Setup_fdce_C_D)        0.049    16.774    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                 10.455    

Slack (MET) :             10.472ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.204ns  (logic 0.735ns (61.034%)  route 0.469ns (38.966%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.302 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.302    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.990    16.602    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.761    
                         clock uncertainty           -0.035    16.725    
    SLICE_X7Y99          FDCE (Setup_fdce_C_D)        0.049    16.774    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.472    

Slack (MET) :             10.510ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.166ns  (logic 0.697ns (59.764%)  route 0.469ns (40.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.264 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.264    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.990    16.602    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.761    
                         clock uncertainty           -0.035    16.725    
    SLICE_X7Y99          FDCE (Setup_fdce_C_D)        0.049    16.774    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 10.510    

Slack (MET) :             10.510ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.166ns  (logic 0.697ns (59.764%)  route 0.469ns (40.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.313     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.469     5.790    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.153 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.264 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.264    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.990    16.602    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.158    16.761    
                         clock uncertainty           -0.035    16.725    
    SLICE_X7Y99          FDCE (Setup_fdce_C_D)        0.049    16.774    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 10.510    

Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.010ns  (logic 0.266ns (26.343%)  route 0.744ns (73.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    1.989ns = ( 4.965 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.181     4.965    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.223     5.188 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.539    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.582 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.393     5.975    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.990    16.602    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.761    
                         clock uncertainty           -0.035    16.725    
    SLICE_X7Y99          FDCE (Setup_fdce_C_CE)      -0.201    16.524    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.524    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 10.550    

Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.010ns  (logic 0.266ns (26.343%)  route 0.744ns (73.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 16.602 - 14.881 ) 
    Source Clock Delay      (SCD):    1.989ns = ( 4.965 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.181     4.965    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.223     5.188 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.539    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.582 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.393     5.975    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.990    16.602    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.761    
                         clock uncertainty           -0.035    16.725    
    SLICE_X7Y99          FDCE (Setup_fdce_C_CE)      -0.201    16.524    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.524    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 10.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 4.237 - 2.976 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 4.030 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.622     4.030    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.100     4.130 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.258    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.029     4.287 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.287    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.756     4.237    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.207     4.030    
    SLICE_X7Y102         FDCE (Hold_fdce_C_D)         0.075     4.105    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.105    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 4.237 - 2.976 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 4.030 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.622     4.030    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.100     4.130 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.258    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y102         LUT2 (Prop_lut2_I1_O)        0.028     4.286 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.286    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.756     4.237    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.207     4.030    
    SLICE_X7Y102         FDCE (Hold_fdce_C_D)         0.060     4.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (72.167%)  route 0.098ns (27.833%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 4.258 - 2.976 ) 
    Source Clock Delay      (SCD):    1.085ns = ( 4.061 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.653     4.061    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.100     4.161 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.259    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.371 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.371    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.412 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.412    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.776     4.258    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.118     4.139    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.071     4.210    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 4.274 - 2.976 ) 
    Source Clock Delay      (SCD):    1.085ns = ( 4.061 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.653     4.061    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.100     4.161 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.259    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.336 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.336    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.792     4.274    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.212     4.061    
    SLICE_X7Y98          FDCE (Hold_fdce_C_D)         0.071     4.132    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.228 - 2.976 ) 
    Source Clock Delay      (SCD):    1.050ns = ( 4.026 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.618     4.026    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.100     4.126 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.101     4.228    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.305 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.305    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.746     4.228    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.201     4.026    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.071     4.097    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (63.087%)  route 0.104ns (36.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 4.258 - 2.976 ) 
    Source Clock Delay      (SCD):    1.071ns = ( 4.047 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.639     4.047    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.100     4.147 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.104     4.251    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.328 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.328    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.776     4.258    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.210     4.047    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.071     4.118    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.118    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (63.087%)  route 0.104ns (36.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.323 - 2.976 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 4.102 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.694     4.102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.100     4.202 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.104     4.306    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.383 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.383    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.841     4.323    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.220     4.102    
    SLICE_X7Y97          FDCE (Hold_fdce_C_D)         0.071     4.173    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.362ns  (logic 0.264ns (73.014%)  route 0.098ns (26.986%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 4.258 - 2.976 ) 
    Source Clock Delay      (SCD):    1.085ns = ( 4.061 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.653     4.061    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.100     4.161 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.259    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.371 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.371    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.423 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.423    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.776     4.258    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.118     4.139    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.071     4.210    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.423    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.228 - 2.976 ) 
    Source Clock Delay      (SCD):    1.050ns = ( 4.026 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.618     4.026    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.100     4.126 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/Q
                         net (fo=2, routed)           0.101     4.227    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.310 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.310    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.746     4.228    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.201     4.026    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.071     4.097    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.310    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.290ns  (logic 0.179ns (61.662%)  route 0.111ns (38.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.228 - 2.976 ) 
    Source Clock Delay      (SCD):    1.050ns = ( 4.026 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.618     4.026    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.100     4.126 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.111     4.238    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     4.317 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.317    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.746     4.228    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.201     4.026    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.071     4.097    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y97      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y97      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y97      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_2
  To Clock:  clk1_bufin_2

Setup :            0  Failing Endpoints,  Worst Slack        0.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.167ns  (logic 0.259ns (22.188%)  route 0.908ns (77.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 1.155 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( -1.664 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.510    -1.664    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y225         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y225         FDRE (Prop_fdre_C_Q)         0.259    -1.405 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.908    -0.496    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din[0]
    SLICE_X2Y194         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.226     1.155    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y194         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.709     0.446    
                         clock uncertainty           -0.133     0.314    
    SLICE_X2Y194         FDCE (Setup_fdce_C_D)       -0.002     0.312    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.475%)  route 0.893ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 1.154 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.258ns = ( -1.663 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.511    -1.663    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y223         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y223         FDRE (Prop_fdre_C_Q)         0.259    -1.404 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.893    -0.510    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din[1]
    SLICE_X2Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.225     1.154    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
                         clock pessimism             -0.709     0.445    
                         clock uncertainty           -0.133     0.313    
    SLICE_X2Y192         FDCE (Setup_fdce_C_D)       -0.002     0.311    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.094ns  (logic 0.259ns (23.669%)  route 0.835ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.884ns = ( 1.092 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( -1.808 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.366    -1.808    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.549 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.835    -0.713    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X25Y156        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.163     1.092    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X25Y156        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.629     0.463    
                         clock uncertainty           -0.133     0.331    
    SLICE_X25Y156        FDRE (Setup_fdre_C_CE)      -0.201     0.130    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.094ns  (logic 0.259ns (23.669%)  route 0.835ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.884ns = ( 1.092 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( -1.808 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.366    -1.808    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.549 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.835    -0.713    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X25Y156        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.163     1.092    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X25Y156        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism             -0.629     0.463    
                         clock uncertainty           -0.133     0.331    
    SLICE_X25Y156        FDRE (Setup_fdre_C_CE)      -0.201     0.130    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.094ns  (logic 0.259ns (23.674%)  route 0.835ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.883ns = ( 1.093 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( -1.808 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.366    -1.808    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.549 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.835    -0.714    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y155        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y155        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.629     0.464    
                         clock uncertainty           -0.133     0.332    
    SLICE_X24Y155        FDRE (Setup_fdre_C_CE)      -0.201     0.131    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.094ns  (logic 0.259ns (23.674%)  route 0.835ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.883ns = ( 1.093 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( -1.808 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.366    -1.808    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.549 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.835    -0.714    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y155        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y155        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.629     0.464    
                         clock uncertainty           -0.133     0.332    
    SLICE_X24Y155        FDRE (Setup_fdre_C_CE)      -0.201     0.131    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.093ns  (logic 0.259ns (23.693%)  route 0.834ns (76.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 1.096 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( -1.808 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.366    -1.808    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.549 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.834    -0.715    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X23Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X23Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/C
                         clock pessimism             -0.629     0.467    
                         clock uncertainty           -0.133     0.335    
    SLICE_X23Y151        FDRE (Setup_fdre_C_CE)      -0.201     0.134    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.093ns  (logic 0.259ns (23.693%)  route 0.834ns (76.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 1.096 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( -1.808 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.366    -1.808    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.549 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.834    -0.715    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X23Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X23Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/C
                         clock pessimism             -0.629     0.467    
                         clock uncertainty           -0.133     0.335    
    SLICE_X23Y151        FDRE (Setup_fdre_C_CE)      -0.201     0.134    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.028ns  (logic 0.259ns (25.196%)  route 0.769ns (74.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns = ( 1.140 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( -1.645 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.529    -1.645    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y205         FDRE (Prop_fdre_C_Q)         0.259    -1.386 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.769    -0.617    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1[1]
    SLICE_X2Y175         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.211     1.140    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y175         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.709     0.431    
                         clock uncertainty           -0.133     0.299    
    SLICE_X2Y175         FDRE (Setup_fdre_C_D)       -0.002     0.297    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.025ns  (logic 0.259ns (25.266%)  route 0.766ns (74.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.878ns = ( 1.098 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( -1.809 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.809    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y158         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.766    -0.784    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1__0[1]
    SLICE_X17Y154        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.169     1.098    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X17Y154        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]/C
                         clock pessimism             -0.629     0.469    
                         clock uncertainty           -0.133     0.337    
    SLICE_X17Y154        FDRE (Setup_fdre_C_CE)      -0.201     0.136    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.146%)  route 0.228ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns = ( 0.096 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 0.132 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.633     0.132    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y145         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.118     0.250 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.228     0.478    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1[1]
    SLICE_X4Y152         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y152         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                         clock pessimism              0.231     0.327    
    SLICE_X4Y152         FDRE (Hold_fdre_C_D)         0.037     0.364    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.424%)  route 0.244ns (65.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns = ( 0.096 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 0.132 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.633     0.132    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X5Y143         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.100     0.232 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.244     0.476    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2[1]
    SLICE_X7Y151         LUT3 (Prop_lut3_I2_O)        0.028     0.504 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.504    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X7Y151         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y151         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism              0.231     0.327    
    SLICE_X7Y151         FDRE (Hold_fdre_C_D)         0.060     0.387    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.247%)  route 0.088ns (40.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 0.065 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.591     0.090    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X15Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.100     0.190 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/Q
                         net (fo=3, routed)           0.088     0.278    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6[0]
    SLICE_X14Y150        LUT3 (Prop_lut3_I0_O)        0.028     0.306 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/p_1_in[8]
    SLICE_X14Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.065    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X14Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.036     0.101    
    SLICE_X14Y150        FDRE (Hold_fdre_C_D)         0.087     0.188    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.390ns  (logic 0.147ns (37.718%)  route 0.243ns (62.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 0.065 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.604     0.103    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X8Y145         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_fdre_C_Q)         0.118     0.221 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.243     0.464    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5[1]
    SLICE_X11Y150        LUT3 (Prop_lut3_I0_O)        0.029     0.493 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.493    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X11Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.065    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.231     0.296    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.075     0.371    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.131%)  route 0.255ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 0.065 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.104    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X11Y149        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.100     0.204 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.255     0.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5[1]
    SLICE_X15Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.065    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X15Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[1]/C
                         clock pessimism              0.231     0.296    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.038     0.334    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.145%)  route 0.232ns (71.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns = ( 0.096 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 0.132 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.633     0.132    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.091     0.223 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/Q
                         net (fo=1, routed)           0.232     0.455    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2[0]
    SLICE_X4Y152         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y152         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/C
                         clock pessimism              0.231     0.327    
    SLICE_X4Y152         FDRE (Hold_fdre_C_D)        -0.006     0.321    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.389ns  (logic 0.146ns (37.558%)  route 0.243ns (62.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 0.065 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.604     0.103    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X8Y145         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_fdre_C_Q)         0.118     0.221 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.243     0.464    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5[1]
    SLICE_X11Y150        LUT3 (Prop_lut3_I2_O)        0.028     0.492 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.492    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/p_1_in[8]
    SLICE_X11Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.065    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y150        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.231     0.296    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.060     0.356    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.416ns  (logic 0.146ns (35.105%)  route 0.270ns (64.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.118 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.118     0.236 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.270     0.506    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X5Y144         LUT3 (Prop_lut3_I1_O)        0.028     0.534 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.534    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.836     0.104    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X5Y144         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.231     0.335    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.061     0.396    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns = ( 0.063 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 0.087 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.588     0.087    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X18Y158        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y158        FDRE (Prop_fdre_C_Q)         0.118     0.205 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.077     0.282    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9[0]
    SLICE_X19Y158        LUT3 (Prop_lut3_I2_O)        0.030     0.312 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.312    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.063    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X19Y158        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism              0.035     0.098    
    SLICE_X19Y158        FDRE (Hold_fdre_C_D)         0.075     0.173    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.418ns  (logic 0.146ns (34.937%)  route 0.272ns (65.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.118 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.118     0.236 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.272     0.508    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X5Y144         LUT3 (Prop_lut3_I1_O)        0.028     0.536 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.536    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.836     0.104    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X5Y144         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.231     0.335    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.061     0.396    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_2
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y1    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y142    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y130    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y218    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y216    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y106    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y158     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X6Y156     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_2
  To Clock:  clkfb_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_2
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y7    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p2
  To Clock:  lvds_dco1_p2

Setup :            0  Failing Endpoints,  Worst Slack        9.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.939ns  (logic 0.266ns (13.718%)  route 1.673ns (86.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 18.734 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.996     9.491    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.097    18.734    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.676    19.409    
                         clock uncertainty           -0.035    19.374    
    SLICE_X5Y6           FDCE (Setup_fdce_C_CE)      -0.201    19.173    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.939ns  (logic 0.266ns (13.718%)  route 1.673ns (86.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 18.734 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.996     9.491    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.097    18.734    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.676    19.409    
                         clock uncertainty           -0.035    19.374    
    SLICE_X5Y6           FDCE (Setup_fdce_C_CE)      -0.201    19.173    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.939ns  (logic 0.266ns (13.718%)  route 1.673ns (86.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 18.734 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.996     9.491    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.097    18.734    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.676    19.409    
                         clock uncertainty           -0.035    19.374    
    SLICE_X5Y6           FDCE (Setup_fdce_C_CE)      -0.201    19.173    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.939ns  (logic 0.266ns (13.718%)  route 1.673ns (86.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 18.734 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.996     9.491    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.097    18.734    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.676    19.409    
                         clock uncertainty           -0.035    19.374    
    SLICE_X5Y6           FDCE (Setup_fdce_C_CE)      -0.201    19.173    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.888ns  (logic 0.266ns (14.091%)  route 1.622ns (85.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 18.747 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.944     9.439    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.110    18.747    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.716    19.462    
                         clock uncertainty           -0.035    19.427    
    SLICE_X5Y4           FDCE (Setup_fdce_C_CE)      -0.201    19.226    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  9.787    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.888ns  (logic 0.266ns (14.091%)  route 1.622ns (85.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 18.747 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.944     9.439    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.110    18.747    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.716    19.462    
                         clock uncertainty           -0.035    19.427    
    SLICE_X5Y4           FDCE (Setup_fdce_C_CE)      -0.201    19.226    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  9.787    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.888ns  (logic 0.266ns (14.091%)  route 1.622ns (85.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 18.747 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.944     9.439    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.110    18.747    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.716    19.462    
                         clock uncertainty           -0.035    19.427    
    SLICE_X5Y4           FDCE (Setup_fdce_C_CE)      -0.201    19.226    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  9.787    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.888ns  (logic 0.266ns (14.091%)  route 1.622ns (85.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 18.747 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.944     9.439    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.110    18.747    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.716    19.462    
                         clock uncertainty           -0.035    19.427    
    SLICE_X5Y4           FDCE (Setup_fdce_C_CE)      -0.201    19.226    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  9.787    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.829ns  (logic 0.266ns (14.546%)  route 1.563ns (85.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 18.727 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.885     9.380    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.091    18.727    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.700    19.427    
                         clock uncertainty           -0.035    19.391    
    SLICE_X5Y5           FDCE (Setup_fdce_C_CE)      -0.201    19.190    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.829ns  (logic 0.266ns (14.546%)  route 1.563ns (85.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 18.727 - 14.881 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 7.551 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.742     7.551    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.223     7.774 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.677     8.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.043     8.495 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.885     9.380    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.091    18.727    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.700    19.427    
                         clock uncertainty           -0.035    19.391    
    SLICE_X5Y5           FDCE (Setup_fdce_C_CE)      -0.201    19.190    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  9.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.610ns  (logic 0.183ns (29.993%)  route 0.427ns (70.007%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 5.919 - 2.976 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 5.427 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.994     5.427    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.100     5.527 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.427     5.954    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X5Y4           LUT1 (Prop_lut1_I0_O)        0.028     5.982 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     5.982    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     6.037 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.037    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_7
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.413     5.919    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism             -0.493     5.427    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.071     5.498    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.498    
                         arrival time                           6.037    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.622ns  (logic 0.130ns (20.899%)  route 0.492ns (79.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 5.869 - 2.976 ) 
    Source Clock Delay      (SCD):    2.401ns = ( 5.377 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.944     5.377    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     5.477 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.492     5.969    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X3Y7           LUT3 (Prop_lut3_I0_O)        0.030     5.999 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     5.999    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.363     5.869    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.493     5.377    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.075     5.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           5.999    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.625ns  (logic 0.177ns (28.335%)  route 0.448ns (71.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 5.859 - 2.976 ) 
    Source Clock Delay      (SCD):    2.404ns = ( 5.380 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.948     5.380    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.100     5.480 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.448     5.928    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     6.005 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.005    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X5Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.353     5.859    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.479     5.380    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.071     5.451    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.625ns  (logic 0.177ns (28.324%)  route 0.448ns (71.676%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 5.900 - 2.976 ) 
    Source Clock Delay      (SCD):    2.434ns = ( 5.410 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.978     5.410    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.100     5.510 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.448     5.958    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     6.035 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.035    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.394     5.900    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.490     5.410    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.071     5.481    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           6.035    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.627ns  (logic 0.179ns (28.564%)  route 0.448ns (71.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 5.900 - 2.976 ) 
    Source Clock Delay      (SCD):    2.434ns = ( 5.410 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.978     5.410    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.100     5.510 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.448     5.958    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     6.037 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.037    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.394     5.900    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.490     5.410    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.071     5.481    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           6.037    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.628ns  (logic 0.177ns (28.190%)  route 0.451ns (71.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 5.908 - 2.976 ) 
    Source Clock Delay      (SCD):    2.446ns = ( 5.422 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.989     5.422    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.100     5.522 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.451     5.972    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     6.049 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.049    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.402     5.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.487     5.422    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.071     5.493    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.620ns  (logic 0.128ns (20.644%)  route 0.492ns (79.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 5.869 - 2.976 ) 
    Source Clock Delay      (SCD):    2.401ns = ( 5.377 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.944     5.377    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     5.477 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.492     5.969    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.028     5.997 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     5.997    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.363     5.869    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.493     5.377    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.060     5.437    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -5.437    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.701ns  (logic 0.253ns (36.096%)  route 0.448ns (63.904%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 5.908 - 2.976 ) 
    Source Clock Delay      (SCD):    2.434ns = ( 5.410 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.978     5.410    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y5           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.100     5.510 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.448     5.958    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.070 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.111 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.111    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.402     5.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y6           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.431     5.478    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.071     5.549    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.549    
                         arrival time                           6.111    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.604ns  (logic 0.100ns (16.564%)  route 0.504ns (83.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 5.869 - 2.976 ) 
    Source Clock Delay      (SCD):    2.401ns = ( 5.377 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.944     5.377    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     5.477 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.504     5.981    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.363     5.869    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X3Y7           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.493     5.377    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.041     5.418    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           5.981    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.637ns  (logic 0.210ns (32.960%)  route 0.427ns (67.040%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 5.919 - 2.976 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 5.427 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.994     5.427    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.100     5.527 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.427     5.954    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X5Y4           LUT1 (Prop_lut1_I0_O)        0.028     5.982 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     5.982    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     6.064 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.064    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_6
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.413     5.919    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X5Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism             -0.493     5.427    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.071     5.498    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.498    
                         arrival time                           6.064    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p2
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y6       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y6       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X5Y6       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X5Y6       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X5Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X5Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X5Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X5Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X5Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X5Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X5Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X3Y7       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_4
  To Clock:  clk1_bufin_4

Setup :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.239ns  (logic 0.259ns (20.908%)  route 0.980ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 2.934 - 2.976 ) 
    Source Clock Delay      (SCD):    0.079ns = ( 0.674 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.522     0.674    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/data_clk
    SLICE_X0Y214         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.259     0.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.980     1.913    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0[1]
    SLICE_X1Y186         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.222     2.934    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X1Y186         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.166     2.768    
                         clock uncertainty           -0.133     2.635    
    SLICE_X1Y186         FDRE (Setup_fdre_C_D)       -0.022     2.613    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.613    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.233ns  (logic 0.259ns (21.002%)  route 0.974ns (78.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.046ns = ( 2.930 - 2.976 ) 
    Source Clock Delay      (SCD):    0.075ns = ( 0.670 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.518     0.670    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X4Y216         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_fdre_C_Q)         0.259     0.929 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.974     1.903    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1[1]
    SLICE_X6Y184         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.218     2.930    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y184         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.166     2.764    
                         clock uncertainty           -0.133     2.631    
    SLICE_X6Y184         FDRE (Setup_fdre_C_D)       -0.002     2.629    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.215ns  (logic 0.259ns (21.320%)  route 0.956ns (78.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.045ns = ( 2.931 - 2.976 ) 
    Source Clock Delay      (SCD):    0.083ns = ( 0.678 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.526     0.678    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDRE (Prop_fdre_C_Q)         0.259     0.937 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.956     1.893    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1[1]
    SLICE_X2Y166         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.219     2.931    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y166         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.166     2.765    
                         clock uncertainty           -0.133     2.632    
    SLICE_X2Y166         FDRE (Setup_fdre_C_D)       -0.002     2.630    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          2.630    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.147ns  (logic 0.259ns (22.588%)  route 0.888ns (77.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.080ns = ( 2.896 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.130ns = ( 0.465 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.313     0.465    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y152        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.259     0.724 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.888     1.611    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.184     2.896    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/C
                         clock pessimism             -0.179     2.717    
                         clock uncertainty           -0.133     2.584    
    SLICE_X10Y139        FDRE (Setup_fdre_C_CE)      -0.178     2.406    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                          2.406    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.147ns  (logic 0.259ns (22.588%)  route 0.888ns (77.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.080ns = ( 2.896 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.130ns = ( 0.465 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.313     0.465    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y152        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.259     0.724 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.888     1.611    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.184     2.896    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism             -0.179     2.717    
                         clock uncertainty           -0.133     2.584    
    SLICE_X10Y139        FDRE (Setup_fdre_C_CE)      -0.178     2.406    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                          2.406    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.059%)  route 0.864ns (76.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.053ns = ( 2.923 - 2.976 ) 
    Source Clock Delay      (SCD):    0.086ns = ( 0.681 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.681    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y203         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.259     0.940 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.864     1.804    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din[0]
    SLICE_X6Y177         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.211     2.923    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y177         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.166     2.757    
                         clock uncertainty           -0.133     2.624    
    SLICE_X6Y177         FDCE (Setup_fdce_C_D)       -0.002     2.622    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.043ns  (logic 0.259ns (24.827%)  route 0.784ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.080ns = ( 2.896 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.130ns = ( 0.465 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.313     0.465    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y152        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.259     0.724 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.784     1.508    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.184     2.896    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/C
                         clock pessimism             -0.179     2.717    
                         clock uncertainty           -0.133     2.584    
    SLICE_X12Y139        FDRE (Setup_fdre_C_CE)      -0.178     2.406    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                          2.406    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.043ns  (logic 0.259ns (24.827%)  route 0.784ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.080ns = ( 2.896 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.130ns = ( 0.465 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.313     0.465    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y152        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.259     0.724 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.784     1.508    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.184     2.896    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism             -0.179     2.717    
                         clock uncertainty           -0.133     2.584    
    SLICE_X12Y139        FDRE (Setup_fdre_C_CE)      -0.178     2.406    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                          2.406    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.890ns  (logic 0.392ns (44.035%)  route 0.498ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.038ns = ( 2.938 - 2.976 ) 
    Source Clock Delay      (SCD):    0.203ns = ( 0.798 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.646     0.798    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    ILOGIC_X0Y202        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y202        IDDR (Prop_iddr_C_Q1)        0.392     1.190 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/Q1
                         net (fo=1, routed)           0.498     1.688    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/q1
    SLICE_X0Y197         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.226     2.938    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y197         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
                         clock pessimism             -0.166     2.772    
                         clock uncertainty           -0.133     2.639    
    SLICE_X0Y197         FDRE (Setup_fdre_C_D)       -0.045     2.594    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.594    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.188ns  (logic 0.259ns (21.798%)  route 0.929ns (78.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 2.950 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.083ns = ( 0.512 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.356     4.784    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.103 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.941    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.848 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.360     0.512    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y166         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_fdre_C_Q)         0.259     0.771 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           0.929     1.700    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2[1]
    SLICE_X7Y141         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.723     6.454    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.400 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.629    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.712 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.238     2.950    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X7Y141         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
                         clock pessimism             -0.179     2.771    
                         clock uncertainty           -0.133     2.638    
    SLICE_X7Y141         FDRE (Setup_fdre_C_D)       -0.019     2.619    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          2.619    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.648%)  route 0.088ns (40.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 1.557 - 0.595 ) 
    Source Clock Delay      (SCD):    0.692ns = ( 1.287 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.602     1.287    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X13Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.088     1.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5[1]
    SLICE_X12Y139        LUT3 (Prop_lut3_I0_O)        0.030     1.505 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     1.505    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.803     1.557    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism             -0.259     1.298    
    SLICE_X12Y139        FDRE (Hold_fdre_C_D)         0.096     1.394    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 1.557 - 0.595 ) 
    Source Clock Delay      (SCD):    0.692ns = ( 1.287 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.602     1.287    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X13Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.088     1.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5[1]
    SLICE_X12Y139        LUT3 (Prop_lut3_I2_O)        0.028     1.503 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     1.503    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/p_1_in[8]
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.803     1.557    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/C
                         clock pessimism             -0.259     1.298    
    SLICE_X12Y139        FDRE (Hold_fdre_C_D)         0.087     1.385    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.799%)  route 0.097ns (43.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns = ( 1.589 - 0.595 ) 
    Source Clock Delay      (SCD):    0.722ns = ( 1.317 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.632     1.317    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X7Y140         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.100     1.417 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.097     1.515    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3[1]
    SLICE_X6Y140         LUT3 (Prop_lut3_I2_O)        0.028     1.543 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     1.543    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.835     1.589    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y140         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism             -0.261     1.328    
    SLICE_X6Y140         FDRE (Hold_fdre_C_D)         0.087     1.415    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.444ns  (logic 0.148ns (33.323%)  route 0.296ns (66.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 1.557 - 0.595 ) 
    Source Clock Delay      (SCD):    0.681ns = ( 1.276 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.591     1.276    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y152        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.118     1.394 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.296     1.690    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X10Y139        LUT3 (Prop_lut3_I1_O)        0.030     1.720 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     1.720    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.803     1.557    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism             -0.069     1.488    
    SLICE_X10Y139        FDRE (Hold_fdre_C_D)         0.096     1.584    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.649%)  route 0.290ns (69.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 1.592 - 0.595 ) 
    Source Clock Delay      (SCD):    0.711ns = ( 1.306 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.621     1.306    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X3Y156         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.100     1.406 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           0.290     1.696    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3[0]
    SLICE_X3Y146         LUT3 (Prop_lut3_I0_O)        0.028     1.724 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     1.724    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X3Y146         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.838     1.592    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X3Y146         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism             -0.069     1.523    
    SLICE_X3Y146         FDRE (Hold_fdre_C_D)         0.060     1.583    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.442ns  (logic 0.146ns (33.022%)  route 0.296ns (66.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 1.557 - 0.595 ) 
    Source Clock Delay      (SCD):    0.681ns = ( 1.276 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.591     1.276    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y152        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.118     1.394 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.296     1.690    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X10Y139        LUT3 (Prop_lut3_I1_O)        0.028     1.718 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000     1.718    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1_n_0
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.803     1.557    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/C
                         clock pessimism             -0.069     1.488    
    SLICE_X10Y139        FDRE (Hold_fdre_C_D)         0.087     1.575    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.841%)  route 0.084ns (36.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 1.545 - 0.595 ) 
    Source Clock Delay      (SCD):    0.676ns = ( 1.271 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.586     1.271    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X14Y163        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y163        FDRE (Prop_fdre_C_Q)         0.118     1.389 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d6_reg[1]/Q
                         net (fo=3, routed)           0.084     1.473    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d6[1]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.030     1.503 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[9]_i_1/O
                         net (fo=1, routed)           0.000     1.503    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[9]_i_1_n_0
    SLICE_X15Y163        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.791     1.545    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X15Y163        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]/C
                         clock pessimism             -0.263     1.282    
    SLICE_X15Y163        FDRE (Hold_fdre_C_D)         0.075     1.357    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 1.557 - 0.595 ) 
    Source Clock Delay      (SCD):    0.692ns = ( 1.287 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.602     1.287    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X8Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.118     1.405 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/Q
                         net (fo=3, routed)           0.084     1.489    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8[1]
    SLICE_X9Y139         LUT3 (Prop_lut3_I2_O)        0.030     1.519 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[14]_i_1/O
                         net (fo=1, routed)           0.000     1.519    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/p_2_in[14]
    SLICE_X9Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.803     1.557    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X9Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/C
                         clock pessimism             -0.259     1.298    
    SLICE_X9Y139         FDRE (Hold_fdre_C_D)         0.075     1.373    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 1.591 - 0.595 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 1.319 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.634     1.319    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y142         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.118     1.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.084     1.521    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3[1]
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.030     1.551 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     1.551    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X3Y142         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.837     1.591    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X3Y142         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism             -0.261     1.330    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.075     1.405    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.817%)  route 0.097ns (43.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns = ( 1.589 - 0.595 ) 
    Source Clock Delay      (SCD):    0.722ns = ( 1.317 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.719     2.770    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.295 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.685 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.632     1.317    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X7Y141         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.100     1.417 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.097     1.515    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3[1]
    SLICE_X5Y141         LUT3 (Prop_lut3_I0_O)        0.028     1.543 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     1.543    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X5Y141         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.098     3.223    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.724    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.754 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.835     1.589    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y141         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism             -0.258     1.331    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.060     1.391    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_4
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y2    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y202    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y220    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y242    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y248    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X22Y157    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X22Y157    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y162    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y162    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y152    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y147     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y162    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y162    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_4
  To Clock:  clkfb_o_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_4
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y8    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p
  To Clock:  lvds_dco2_p

Setup :            0  Failing Endpoints,  Worst Slack       10.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.392ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.179ns  (logic 0.359ns (30.448%)  route 0.820ns (69.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.427 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.046    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.793    16.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.225    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X6Y164         FDCE (Setup_fdce_C_CE)      -0.178    16.438    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.438    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 10.392    

Slack (MET) :             10.392ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.179ns  (logic 0.359ns (30.448%)  route 0.820ns (69.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.427 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.046    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.793    16.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.225    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X6Y164         FDCE (Setup_fdce_C_CE)      -0.178    16.438    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.438    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 10.392    

Slack (MET) :             10.392ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.179ns  (logic 0.359ns (30.448%)  route 0.820ns (69.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.427 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.046    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.793    16.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.225    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X6Y164         FDCE (Setup_fdce_C_CE)      -0.178    16.438    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.438    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 10.392    

Slack (MET) :             10.392ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.179ns  (logic 0.359ns (30.448%)  route 0.820ns (69.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.427 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.046    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.793    16.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.225    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X6Y164         FDCE (Setup_fdce_C_CE)      -0.178    16.438    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.438    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 10.392    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.203ns  (logic 0.359ns (29.834%)  route 0.844ns (70.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 16.516 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.396     6.070    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.516    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.183    16.699    
                         clock uncertainty           -0.035    16.663    
    SLICE_X6Y161         FDCE (Setup_fdce_C_CE)      -0.178    16.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.485    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.203ns  (logic 0.359ns (29.834%)  route 0.844ns (70.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 16.516 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.396     6.070    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.516    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.183    16.699    
                         clock uncertainty           -0.035    16.663    
    SLICE_X6Y161         FDCE (Setup_fdce_C_CE)      -0.178    16.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.485    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.203ns  (logic 0.359ns (29.834%)  route 0.844ns (70.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 16.516 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.396     6.070    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.516    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.183    16.699    
                         clock uncertainty           -0.035    16.663    
    SLICE_X6Y161         FDCE (Setup_fdce_C_CE)      -0.178    16.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.485    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.203ns  (logic 0.359ns (29.834%)  route 0.844ns (70.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 16.516 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.396     6.070    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.516    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.183    16.699    
                         clock uncertainty           -0.035    16.663    
    SLICE_X6Y161         FDCE (Setup_fdce_C_CE)      -0.178    16.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.485    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.431ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.121ns  (logic 0.359ns (32.023%)  route 0.762ns (67.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 16.449 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.313     5.988    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.815    16.449    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.183    16.632    
                         clock uncertainty           -0.035    16.596    
    SLICE_X6Y162         FDCE (Setup_fdce_C_CE)      -0.178    16.418    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 10.431    

Slack (MET) :             10.431ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.121ns  (logic 0.359ns (32.023%)  route 0.762ns (67.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 16.449 - 14.881 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 4.867 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060     4.867    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.236     5.103 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.449     5.551    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.123     5.674 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.313     5.988    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X6Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.815    16.449    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.183    16.632    
                         clock uncertainty           -0.035    16.596    
    SLICE_X6Y162         FDCE (Setup_fdce_C_CE)      -0.178    16.418    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 10.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 4.193 - 2.976 ) 
    Source Clock Delay      (SCD):    1.030ns = ( 4.006 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.576     4.006    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.118     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.263    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X4Y162         LUT3 (Prop_lut3_I0_O)        0.027     4.290 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.689     4.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.187     4.006    
    SLICE_X4Y162         FDCE (Hold_fdce_C_D)         0.096     4.102    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 4.193 - 2.976 ) 
    Source Clock Delay      (SCD):    1.030ns = ( 4.006 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.576     4.006    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.118     4.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.263    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X4Y162         LUT2 (Prop_lut2_I1_O)        0.028     4.291 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.291    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.689     4.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y162         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.187     4.006    
    SLICE_X4Y162         FDCE (Hold_fdce_C_D)         0.087     4.093    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 4.193 - 2.976 ) 
    Source Clock Delay      (SCD):    1.028ns = ( 4.004 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.574     4.004    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y163         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y163         FDCE (Prop_fdce_C_Q)         0.118     4.122 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.114     4.237    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X6Y163         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.312 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.312    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X6Y163         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.689     4.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y163         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.189     4.004    
    SLICE_X6Y163         FDCE (Hold_fdce_C_D)         0.092     4.096    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.096    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 4.140 - 2.976 ) 
    Source Clock Delay      (SCD):    0.983ns = ( 3.959 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.529     3.959    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.118     4.077 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.115     4.192    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X6Y164         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.267 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.636     4.140    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.181     3.959    
    SLICE_X6Y164         FDCE (Hold_fdce_C_D)         0.092     4.051    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.051    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 4.208 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.589     4.019    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDCE (Prop_fdce_C_Q)         0.118     4.137 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.252    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X6Y161         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.327 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.327    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.704     4.208    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.189     4.019    
    SLICE_X6Y161         FDCE (Hold_fdce_C_D)         0.092     4.111    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 4.101 - 2.976 ) 
    Source Clock Delay      (SCD):    0.950ns = ( 3.926 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.496     3.926    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y165         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.118     4.044 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.148     4.192    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X4Y165         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.598     4.101    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X4Y165         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.176     3.926    
    SLICE_X4Y165         FDCE (Hold_fdce_C_D)         0.032     3.958    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.958    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.696%)  route 0.114ns (34.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 4.193 - 2.976 ) 
    Source Clock Delay      (SCD):    1.028ns = ( 4.004 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.574     4.004    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y163         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y163         FDCE (Prop_fdce_C_Q)         0.118     4.122 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.114     4.237    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X6Y163         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     4.338 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.338    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X6Y163         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.689     4.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y163         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.189     4.004    
    SLICE_X6Y163         FDCE (Hold_fdce_C_D)         0.092     4.096    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.096    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 4.140 - 2.976 ) 
    Source Clock Delay      (SCD):    0.983ns = ( 3.959 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.529     3.959    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.118     4.077 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.115     4.192    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X6Y164         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     4.293 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.293    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.636     4.140    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y164         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.181     3.959    
    SLICE_X6Y164         FDCE (Hold_fdce_C_D)         0.092     4.051    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.051    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 4.208 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.589     4.019    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDCE (Prop_fdce_C_Q)         0.118     4.137 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.252    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X6Y161         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     4.353 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.353    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.704     4.208    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.189     4.019    
    SLICE_X6Y161         FDCE (Hold_fdce_C_D)         0.092     4.111    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.319%)  route 0.146ns (42.681%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 4.208 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.589     4.019    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDCE (Prop_fdce_C_Q)         0.118     4.137 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.146     4.283    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X6Y161         LUT1 (Prop_lut1_I0_O)        0.028     4.311 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     4.311    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X6Y161         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     4.361 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     4.361    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_7
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.704     4.208    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X6Y161         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism             -0.189     4.019    
    SLICE_X6Y161         FDCE (Hold_fdce_C_D)         0.092     4.111    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X4Y162     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y162     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y161     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y164     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y164     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y164     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X6Y164     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X4Y162     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X4Y162     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X4Y162     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X6Y161     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y162     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y162     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y161     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y163     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y164     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y164     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X6Y164     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_1
  To Clock:  clk1_bufin_1

Setup :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.017ns  (logic 0.223ns (21.927%)  route 0.794ns (78.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1.207 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( -1.588 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.552    -1.588    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X3Y94          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.223    -1.365 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/Q
                         net (fo=2, routed)           0.794    -0.571    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1[1]
    SLICE_X6Y111         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.207    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X6Y111         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[1]/C
                         clock pessimism             -0.715     0.492    
                         clock uncertainty           -0.133     0.359    
    SLICE_X6Y111         FDCE (Setup_fdce_C_D)       -0.010     0.349    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.014ns  (logic 0.302ns (29.782%)  route 0.712ns (70.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1.207 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( -1.588 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.552    -1.588    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X2Y96          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.259    -1.329 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/Q
                         net (fo=3, routed)           0.712    -0.617    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1[0]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.043    -0.574 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X6Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.207    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X6Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.715     0.492    
                         clock uncertainty           -0.133     0.359    
    SLICE_X6Y112         FDCE (Setup_fdce_C_D)        0.064     0.423    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.012ns  (logic 0.302ns (29.841%)  route 0.710ns (70.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1.207 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( -1.588 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.552    -1.588    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X2Y96          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.259    -1.329 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/Q
                         net (fo=3, routed)           0.710    -0.619    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1[0]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.043    -0.576 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.576    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X6Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.207    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X6Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.715     0.492    
                         clock uncertainty           -0.133     0.359    
    SLICE_X6Y112         FDCE (Setup_fdce_C_D)        0.065     0.424    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.071ns  (logic 0.223ns (20.820%)  route 0.848ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 1.209 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y154         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.848    -0.702    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1[1]
    SLICE_X3Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.240     1.209    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X3Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.728     0.481    
                         clock uncertainty           -0.133     0.348    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.031     0.317    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.898ns  (logic 0.259ns (28.830%)  route 0.639ns (71.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 1.145 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( -1.775 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.775    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.259    -1.516 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.639    -0.877    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X14Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.176     1.145    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]/C
                         clock pessimism             -0.642     0.503    
                         clock uncertainty           -0.133     0.370    
    SLICE_X14Y127        FDRE (Setup_fdre_C_CE)      -0.178     0.192    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.896ns  (logic 0.259ns (28.895%)  route 0.637ns (71.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( -1.775 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.775    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.259    -1.516 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.637    -0.879    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.174     1.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/C
                         clock pessimism             -0.642     0.501    
                         clock uncertainty           -0.133     0.368    
    SLICE_X14Y125        FDRE (Setup_fdre_C_CE)      -0.178     0.190    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.896ns  (logic 0.259ns (28.895%)  route 0.637ns (71.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( -1.775 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.775    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.259    -1.516 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.637    -0.879    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.174     1.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/C
                         clock pessimism             -0.642     0.501    
                         clock uncertainty           -0.133     0.368    
    SLICE_X14Y125        FDRE (Setup_fdre_C_CE)      -0.178     0.190    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.896ns  (logic 0.259ns (28.895%)  route 0.637ns (71.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( -1.775 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.775    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.259    -1.516 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.637    -0.879    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.174     1.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/C
                         clock pessimism             -0.642     0.501    
                         clock uncertainty           -0.133     0.368    
    SLICE_X14Y125        FDRE (Setup_fdre_C_CE)      -0.178     0.190    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.896ns  (logic 0.259ns (28.895%)  route 0.637ns (71.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( -1.775 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.775    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.259    -1.516 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.637    -0.879    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.174     1.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/C
                         clock pessimism             -0.642     0.501    
                         clock uncertainty           -0.133     0.368    
    SLICE_X14Y125        FDRE (Setup_fdre_C_CE)      -0.178     0.190    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.898ns  (logic 0.259ns (28.830%)  route 0.639ns (71.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 1.145 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( -1.775 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.775    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.259    -1.516 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.639    -0.877    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X14Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.176     1.145    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/C
                         clock pessimism             -0.642     0.503    
                         clock uncertainty           -0.133     0.370    
    SLICE_X14Y127        FDRE (Setup_fdre_C_CE)      -0.178     0.192    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  1.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.465ns = ( 0.130 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.593     0.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y124        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.100     0.230 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/Q
                         net (fo=3, routed)           0.098     0.328    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7[0]
    SLICE_X12Y124        LUT3 (Prop_lut3_I0_O)        0.028     0.356 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_2_in[10]
    SLICE_X12Y124        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.791     0.093    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y124        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/C
                         clock pessimism              0.049     0.141    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.087     0.228    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.465ns = ( 0.130 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.593     0.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y124        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.100     0.230 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[0]/Q
                         net (fo=3, routed)           0.100     0.330    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7[0]
    SLICE_X12Y124        LUT3 (Prop_lut3_I2_O)        0.028     0.358 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[11]_i_1/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_2_in[11]
    SLICE_X12Y124        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.791     0.093    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y124        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/C
                         clock pessimism              0.049     0.141    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.087     0.228    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.184%)  route 0.297ns (74.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.142 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.441ns = ( 0.154 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.154    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.100     0.254 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.297     0.551    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1[0]
    SLICE_X1Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.840     0.142    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/C
                         clock pessimism              0.236     0.377    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.040     0.417    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.990%)  route 0.113ns (53.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 0.097 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 0.132 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.595     0.132    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X15Y122        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.100     0.232 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/Q
                         net (fo=3, routed)           0.113     0.345    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7[0]
    SLICE_X17Y121        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.097    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X17Y121        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/C
                         clock pessimism              0.068     0.164    
    SLICE_X17Y121        FDRE (Hold_fdre_C_D)         0.040     0.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.310%)  route 0.068ns (31.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 0.125 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.435ns = ( 0.160 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.623     0.160    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X4Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.118     0.278 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.068     0.346    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d4[0]
    SLICE_X5Y126         LUT3 (Prop_lut3_I0_O)        0.028     0.374 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.823     0.125    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X5Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.047     0.171    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.060     0.231    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.403ns  (logic 0.118ns (29.278%)  route 0.285ns (70.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.142 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.441ns = ( 0.154 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.154    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/data_clk
    SLICE_X0Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.118     0.272 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.285     0.557    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0[0]
    SLICE_X2Y146         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.840     0.142    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y146         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
                         clock pessimism              0.236     0.377    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.037     0.414    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.111%)  route 0.068ns (31.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns = ( 0.127 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 0.162 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.625     0.162    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.118     0.280 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.068     0.349    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3[0]
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.028     0.377 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.127    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.047     0.173    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.060     0.233    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.215ns  (logic 0.146ns (67.795%)  route 0.069ns (32.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns = ( 0.127 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 0.162 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.625     0.162    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.118     0.280 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.069     0.350    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3[0]
    SLICE_X3Y126         LUT3 (Prop_lut3_I0_O)        0.028     0.378 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.127    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y126         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.047     0.173    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.060     0.233    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.791%)  route 0.134ns (51.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.465ns = ( 0.130 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.593     0.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X11Y124        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.100     0.230 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[0]/Q
                         net (fo=3, routed)           0.134     0.365    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6[0]
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.028     0.393 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.393    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_1_in[8]
    SLICE_X8Y124         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.791     0.093    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X8Y124         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.068     0.160    
    SLICE_X8Y124         FDRE (Hold_fdre_C_D)         0.087     0.247    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.247    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.841%)  route 0.084ns (36.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 0.131 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.430ns = ( 0.165 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.628     0.165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.118     0.283 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.084     0.367    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3[1]
    SLICE_X3Y120         LUT3 (Prop_lut3_I0_O)        0.030     0.397 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.397    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.829     0.131    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y120         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism              0.046     0.176    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.075     0.251    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_1
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y17   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y74     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y160    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y170    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y182    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y138    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y116    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y180    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y120     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_1
  To Clock:  clkfb_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_1
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y23   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p1
  To Clock:  lvds_dco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.105ns  (logic 0.266ns (24.080%)  route 0.839ns (75.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 16.560 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.461     6.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.928    16.560    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.158    16.719    
                         clock uncertainty           -0.035    16.684    
    SLICE_X7Y195         FDCE (Setup_fdce_C_CE)      -0.201    16.483    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.105ns  (logic 0.266ns (24.080%)  route 0.839ns (75.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 16.560 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.461     6.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.928    16.560    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.158    16.719    
                         clock uncertainty           -0.035    16.684    
    SLICE_X7Y195         FDCE (Setup_fdce_C_CE)      -0.201    16.483    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.105ns  (logic 0.266ns (24.080%)  route 0.839ns (75.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 16.560 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.461     6.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.928    16.560    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.158    16.719    
                         clock uncertainty           -0.035    16.684    
    SLICE_X7Y195         FDCE (Setup_fdce_C_CE)      -0.201    16.483    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.105ns  (logic 0.266ns (24.080%)  route 0.839ns (75.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 16.560 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.461     6.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.928    16.560    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.158    16.719    
                         clock uncertainty           -0.035    16.684    
    SLICE_X7Y195         FDCE (Setup_fdce_C_CE)      -0.201    16.483    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.022ns  (logic 0.266ns (26.018%)  route 0.756ns (73.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 16.514 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.036    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.514    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.182    16.696    
                         clock uncertainty           -0.035    16.661    
    SLICE_X7Y196         FDCE (Setup_fdce_C_CE)      -0.201    16.460    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.022ns  (logic 0.266ns (26.018%)  route 0.756ns (73.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 16.514 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.036    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.514    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.182    16.696    
                         clock uncertainty           -0.035    16.661    
    SLICE_X7Y196         FDCE (Setup_fdce_C_CE)      -0.201    16.460    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.022ns  (logic 0.266ns (26.018%)  route 0.756ns (73.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 16.514 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.036    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.514    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.182    16.696    
                         clock uncertainty           -0.035    16.661    
    SLICE_X7Y196         FDCE (Setup_fdce_C_CE)      -0.201    16.460    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.022ns  (logic 0.266ns (26.018%)  route 0.756ns (73.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 16.514 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.036    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.882    16.514    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.182    16.696    
                         clock uncertainty           -0.035    16.661    
    SLICE_X7Y196         FDCE (Setup_fdce_C_CE)      -0.201    16.460    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.475ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.936ns  (logic 0.266ns (28.418%)  route 0.670ns (71.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 16.503 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.292     5.950    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.871    16.503    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.662    
                         clock uncertainty           -0.035    16.626    
    SLICE_X7Y197         FDCE (Setup_fdce_C_CE)      -0.201    16.425    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.425    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 10.475    

Slack (MET) :             10.475ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.936ns  (logic 0.266ns (28.418%)  route 0.670ns (71.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 16.503 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.615    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y200         LUT2 (Prop_lut2_I0_O)        0.043     5.658 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.292     5.950    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.871    16.503    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.662    
                         clock uncertainty           -0.035    16.626    
    SLICE_X7Y197         FDCE (Setup_fdce_C_CE)      -0.201    16.425    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.425    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 10.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.272 - 2.976 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 4.064 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.635     4.064    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.100     4.164 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.292    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y200         LUT3 (Prop_lut3_I0_O)        0.029     4.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.321    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.770     4.272    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.208     4.064    
    SLICE_X7Y200         FDCE (Hold_fdce_C_D)         0.075     4.139    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.139    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.272 - 2.976 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 4.064 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.635     4.064    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDCE (Prop_fdce_C_Q)         0.100     4.164 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.292    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y200         LUT2 (Prop_lut2_I1_O)        0.028     4.320 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.320    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.770     4.272    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y200         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.208     4.064    
    SLICE_X7Y200         FDCE (Hold_fdce_C_D)         0.060     4.124    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.124    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.187 - 2.976 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 3.992 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.564     3.992    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDCE (Prop_fdce_C_Q)         0.100     4.092 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.193    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X7Y197         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.270 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.270    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.685     4.187    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.194     3.992    
    SLICE_X7Y197         FDCE (Hold_fdce_C_D)         0.071     4.063    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.063    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.186 - 2.976 ) 
    Source Clock Delay      (SCD):    1.014ns = ( 3.990 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.562     3.990    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y198         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDCE (Prop_fdce_C_Q)         0.100     4.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.101     4.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.268 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.268    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y198         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.685     4.186    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y198         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.196     3.990    
    SLICE_X7Y198         FDCE (Hold_fdce_C_D)         0.071     4.061    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 4.233 - 2.976 ) 
    Source Clock Delay      (SCD):    1.053ns = ( 4.029 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.601     4.029    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.100     4.129 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y195         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.308 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.233    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y195         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.203     4.029    
    SLICE_X7Y195         FDCE (Hold_fdce_C_D)         0.071     4.100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.202 - 2.976 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 4.008 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.580     4.008    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDCE (Prop_fdce_C_Q)         0.100     4.108 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.209    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y196         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.286 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.286    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.701     4.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.194     4.008    
    SLICE_X7Y196         FDCE (Hold_fdce_C_D)         0.071     4.079    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.185%)  route 0.098ns (34.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.202 - 2.976 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 4.008 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.580     4.008    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDCE (Prop_fdce_C_Q)         0.100     4.108 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.098     4.206    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X7Y196         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.289 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.289    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.701     4.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.194     4.008    
    SLICE_X7Y196         FDCE (Hold_fdce_C_D)         0.071     4.079    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.186 - 2.976 ) 
    Source Clock Delay      (SCD):    1.014ns = ( 3.990 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.562     3.990    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y198         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDCE (Prop_fdce_C_Q)         0.100     4.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/Q
                         net (fo=2, routed)           0.099     4.189    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.272 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.272    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X7Y198         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.685     4.186    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y198         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.196     3.990    
    SLICE_X7Y198         FDCE (Hold_fdce_C_D)         0.071     4.061    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.187 - 2.976 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 3.992 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.564     3.992    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDCE (Prop_fdce_C_Q)         0.100     4.092 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.101     4.193    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X7Y197         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.276 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.276    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.685     4.187    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y197         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.194     3.992    
    SLICE_X7Y197         FDCE (Hold_fdce_C_D)         0.071     4.063    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.063    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.887%)  route 0.110ns (38.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.202 - 2.976 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 4.008 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.580     4.008    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDCE (Prop_fdce_C_Q)         0.100     4.108 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.110     4.218    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X7Y196         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     4.297 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.297    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.701     4.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y196         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.194     4.008    
    SLICE_X7Y196         FDCE (Hold_fdce_C_D)         0.071     4.079    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X7Y200     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y195     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y195     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y195     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y196     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y196     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y200     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y200     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y196     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y196     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y196     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y196     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y198     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y195     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y195     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y195     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y197     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y197     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_3
  To Clock:  clk1_bufin_3

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.456ns  (logic 0.223ns (15.315%)  route 1.233ns (84.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 1.270 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.147ns = ( -1.552 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.525    -1.552    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDRE (Prop_fdre_C_Q)         0.223    -1.329 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           1.233    -0.096    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1[1]
    SLICE_X1Y163         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.220     1.270    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y163         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.734     0.537    
                         clock uncertainty           -0.133     0.404    
    SLICE_X1Y163         FDRE (Setup_fdre_C_D)       -0.019     0.385    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.249ns  (logic 0.223ns (17.852%)  route 1.026ns (82.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 1.269 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.146ns = ( -1.551 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.526    -1.551    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y207         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y207         FDRE (Prop_fdre_C_Q)         0.223    -1.328 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           1.026    -0.302    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1[1]
    SLICE_X1Y164         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.219     1.269    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y164         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.734     0.536    
                         clock uncertainty           -0.133     0.403    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)       -0.022     0.381    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.389ns  (logic 0.259ns (18.650%)  route 1.130ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 1.285 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( -1.725 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352    -1.725    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y170         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.259    -1.466 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.130    -0.337    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_strobe
    SLICE_X4Y133         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.235     1.285    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y133         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.747     0.539    
                         clock uncertainty           -0.133     0.406    
    SLICE_X4Y133         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.376    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.333ns  (logic 0.259ns (19.432%)  route 1.074ns (80.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 1.288 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( -1.725 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352    -1.725    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y170         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.259    -1.466 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.074    -0.393    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_strobe
    SLICE_X4Y136         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.288    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X4Y136         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.747     0.542    
                         clock uncertainty           -0.133     0.409    
    SLICE_X4Y136         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.375    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.310ns  (logic 0.259ns (19.772%)  route 1.051ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 1.285 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( -1.725 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352    -1.725    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y170         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.259    -1.466 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           1.051    -0.415    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_position
    SLICE_X4Y133         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.235     1.285    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X4Y133         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.747     0.539    
                         clock uncertainty           -0.133     0.406    
    SLICE_X4Y133         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.359    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.160ns  (logic 0.223ns (19.222%)  route 0.937ns (80.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 1.270 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -1.550 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.550    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X1Y204         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.223    -1.327 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.937    -0.390    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1[1]
    SLICE_X1Y163         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.220     1.270    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X1Y163         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.734     0.537    
                         clock uncertainty           -0.133     0.404    
    SLICE_X1Y163         FDRE (Setup_fdre_C_D)       -0.010     0.394    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.167ns  (logic 0.223ns (19.101%)  route 0.944ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 1.266 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.150ns = ( -1.555 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.522    -1.555    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y213         FDRE (Prop_fdre_C_Q)         0.223    -1.332 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/Q
                         net (fo=1, routed)           0.944    -0.388    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1[0]
    SLICE_X2Y182         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.216     1.266    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y182         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
                         clock pessimism             -0.734     0.533    
                         clock uncertainty           -0.133     0.400    
    SLICE_X2Y182         FDRE (Setup_fdre_C_D)       -0.002     0.398    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.274ns  (logic 0.259ns (20.324%)  route 1.015ns (79.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 1.288 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( -1.725 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352    -1.725    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y170         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.259    -1.466 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           1.015    -0.451    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_position
    SLICE_X4Y136         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.288    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X4Y136         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.747     0.542    
                         clock uncertainty           -0.133     0.409    
    SLICE_X4Y136         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.362    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.284ns  (logic 0.259ns (20.174%)  route 1.025ns (79.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 1.285 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( -1.725 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352    -1.725    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y170         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.259    -1.466 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.025    -0.442    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_strobe
    SLICE_X4Y133         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.235     1.285    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X4Y133         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.747     0.539    
                         clock uncertainty           -0.133     0.406    
    SLICE_X4Y133         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.372    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.110ns  (logic 0.223ns (20.095%)  route 0.887ns (79.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 1.269 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.152ns = ( -1.557 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.520    -1.557    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223    -1.334 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[0]/Q
                         net (fo=1, routed)           0.887    -0.448    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1[0]
    SLICE_X1Y185         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.219     1.269    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/C
                         clock pessimism             -0.734     0.536    
                         clock uncertainty           -0.133     0.403    
    SLICE_X1Y185         FDRE (Setup_fdre_C_D)       -0.022     0.381    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns = ( 0.072 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.480ns = ( 0.115 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.596     0.115    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X21Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.100     0.215 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d7_reg[1]/Q
                         net (fo=3, routed)           0.090     0.305    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d7[1]
    SLICE_X20Y130        LUT3 (Prop_lut3_I2_O)        0.028     0.333 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l[12]_i_1/O
                         net (fo=1, routed)           0.000     0.333    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l[12]_i_1_n_0
    SLICE_X20Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.796     0.072    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X20Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism              0.055     0.126    
    SLICE_X20Y130        FDRE (Hold_fdre_C_D)         0.087     0.213    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.267ns  (logic 0.129ns (48.359%)  route 0.138ns (51.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.077 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.602     0.121    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X9Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_fdre_C_Q)         0.100     0.221 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.138     0.359    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6[1]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.029     0.388 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.388    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/p_1_in[9]
    SLICE_X10Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.801     0.077    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X10Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_16b_2l_reg[9]/C
                         clock pessimism              0.076     0.152    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.096     0.248    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns = ( 0.107 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 0.150 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.631     0.150    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/data_clk
    SLICE_X1Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.100     0.250 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.095     0.345    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0[0]
    SLICE_X1Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.831     0.107    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
                         clock pessimism              0.055     0.161    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.040     0.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.841%)  route 0.084ns (36.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns = ( 0.075 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.476ns = ( 0.119 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.600     0.119    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X8Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.118     0.237 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.084     0.321    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6[1]
    SLICE_X9Y132         LUT3 (Prop_lut3_I0_O)        0.030     0.351 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.351    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/p_1_in[9]
    SLICE_X9Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.799     0.075    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/C
                         clock pessimism              0.056     0.130    
    SLICE_X9Y132         FDRE (Hold_fdre_C_D)         0.075     0.205    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns = ( 0.107 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 0.150 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.631     0.150    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/data_clk
    SLICE_X1Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.100     0.250 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.095     0.345    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0[1]
    SLICE_X1Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.831     0.107    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                         clock pessimism              0.055     0.161    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.038     0.199    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns = ( 0.078 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.602     0.121    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X10Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDRE (Prop_fdre_C_Q)         0.118     0.239 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d7_reg[1]/Q
                         net (fo=3, routed)           0.084     0.323    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d7[1]
    SLICE_X11Y135        LUT3 (Prop_lut3_I2_O)        0.030     0.353 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l[12]_i_1/O
                         net (fo=1, routed)           0.000     0.353    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/p_2_in[12]
    SLICE_X11Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.802     0.078    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X11Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]/C
                         clock pessimism              0.055     0.132    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.075     0.207    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.164%)  route 0.138ns (51.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.077 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.602     0.121    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X9Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_fdre_C_Q)         0.100     0.221 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.138     0.359    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d6[1]
    SLICE_X10Y134        LUT3 (Prop_lut3_I2_O)        0.028     0.387 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/p_2_in[10]
    SLICE_X10Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.801     0.077    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X10Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]/C
                         clock pessimism              0.076     0.152    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.087     0.239    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.079 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.122 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.603     0.122    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X13Y137        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.100     0.222 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d7_reg[1]/Q
                         net (fo=3, routed)           0.100     0.322    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d7[1]
    SLICE_X13Y137        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.803     0.079    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X13Y137        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
                         clock pessimism              0.044     0.122    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.047     0.169    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d8_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.261ns  (logic 0.132ns (50.566%)  route 0.129ns (49.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.079 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.122 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.603     0.122    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X9Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.100     0.222 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/Q
                         net (fo=3, routed)           0.129     0.351    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5[1]
    SLICE_X8Y137         LUT3 (Prop_lut3_I0_O)        0.032     0.383 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.383    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.803     0.079    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X8Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism              0.055     0.133    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.096     0.229    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.261ns  (logic 0.132ns (50.549%)  route 0.129ns (49.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.476ns = ( 0.119 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.600     0.119    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X19Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y133        FDRE (Prop_fdre_C_Q)         0.100     0.219 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[0]/Q
                         net (fo=3, routed)           0.129     0.348    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8[0]
    SLICE_X18Y133        LUT3 (Prop_lut3_I2_O)        0.032     0.380 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000     0.380    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X18Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.800     0.076    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X18Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism              0.055     0.130    
    SLICE_X18Y133        FDRE (Hold_fdre_C_D)         0.096     0.226    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_3
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y18   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y172    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y114    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y228    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y236    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y240    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y234    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y108    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y133     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_3
  To Clock:  clkfb_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_3
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y24   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  lvds_fco1_p

Setup :            0  Failing Endpoints,  Worst Slack       82.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.288ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.223ns (25.475%)  route 0.652ns (74.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 87.205 - 83.333 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.313     4.212    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.223     4.435 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.652     5.087    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X13Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.187    87.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.213    87.419    
                         clock uncertainty           -0.035    87.383    
    SLICE_X13Y149        FDRE (Setup_fdre_C_D)       -0.008    87.375    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.375    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 82.288    

Slack (MET) :             82.317ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.223ns (27.086%)  route 0.600ns (72.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 87.205 - 83.333 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.313     4.212    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y151         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.223     4.435 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.600     5.035    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[5]
    SLICE_X9Y148         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.187    87.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y148         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.213    87.419    
                         clock uncertainty           -0.035    87.383    
    SLICE_X9Y148         FDRE (Setup_fdre_C_D)       -0.031    87.352    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.352    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                 82.317    

Slack (MET) :             82.400ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.204ns (30.653%)  route 0.462ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 87.186 - 83.333 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.318     4.217    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204     4.421 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.462     4.882    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[9]
    SLICE_X20Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.168    87.186    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X20Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.213    87.400    
                         clock uncertainty           -0.035    87.364    
    SLICE_X20Y150        FDRE (Setup_fdre_C_D)       -0.082    87.282    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.282    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 82.400    

Slack (MET) :             82.528ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.259ns (36.996%)  route 0.441ns (63.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 87.243 - 83.333 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.366     4.265    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.259     4.524 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.441     4.965    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[2]
    SLICE_X3Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.225    87.243    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.306    87.550    
                         clock uncertainty           -0.035    87.514    
    SLICE_X3Y157         FDRE (Setup_fdre_C_D)       -0.022    87.492    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.492    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                 82.528    

Slack (MET) :             82.539ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.204ns (36.245%)  route 0.359ns (63.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.367     4.266    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDRE (Prop_fdre_C_Q)         0.204     4.470 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.359     4.829    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X8Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X8Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.306    87.496    
                         clock uncertainty           -0.035    87.460    
    SLICE_X8Y153         FDRE (Setup_fdre_C_D)       -0.093    87.367    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.367    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                 82.539    

Slack (MET) :             82.548ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.236ns (39.280%)  route 0.365ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 87.205 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X10Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.236     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.365     4.821    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[5]
    SLICE_X9Y147         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.187    87.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y147         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.299    87.505    
                         clock uncertainty           -0.035    87.469    
    SLICE_X9Y147         FDRE (Setup_fdre_C_D)       -0.100    87.369    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.369    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                 82.548    

Slack (MET) :             82.550ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.236ns (38.719%)  route 0.374ns (61.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 87.205 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.236     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.374     4.830    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[15]
    SLICE_X11Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.187    87.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.299    87.505    
                         clock uncertainty           -0.035    87.469    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)       -0.089    87.380    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.380    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 82.550    

Slack (MET) :             82.554ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.236ns (38.340%)  route 0.380ns (61.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 87.205 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.236     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.380     4.836    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[7]
    SLICE_X10Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.187    87.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X10Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.299    87.505    
                         clock uncertainty           -0.035    87.469    
    SLICE_X10Y146        FDRE (Setup_fdre_C_D)       -0.079    87.390    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.390    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                 82.554    

Slack (MET) :             82.565ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.204ns (31.808%)  route 0.437ns (68.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 87.201 - 83.333 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.318     4.217    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X23Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_fdre_C_Q)         0.204     4.421 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.437     4.858    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[12]
    SLICE_X23Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.183    87.201    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X23Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.348    87.550    
                         clock uncertainty           -0.035    87.514    
    SLICE_X23Y145        FDRE (Setup_fdre_C_D)       -0.091    87.423    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.423    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                 82.565    

Slack (MET) :             82.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.223ns (32.057%)  route 0.473ns (67.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 87.242 - 83.333 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.367     4.266    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDRE (Prop_fdre_C_Q)         0.223     4.489 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.473     4.961    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[3]
    SLICE_X7Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.224    87.242    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.356    87.599    
                         clock uncertainty           -0.035    87.563    
    SLICE_X7Y153         FDRE (Setup_fdre_C_D)       -0.019    87.544    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.544    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 82.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (28.041%)  route 0.234ns (71.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.602     1.975    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.091     2.066 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.234     2.300    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[9]
    SLICE_X20Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X20Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.001     2.170    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.602     1.975    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.118     2.093 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.148    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[10]
    SLICE_X16Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.804     2.330    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.354     1.975    
    SLICE_X16Y141        FDRE (Hold_fdre_C_D)         0.042     2.017    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.694%)  route 0.110ns (52.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.977    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.100     2.077 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.110     2.187    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X13Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.805     2.331    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.320     2.010    
    SLICE_X13Y145        FDRE (Hold_fdre_C_D)         0.040     2.050    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.458%)  route 0.111ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y148        FDRE (Prop_fdre_C_Q)         0.100     2.078 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.111     2.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[7]
    SLICE_X11Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.320     2.011    
    SLICE_X11Y148        FDRE (Hold_fdre_C_D)         0.041     2.052    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.794%)  route 0.303ns (75.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.591     1.964    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y151         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.100     2.064 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.303     2.368    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[5]
    SLICE_X9Y148         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y148         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.152     2.179    
    SLICE_X9Y148         FDRE (Hold_fdre_C_D)         0.038     2.217    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.194%)  route 0.102ns (52.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.091     2.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.102     2.171    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X17Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.320     2.011    
    SLICE_X17Y149        FDRE (Hold_fdre_C_D)         0.009     2.020    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.600     1.973    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_fdre_C_Q)         0.100     2.073 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.095     2.168    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[14]
    SLICE_X23Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.802     2.328    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
                         clock pessimism             -0.354     1.973    
    SLICE_X23Y142        FDRE (Hold_fdre_C_D)         0.043     2.016    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.977    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y147        FDRE (Prop_fdre_C_Q)         0.100     2.077 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.095     2.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[12]
    SLICE_X19Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.354     1.977    
    SLICE_X19Y147        FDRE (Hold_fdre_C_D)         0.043     2.020    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.603     1.976    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.095     2.171    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X13Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.804     2.330    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.353     1.976    
    SLICE_X13Y142        FDRE (Hold_fdre_C_D)         0.043     2.019    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.483%)  route 0.098ns (49.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.598     1.971    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X24Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y146        FDRE (Prop_fdre_C_Q)         0.100     2.071 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.098     2.169    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[12]
    SLICE_X24Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.800     2.326    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X24Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.354     1.971    
    SLICE_X24Y146        FDRE (Hold_fdre_C_D)         0.041     2.012    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y3  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y143   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y143   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y142  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X18Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y147   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y142  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y147   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y149  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y155   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y149  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y149  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y147  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y147  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y155   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y149  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X18Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X18Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y141  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y143   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y143   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y143   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y143  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  lvds_fco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.434ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.259ns (31.595%)  route 0.561ns (68.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 87.142 - 83.333 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.380     4.172    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X2Y144         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.259     4.431 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.561     4.992    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[2]
    SLICE_X1Y147         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.244    87.142    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y147         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.338    87.480    
                         clock uncertainty           -0.035    87.445    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)       -0.019    87.426    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.426    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                 82.434    

Slack (MET) :             82.467ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.259ns (32.370%)  route 0.541ns (67.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 87.119 - 83.333 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.360     4.152    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y164         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.259     4.411 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.541     4.953    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[2]
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.221    87.119    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.345    87.464    
                         clock uncertainty           -0.035    87.429    
    SLICE_X3Y160         FDRE (Setup_fdre_C_D)       -0.010    87.419    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.419    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                 82.467    

Slack (MET) :             82.548ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.223ns (33.014%)  route 0.452ns (66.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 87.058 - 83.333 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.100    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y159        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_fdre_C_Q)         0.223     4.323 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.452     4.776    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[15]
    SLICE_X25Y159        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.058    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y159        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.320    87.378    
                         clock uncertainty           -0.035    87.343    
    SLICE_X25Y159        FDRE (Setup_fdre_C_D)       -0.019    87.324    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.324    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                 82.548    

Slack (MET) :             82.556ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.223ns (33.381%)  route 0.445ns (66.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.102    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y153        FDRE (Prop_fdre_C_Q)         0.223     4.325 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.445     4.771    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[12]
    SLICE_X25Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.060    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.320    87.380    
                         clock uncertainty           -0.035    87.345    
    SLICE_X25Y153        FDRE (Setup_fdre_C_D)       -0.019    87.326    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.326    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 82.556    

Slack (MET) :             82.566ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.259ns (35.418%)  route 0.472ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 87.066 - 83.333 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.102    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y157         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y157         FDRE (Prop_fdre_C_Q)         0.259     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.472     4.834    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[4]
    SLICE_X8Y157         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.168    87.066    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y157         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.369    87.435    
                         clock uncertainty           -0.035    87.400    
    SLICE_X8Y157         FDRE (Setup_fdre_C_D)        0.000    87.400    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.400    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                 82.566    

Slack (MET) :             82.570ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.223ns (34.576%)  route 0.422ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 87.057 - 83.333 ) 
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.304     4.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y161        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y161        FDRE (Prop_fdre_C_Q)         0.223     4.319 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.422     4.741    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X25Y160        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.057    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X25Y160        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.320    87.377    
                         clock uncertainty           -0.035    87.342    
    SLICE_X25Y160        FDRE (Setup_fdre_C_D)       -0.031    87.311    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.311    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                 82.570    

Slack (MET) :             82.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.223ns (34.702%)  route 0.420ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.100    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y154        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223     4.323 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.420     4.743    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[15]
    SLICE_X24Y154        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.060    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X24Y154        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.320    87.380    
                         clock uncertainty           -0.035    87.345    
    SLICE_X24Y154        FDRE (Setup_fdre_C_D)       -0.019    87.326    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.326    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 82.583    

Slack (MET) :             82.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.223ns (32.061%)  route 0.473ns (67.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.304     4.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y151        FDRE (Prop_fdre_C_Q)         0.223     4.319 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.473     4.792    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[12]
    SLICE_X24Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.060    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.369    87.429    
                         clock uncertainty           -0.035    87.394    
    SLICE_X24Y151        FDRE (Setup_fdre_C_D)       -0.019    87.375    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.375    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 82.583    

Slack (MET) :             82.585ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.223ns (34.809%)  route 0.418ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.100    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y153        FDRE (Prop_fdre_C_Q)         0.223     4.323 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.418     4.741    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[11]
    SLICE_X25Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.060    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.320    87.380    
                         clock uncertainty           -0.035    87.345    
    SLICE_X25Y153        FDRE (Setup_fdre_C_D)       -0.019    87.326    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.326    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                 82.585    

Slack (MET) :             82.585ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.223ns (32.716%)  route 0.459ns (67.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 87.058 - 83.333 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.302     4.094    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y159        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y159        FDRE (Prop_fdre_C_Q)         0.223     4.317 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.459     4.776    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[14]
    SLICE_X25Y159        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.058    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y159        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.369    87.427    
                         clock uncertainty           -0.035    87.392    
    SLICE_X25Y159        FDRE (Setup_fdre_C_D)       -0.031    87.361    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.361    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                 82.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.588     1.967    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y155        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_fdre_C_Q)         0.100     2.067 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.095     2.162    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.326    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.345     1.981    
    SLICE_X11Y154        FDRE (Hold_fdre_C_D)         0.040     2.021    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.615     1.994    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y160         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.096     2.190    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[3]
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.824     2.356    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
                         clock pessimism             -0.347     2.009    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.038     2.047    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.966    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y153        FDRE (Prop_fdre_C_Q)         0.100     2.066 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.096     2.162    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[14]
    SLICE_X19Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.326    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.360     1.966    
    SLICE_X19Y153        FDRE (Hold_fdre_C_D)         0.047     2.013    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.966    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y158        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.100     2.066 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.095     2.161    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X11Y158        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.793     2.325    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y158        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.359     1.966    
    SLICE_X11Y158        FDRE (Hold_fdre_C_D)         0.043     2.009    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.966    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y157        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.100     2.066 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.095     2.161    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X15Y157        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.793     2.325    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y157        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.359     1.966    
    SLICE_X15Y157        FDRE (Hold_fdre_C_D)         0.043     2.009    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.966    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y153        FDRE (Prop_fdre_C_Q)         0.100     2.066 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.095     2.161    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X19Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.326    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y153        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.360     1.966    
    SLICE_X19Y153        FDRE (Hold_fdre_C_D)         0.043     2.009    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.963    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y161        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y161        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.095     2.158    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[14]
    SLICE_X21Y161        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.791     2.323    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y161        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                         clock pessimism             -0.360     1.963    
    SLICE_X21Y161        FDRE (Hold_fdre_C_D)         0.043     2.006    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.583     1.962    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X25Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y151        FDRE (Prop_fdre_C_Q)         0.100     2.062 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.095     2.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[13]
    SLICE_X25Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.790     2.322    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X25Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.360     1.962    
    SLICE_X25Y151        FDRE (Hold_fdre_C_D)         0.043     2.005    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.483%)  route 0.098ns (49.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.583     1.962    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y151        FDRE (Prop_fdre_C_Q)         0.100     2.062 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.098     2.160    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[11]
    SLICE_X24Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.790     2.322    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y151        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
                         clock pessimism             -0.360     1.962    
    SLICE_X24Y151        FDRE (Hold_fdre_C_D)         0.041     2.003    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.586     1.965    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X19Y157        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.100     2.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.107     2.172    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X18Y157        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.793     2.325    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X18Y157        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.349     1.976    
    SLICE_X18Y157        FDRE (Hold_fdre_C_D)         0.037     2.013    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y19  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y160    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y153   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y153   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y153   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y160    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y160    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y144    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y144    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y144    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y148    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y148    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y158   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y158   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y160    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y153   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X2Y164    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y159    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y153   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y153   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y153   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y155   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  lvds_fco1_p2

Setup :            0  Failing Endpoints,  Worst Slack       82.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.558ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.236ns (38.081%)  route 0.384ns (61.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 87.620 - 83.333 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.318     4.966    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y138        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDRE (Prop_fdre_C_Q)         0.236     5.202 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.384     5.586    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y138        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.183    87.620    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y138        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.658    88.278    
                         clock uncertainty           -0.035    88.243    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)       -0.099    88.144    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         88.144    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                 82.558    

Slack (MET) :             82.578ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.368%)  route 0.466ns (67.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 87.673 - 83.333 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.372     5.020    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y138         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.223     5.243 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.466     5.709    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X5Y138         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.236    87.673    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y138         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.680    88.353    
                         clock uncertainty           -0.035    88.318    
    SLICE_X5Y138         FDRE (Setup_fdre_C_D)       -0.031    88.287    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         88.287    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 82.578    

Slack (MET) :             82.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.259ns (35.597%)  route 0.469ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 87.674 - 83.333 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.373     5.021    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.259     5.280 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.469     5.749    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X6Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.237    87.674    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.680    88.354    
                         clock uncertainty           -0.035    88.319    
    SLICE_X6Y139         FDRE (Setup_fdre_C_D)        0.013    88.332    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 82.583    

Slack (MET) :             82.628ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.236ns (39.183%)  route 0.366ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 87.674 - 83.333 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.373     5.021    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.236     5.257 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.366     5.624    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X6Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.237    87.674    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y139         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.680    88.354    
                         clock uncertainty           -0.035    88.319    
    SLICE_X6Y139         FDRE (Setup_fdre_C_D)       -0.067    88.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         88.252    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 82.628    

Slack (MET) :             82.629ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.259ns (41.202%)  route 0.370ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 87.620 - 83.333 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.318     4.966    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y138        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDRE (Prop_fdre_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.370     5.595    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[8]
    SLICE_X11Y138        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.183    87.620    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y138        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.658    88.278    
                         clock uncertainty           -0.035    88.243    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)       -0.019    88.224    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         88.224    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                 82.629    

Slack (MET) :             82.641ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.223ns (36.487%)  route 0.388ns (63.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 87.606 - 83.333 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.309     4.957    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.388     5.568    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[4]
    SLICE_X9Y159         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.169    87.606    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y159         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.661    88.267    
                         clock uncertainty           -0.035    88.232    
    SLICE_X9Y159         FDRE (Setup_fdre_C_D)       -0.022    88.210    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.210    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 82.641    

Slack (MET) :             82.644ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.259ns (41.397%)  route 0.367ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 87.604 - 83.333 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.311     4.959    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y157        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.259     5.218 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.367     5.585    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X16Y159        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.167    87.604    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y159        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.662    88.266    
                         clock uncertainty           -0.035    88.231    
    SLICE_X16Y159        FDRE (Setup_fdre_C_D)       -0.002    88.229    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         88.229    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                 82.644    

Slack (MET) :             82.658ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.259ns (40.519%)  route 0.380ns (59.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 87.604 - 83.333 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.309     4.957    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X10Y161        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDRE (Prop_fdre_C_Q)         0.259     5.216 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.380     5.596    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[5]
    SLICE_X10Y161        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.167    87.604    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X10Y161        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.686    88.290    
                         clock uncertainty           -0.035    88.255    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)        0.000    88.255    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.255    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                 82.658    

Slack (MET) :             82.660ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.259ns (39.950%)  route 0.389ns (60.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 87.623 - 83.333 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.321     4.969    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y143        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143        FDRE (Prop_fdre_C_Q)         0.259     5.228 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[15]
    SLICE_X14Y143        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.186    87.623    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y143        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.679    88.302    
                         clock uncertainty           -0.035    88.267    
    SLICE_X14Y143        FDRE (Setup_fdre_C_D)        0.011    88.278    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         88.278    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 82.660    

Slack (MET) :             82.661ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.223ns (36.793%)  route 0.383ns (63.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 87.676 - 83.333 ) 
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.766     3.555    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.648 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.375     5.023    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y142         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.223     5.246 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.383     5.629    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[5]
    SLICE_X5Y142         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.309    86.354    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.239    87.676    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y142         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.680    88.356    
                         clock uncertainty           -0.035    88.321    
    SLICE_X5Y142         FDRE (Setup_fdre_C_D)       -0.031    88.290    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.290    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 82.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.602     2.471    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_fdre_C_Q)         0.100     2.571 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.804     3.037    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.566     2.471    
    SLICE_X17Y142        FDRE (Hold_fdre_C_D)         0.049     2.520    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.602     2.471    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_fdre_C_Q)         0.100     2.571 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.804     3.037    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.566     2.471    
    SLICE_X17Y142        FDRE (Hold_fdre_C_D)         0.047     2.518    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.602     2.471    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_fdre_C_Q)         0.100     2.571 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     2.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[11]
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.804     3.037    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.566     2.471    
    SLICE_X17Y142        FDRE (Hold_fdre_C_D)         0.044     2.515    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.685%)  route 0.110ns (52.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.586     2.455    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y162        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y162        FDRE (Prop_fdre_C_Q)         0.100     2.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.110     2.665    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[10]
    SLICE_X20Y162        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.791     3.024    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X20Y162        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.537     2.487    
    SLICE_X20Y162        FDRE (Hold_fdre_C_D)         0.037     2.524    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.602     2.471    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y142        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_fdre_C_Q)         0.100     2.571 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.096     2.667    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[10]
    SLICE_X17Y143        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.805     3.038    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y143        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.552     2.486    
    SLICE_X17Y143        FDRE (Hold_fdre_C_D)         0.040     2.526    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.587     2.456    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_fdre_C_Q)         0.100     2.556 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.096     2.652    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.794     3.027    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.571     2.456    
    SLICE_X17Y160        FDRE (Hold_fdre_C_D)         0.047     2.503    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.589     2.458    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y158        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.100     2.558 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.095     2.653    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X13Y158        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.795     3.028    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y158        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.570     2.458    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.043     2.501    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.587     2.456    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y155        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_fdre_C_Q)         0.100     2.556 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.095     2.651    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[13]
    SLICE_X23Y155        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.794     3.027    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y155        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.571     2.456    
    SLICE_X23Y155        FDRE (Hold_fdre_C_D)         0.043     2.499    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.586     2.455    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y158        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.100     2.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.095     2.650    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[14]
    SLICE_X23Y158        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.793     3.026    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y158        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                         clock pessimism             -0.571     2.455    
    SLICE_X23Y158        FDRE (Hold_fdre_C_D)         0.043     2.498    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.430     1.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.617     2.486    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y160         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_fdre_C_Q)         0.100     2.586 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.095     2.681    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[4]
    SLICE_X7Y160         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.717     2.203    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.233 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.825     3.058    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y160         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.572     2.486    
    SLICE_X7Y160         FDRE (Hold_fdre_C_D)         0.043     2.529    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y5  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X16Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y143  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y142  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y140  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y140   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y138  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y162  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y158  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y155  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y155  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y158  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y157  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X2Y159   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y160   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y160   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X14Y143  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  lvds_fco2_p

Setup :            0  Failing Endpoints,  Worst Slack       82.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.522ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.204ns (29.799%)  route 0.481ns (70.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 87.244 - 83.333 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.362     4.257    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y127         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.204     4.461 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.481     4.942    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[2]
    SLICE_X3Y127         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.229    87.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y127         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.346    87.590    
                         clock uncertainty           -0.035    87.555    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)       -0.091    87.464    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.464    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 82.522    

Slack (MET) :             82.522ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.204ns (29.799%)  route 0.481ns (70.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 87.242 - 83.333 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.359     4.254    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y125         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.204     4.458 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.481     4.939    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[2]
    SLICE_X3Y125         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.227    87.242    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y125         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.345    87.587    
                         clock uncertainty           -0.035    87.552    
    SLICE_X3Y125         FDRE (Setup_fdre_C_D)       -0.091    87.461    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.461    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 82.522    

Slack (MET) :             82.552ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.259ns (34.722%)  route 0.487ns (65.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 87.243 - 83.333 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.360     4.255    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.259     4.514 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.487     5.001    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[3]
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.228    87.243    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.345    87.588    
                         clock uncertainty           -0.035    87.553    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.000    87.553    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.553    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                 82.552    

Slack (MET) :             82.567ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.259ns (35.448%)  route 0.472ns (64.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 87.242 - 83.333 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.360     4.255    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.259     4.514 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.472     4.986    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[5]
    SLICE_X6Y127         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.227    87.242    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.346    87.588    
                         clock uncertainty           -0.035    87.553    
    SLICE_X6Y127         FDRE (Setup_fdre_C_D)        0.000    87.553    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.553    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                 82.567    

Slack (MET) :             82.593ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.259ns (39.800%)  route 0.392ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 87.240 - 83.333 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.357     4.252    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y124         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.259     4.511 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.392     4.903    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[4]
    SLICE_X5Y125         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.225    87.240    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y125         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
                         clock pessimism              0.299    87.539    
                         clock uncertainty           -0.035    87.504    
    SLICE_X5Y125         FDRE (Setup_fdre_C_D)       -0.008    87.496    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.496    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                 82.593    

Slack (MET) :             82.604ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.259ns (39.793%)  route 0.392ns (60.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 87.186 - 83.333 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.303     4.198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.259     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.392     4.849    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[11]
    SLICE_X17Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.171    87.186    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.324    87.510    
                         clock uncertainty           -0.035    87.475    
    SLICE_X17Y126        FDRE (Setup_fdre_C_D)       -0.022    87.453    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.453    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 82.604    

Slack (MET) :             82.606ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.259ns (39.755%)  route 0.392ns (60.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 87.188 - 83.333 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.304     4.199    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.259     4.458 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.392     4.850    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[14]
    SLICE_X13Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.173    87.188    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.323    87.511    
                         clock uncertainty           -0.035    87.476    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)       -0.019    87.457    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.457    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 82.606    

Slack (MET) :             82.609ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.145%)  route 0.393ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 87.185 - 83.333 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.302     4.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.204     4.401 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.393     4.794    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X19Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.170    87.185    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.345    87.530    
                         clock uncertainty           -0.035    87.495    
    SLICE_X19Y125        FDRE (Setup_fdre_C_D)       -0.091    87.404    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.404    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                 82.609    

Slack (MET) :             82.613ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.259ns (38.405%)  route 0.415ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 87.187 - 83.333 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.303     4.198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.259     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.415     4.872    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[15]
    SLICE_X12Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.172    87.187    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.344    87.531    
                         clock uncertainty           -0.035    87.496    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)       -0.010    87.486    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.486    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                 82.613    

Slack (MET) :             82.613ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.389%)  route 0.389ns (65.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 87.188 - 83.333 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.304     4.199    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y123        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.204     4.403 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.389     4.792    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X15Y123        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.173    87.188    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y123        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.344    87.532    
                         clock uncertainty           -0.035    87.497    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)       -0.091    87.406    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.406    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 82.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.149%)  route 0.103ns (50.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.592     1.962    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X15Y123        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.100     2.062 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.103     2.165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X17Y123        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.790     2.312    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y123        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.320     1.992    
    SLICE_X17Y123        FDRE (Hold_fdre_C_D)         0.041     2.033    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.591     1.961    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.097     2.158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X13Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.790     2.312    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y126        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.339     1.973    
    SLICE_X13Y126        FDRE (Hold_fdre_C_D)         0.043     2.016    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.595     1.965    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y120        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.100     2.065 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.094     2.159    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[13]
    SLICE_X15Y120        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.794     2.316    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y120        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.339     1.977    
    SLICE_X15Y120        FDRE (Hold_fdre_C_D)         0.038     2.015    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.595     1.965    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y120        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.100     2.065 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.096     2.161    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[11]
    SLICE_X15Y121        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.793     2.315    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y121        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.339     1.976    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.038     2.014    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.593     1.963    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.096     2.159    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X13Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.792     2.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.351     1.963    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.047     2.010    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.625     1.995    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y128         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.100     2.095 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.096     2.191    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X3Y128         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.826     2.348    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y128         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.353     1.995    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.047     2.042    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.591     1.961    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X12Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.118     2.079 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.102     2.181    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[13]
    SLICE_X16Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.320     1.991    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.040     2.031    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.591     1.961    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X12Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.118     2.079 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.102     2.181    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[14]
    SLICE_X16Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y125        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.320     1.991    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.040     2.031    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.593     1.963    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y122        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.095     2.158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X11Y122        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.792     2.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y122        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.351     1.963    
    SLICE_X11Y122        FDRE (Hold_fdre_C_D)         0.043     2.006    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.593     1.963    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.095     2.158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X13Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.792     2.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y127        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.351     1.963    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.043     2.006    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y4  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y119  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y128  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y128  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y119  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y119  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y127   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y122  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y120  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X15Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X15Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y125  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y122  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y120  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X15Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X15Y123  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y125  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  lvds_fco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.525ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.236ns (33.422%)  route 0.470ns (66.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.612ns = ( 86.945 - 83.333 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.374     3.953    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.236     4.189 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.470     4.659    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X6Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.238    86.945    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.342    87.286    
                         clock uncertainty           -0.035    87.251    
    SLICE_X6Y137         FDRE (Setup_fdre_C_D)       -0.067    87.184    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.184    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                 82.525    

Slack (MET) :             82.536ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.204ns (30.420%)  route 0.467ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 86.889 - 83.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.315     3.894    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.204     4.098 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.467     4.565    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[10]
    SLICE_X9Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.182    86.889    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
                         clock pessimism              0.339    87.227    
                         clock uncertainty           -0.035    87.192    
    SLICE_X9Y133         FDRE (Setup_fdre_C_D)       -0.091    87.101    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.101    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 82.536    

Slack (MET) :             82.552ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.223ns (32.135%)  route 0.471ns (67.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 86.880 - 83.333 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.305     3.884    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X25Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDRE (Prop_fdre_C_Q)         0.223     4.107 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.471     4.578    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X24Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.173    86.880    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X24Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.317    87.196    
                         clock uncertainty           -0.035    87.161    
    SLICE_X24Y130        FDRE (Setup_fdre_C_D)       -0.031    87.130    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.130    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                 82.552    

Slack (MET) :             82.575ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.223ns (33.481%)  route 0.443ns (66.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 86.946 - 83.333 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.373     3.952    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.223     4.175 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.443     4.618    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[3]
    SLICE_X3Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.239    86.946    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.292    87.237    
                         clock uncertainty           -0.035    87.202    
    SLICE_X3Y135         FDRE (Setup_fdre_C_D)       -0.009    87.193    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.193    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                 82.575    

Slack (MET) :             82.588ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.259ns (40.564%)  route 0.379ns (59.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 86.884 - 83.333 ) 
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.312     3.891    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDRE (Prop_fdre_C_Q)         0.259     4.150 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.379     4.530    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[10]
    SLICE_X21Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.177    86.884    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.292    87.175    
                         clock uncertainty           -0.035    87.140    
    SLICE_X21Y131        FDRE (Setup_fdre_C_D)       -0.022    87.118    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.118    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 82.588    

Slack (MET) :             82.605ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.223ns (32.598%)  route 0.461ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 86.887 - 83.333 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.313     3.892    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_fdre_C_Q)         0.223     4.115 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.461     4.576    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X9Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.180    86.887    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.339    87.225    
                         clock uncertainty           -0.035    87.190    
    SLICE_X9Y131         FDRE (Setup_fdre_C_D)       -0.009    87.181    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.181    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                 82.605    

Slack (MET) :             82.628ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.236ns (39.183%)  route 0.366ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 86.943 - 83.333 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.370     3.949    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_fdre_C_Q)         0.236     4.185 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.366     4.551    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[7]
    SLICE_X6Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.236    86.943    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.340    87.282    
                         clock uncertainty           -0.035    87.247    
    SLICE_X6Y134         FDRE (Setup_fdre_C_D)       -0.067    87.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.180    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                 82.628    

Slack (MET) :             82.628ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.236ns (39.183%)  route 0.366ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 86.941 - 83.333 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.368     3.947    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X6Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.236     4.183 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.366     4.549    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X6Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.234    86.941    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X6Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.340    87.280    
                         clock uncertainty           -0.035    87.245    
    SLICE_X6Y132         FDRE (Setup_fdre_C_D)       -0.067    87.178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.178    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                 82.628    

Slack (MET) :             82.637ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.504%)  route 0.372ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 86.944 - 83.333 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.370     3.949    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.223     4.172 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.372     4.544    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[3]
    SLICE_X3Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.237    86.944    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.292    87.235    
                         clock uncertainty           -0.035    87.200    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)       -0.019    87.181    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.181    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 82.637    

Slack (MET) :             82.638ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.672%)  route 0.368ns (64.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 86.889 - 83.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.315     3.894    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.204     4.098 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.368     4.466    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X9Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.182    86.889    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.339    87.227    
                         clock uncertainty           -0.035    87.192    
    SLICE_X9Y133         FDRE (Setup_fdre_C_D)       -0.088    87.104    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.104    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 82.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.103%)  route 0.096ns (48.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.602     1.808    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y136        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.100     1.908 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.096     2.003    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[14]
    SLICE_X12Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.802     2.158    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.338     1.821    
    SLICE_X12Y135        FDRE (Hold_fdre_C_D)         0.059     1.880    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.106%)  route 0.100ns (49.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.600     1.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y136        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y136        FDRE (Prop_fdre_C_Q)         0.100     1.906 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.100     2.005    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X22Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.800     2.156    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X22Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.319     1.838    
    SLICE_X22Y135        FDRE (Hold_fdre_C_D)         0.040     1.878    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.632     1.838    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.118     1.956 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.011    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[4]
    SLICE_X6Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.834     2.190    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y137         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.353     1.838    
    SLICE_X6Y137         FDRE (Hold_fdre_C_D)         0.038     1.876    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.601     1.807    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.095     2.002    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[6]
    SLICE_X13Y132        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.799     2.155    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y132        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
                         clock pessimism             -0.338     1.818    
    SLICE_X13Y132        FDRE (Hold_fdre_C_D)         0.040     1.858    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.600     1.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y136        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y136        FDRE (Prop_fdre_C_Q)         0.100     1.906 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.095     2.001    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X21Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.801     2.157    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y135        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.339     1.819    
    SLICE_X21Y135        FDRE (Hold_fdre_C_D)         0.038     1.857    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.601     1.807    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X11Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.101     2.008    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[7]
    SLICE_X11Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.798     2.154    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X11Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.338     1.817    
    SLICE_X11Y131        FDRE (Hold_fdre_C_D)         0.047     1.864    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.601     1.807    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.096     2.003    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[13]
    SLICE_X13Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.800     2.156    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.350     1.807    
    SLICE_X13Y133        FDRE (Hold_fdre_C_D)         0.047     1.854    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.602     1.808    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X11Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.100     1.908 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.096     2.004    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.801     2.157    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X11Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.350     1.808    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)         0.047     1.855    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.633     1.839    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.096     2.035    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[3]
    SLICE_X3Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.835     2.191    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.353     1.839    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.047     1.886    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.601     1.807    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.095     2.002    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[11]
    SLICE_X13Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.800     2.156    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
                         clock pessimism             -0.350     1.807    
    SLICE_X13Y133        FDRE (Hold_fdre_C_D)         0.043     1.850    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y20  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y135    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y135    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y133    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y131    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y130   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y131    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X14Y130   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X14Y130   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X14Y130   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y135    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y135    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X1Y137    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y135    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y135    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y131    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y133    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y131   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y131   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C



