Loading plugins phase: Elapsed time ==> 0s.364ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -d CY8C5468LTI-LP026 -s D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.560ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.053ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  cfp_reader.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 cfp_reader.v -verilog
======================================================================

======================================================================
Compiling:  cfp_reader.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 cfp_reader.v -verilog
======================================================================

======================================================================
Compiling:  cfp_reader.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 -verilog cfp_reader.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 26 15:12:46 2017


======================================================================
Compiling:  cfp_reader.v
Program  :   vpp
Options  :    -yv2 -q10 cfp_reader.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 26 15:12:46 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'cfp_reader.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v (line 148, col 35):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v (line 202, col 26):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  cfp_reader.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 -verilog cfp_reader.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 26 15:12:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  cfp_reader.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 -verilog cfp_reader.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 26 15:12:47 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_enable\
	\PWM_1:PWMUDB:control_7\
	\PWM_1:PWMUDB:control_6\
	\PWM_1:PWMUDB:control_5\
	\PWM_1:PWMUDB:control_4\
	\PWM_1:PWMUDB:control_3\
	\PWM_1:PWMUDB:control_2\
	\PWM_1:PWMUDB:control_1\
	\PWM_1:PWMUDB:control_0\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1842
	Net_1843
	\PWM_1:PWMUDB:cmp2\
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1844
	Net_1841
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_enable\
	\PWM_2:PWMUDB:control_7\
	\PWM_2:PWMUDB:control_6\
	\PWM_2:PWMUDB:control_5\
	\PWM_2:PWMUDB:control_4\
	\PWM_2:PWMUDB:control_3\
	\PWM_2:PWMUDB:control_2\
	\PWM_2:PWMUDB:control_1\
	\PWM_2:PWMUDB:control_0\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_1868
	Net_1869
	\PWM_2:PWMUDB:cmp2\
	\PWM_2:PWMUDB:MODULE_3:b_31\
	\PWM_2:PWMUDB:MODULE_3:b_30\
	\PWM_2:PWMUDB:MODULE_3:b_29\
	\PWM_2:PWMUDB:MODULE_3:b_28\
	\PWM_2:PWMUDB:MODULE_3:b_27\
	\PWM_2:PWMUDB:MODULE_3:b_26\
	\PWM_2:PWMUDB:MODULE_3:b_25\
	\PWM_2:PWMUDB:MODULE_3:b_24\
	\PWM_2:PWMUDB:MODULE_3:b_23\
	\PWM_2:PWMUDB:MODULE_3:b_22\
	\PWM_2:PWMUDB:MODULE_3:b_21\
	\PWM_2:PWMUDB:MODULE_3:b_20\
	\PWM_2:PWMUDB:MODULE_3:b_19\
	\PWM_2:PWMUDB:MODULE_3:b_18\
	\PWM_2:PWMUDB:MODULE_3:b_17\
	\PWM_2:PWMUDB:MODULE_3:b_16\
	\PWM_2:PWMUDB:MODULE_3:b_15\
	\PWM_2:PWMUDB:MODULE_3:b_14\
	\PWM_2:PWMUDB:MODULE_3:b_13\
	\PWM_2:PWMUDB:MODULE_3:b_12\
	\PWM_2:PWMUDB:MODULE_3:b_11\
	\PWM_2:PWMUDB:MODULE_3:b_10\
	\PWM_2:PWMUDB:MODULE_3:b_9\
	\PWM_2:PWMUDB:MODULE_3:b_8\
	\PWM_2:PWMUDB:MODULE_3:b_7\
	\PWM_2:PWMUDB:MODULE_3:b_6\
	\PWM_2:PWMUDB:MODULE_3:b_5\
	\PWM_2:PWMUDB:MODULE_3:b_4\
	\PWM_2:PWMUDB:MODULE_3:b_3\
	\PWM_2:PWMUDB:MODULE_3:b_2\
	\PWM_2:PWMUDB:MODULE_3:b_1\
	\PWM_2:PWMUDB:MODULE_3:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1870
	Net_1867
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	Net_2054
	\MDIO_host_2:MODULE_1:g2:a0:gta_0\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 306 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_758 to one
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing Net_1866 to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing zero to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:pwm2_i\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__MDIO_M_net_0 to one
Aliasing tmpOE__MDC_M_net_0 to one
Aliasing tmpOE__LED_2_net_0 to one
Aliasing tmpOE__LED_1_net_0 to one
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to one
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to one
Aliasing tmpOE__MOD_ABS_net_0 to one
Aliasing \PWM_2:PWMUDB:hwCapture\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:hwEnable\ to \PWM_1:PWMUDB:hwEnable\
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:pwm2_i\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \MDIO_host_2:status_val_7\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:status_val_6\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:status_val_5\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:status_val_4\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:ld_count\ to \MDIO_host_2:status_val_1\
Aliasing \MDIO_host_2:MODULE_1:g2:a0:newb_6\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:MODULE_1:g2:a0:newb_5\ to one
Aliasing \MDIO_host_2:MODULE_1:g2:a0:newb_4\ to one
Aliasing \MDIO_host_2:MODULE_1:g2:a0:newb_3\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:MODULE_1:g2:a0:newb_2\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:MODULE_1:g2:a0:newb_1\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \MDIO_host_2:MODULE_1:g2:a0:newb_0\ to one
Aliasing tmpOE__LED_3_net_0 to one
Aliasing tmpOE__MOD_RST_net_0 to one
Aliasing tmpOE__LED_4_net_0 to one
Aliasing tmpOE__MOD_GALM_net_0 to one
Aliasing tmpOE__MOD_RX_LOS_net_0 to one
Aliasing tmpOE__I_PRG_CNTL_net_2 to one
Aliasing tmpOE__I_PRG_CNTL_net_1 to one
Aliasing tmpOE__I_PRG_CNTL_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing tmpOE__O_ALM_net_2 to one
Aliasing tmpOE__O_ALM_net_1 to one
Aliasing tmpOE__O_ALM_net_0 to one
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to \PWM_1:PWMUDB:hwCapture\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[29] = one[8]
Removing Lhs of wire Net_758[30] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[34] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[36] = \PWM_1:PWMUDB:hwCapture\[28]
Removing Rhs of wire Net_1866[37] = \PWM_1:PWMUDB:hwCapture\[28]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[38] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[39] = \PWM_1:PWMUDB:runmode_enable\[35]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[43] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[44] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[45] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[46] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[49] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[53] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[272]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[55] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[273]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[56] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[57] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[58] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[59] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[61] = \PWM_1:PWMUDB:tc_i\[41]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[62] = \PWM_1:PWMUDB:runmode_enable\[35]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[63] = Net_1866[37]
Removing Lhs of wire zero[65] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[98] = \PWM_1:PWMUDB:cmp1_less\[68]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[103] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[105] = Net_1866[37]
Removing Rhs of wire \PWM_1:Net_96\[108] = \PWM_1:PWMUDB:pwm_i_reg\[100]
Removing Rhs of wire \PWM_1:PWMUDB:pwm_temp\[111] = \PWM_1:PWMUDB:cmp1\[112]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[154] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[155] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[156] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[157] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[158] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[159] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[160] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[161] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[162] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[163] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[164] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[165] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[166] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[167] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[168] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[169] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[170] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[171] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[172] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[173] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[174] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[175] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[176] = \PWM_1:PWMUDB:MODIN2_1\[177]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_1\[177] = \PWM_1:PWMUDB:dith_count_1\[52]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[178] = \PWM_1:PWMUDB:MODIN2_0\[179]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_0\[179] = \PWM_1:PWMUDB:dith_count_0\[54]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[311] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[312] = one[8]
Removing Rhs of wire Net_1881[313] = \PWM_1:Net_96\[108]
Removing Lhs of wire tmpOE__MDIO_M_net_0[323] = one[8]
Removing Lhs of wire tmpOE__MDC_M_net_0[335] = one[8]
Removing Lhs of wire tmpOE__LED_2_net_0[343] = one[8]
Removing Lhs of wire tmpOE__LED_1_net_0[360] = one[8]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[373] = one[8]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[380] = one[8]
Removing Lhs of wire tmpOE__MOD_ABS_net_0[432] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[460] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[461] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[465] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[467] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[468] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[469] = \PWM_2:PWMUDB:runmode_enable\[466]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[473] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[474] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[475] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[476] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[479] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\[483] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\[701]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\[485] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\[702]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[486] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[487] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[488] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[489] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[491] = \PWM_2:PWMUDB:tc_i\[471]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[492] = \PWM_2:PWMUDB:runmode_enable\[466]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[493] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[527] = \PWM_2:PWMUDB:cmp1_less\[497]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[532] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[534] = Net_1866[37]
Removing Rhs of wire \PWM_2:Net_96\[537] = \PWM_2:PWMUDB:pwm_i_reg\[529]
Removing Rhs of wire \PWM_2:PWMUDB:pwm_temp\[540] = \PWM_2:PWMUDB:cmp1\[541]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\[583] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\[584] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\[585] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\[586] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\[587] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\[588] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\[589] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\[590] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\[591] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\[592] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\[593] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\[594] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\[595] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\[596] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\[597] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\[598] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\[599] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\[600] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\[601] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\[602] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\[603] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\[604] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_1\[605] = \PWM_2:PWMUDB:MODIN3_1\[606]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN3_1\[606] = \PWM_2:PWMUDB:dith_count_1\[482]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_0\[607] = \PWM_2:PWMUDB:MODIN3_0\[608]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN3_0\[608] = \PWM_2:PWMUDB:dith_count_0\[484]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[740] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[741] = one[8]
Removing Rhs of wire Net_1882[742] = \PWM_2:Net_96\[537]
Removing Rhs of wire \MDIO_host_2:status_val_0\[753] = \MDIO_host_2:f0_bus_stat\[754]
Removing Rhs of wire \MDIO_host_2:status_val_3\[767] = \MDIO_host_2:f1_bus_stat\[768]
Removing Lhs of wire \MDIO_host_2:status_val_7\[769] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:status_val_6\[770] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:status_val_5\[771] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:status_val_4\[772] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:mdio_rw\[783] = \MDIO_host_2:control_0\[782]
Removing Lhs of wire \MDIO_host_2:ld_count\[785] = \MDIO_host_2:status_val_1\[755]
Removing Lhs of wire \MDIO_host_2:cmp_vv_vv_MODGEN_1\[789] = \MDIO_host_2:MODULE_1:g2:a0:lta_0\[920]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newa_6\[873] = \MDIO_host_2:MODIN1_6\[874]
Removing Lhs of wire \MDIO_host_2:MODIN1_6\[874] = \MDIO_host_2:counter_6\[760]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newa_5\[875] = \MDIO_host_2:MODIN1_5\[876]
Removing Lhs of wire \MDIO_host_2:MODIN1_5\[876] = \MDIO_host_2:counter_5\[761]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newa_4\[877] = \MDIO_host_2:MODIN1_4\[878]
Removing Lhs of wire \MDIO_host_2:MODIN1_4\[878] = \MDIO_host_2:counter_4\[762]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newa_3\[879] = \MDIO_host_2:MODIN1_3\[880]
Removing Lhs of wire \MDIO_host_2:MODIN1_3\[880] = \MDIO_host_2:counter_3\[763]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newa_2\[881] = \MDIO_host_2:MODIN1_2\[882]
Removing Lhs of wire \MDIO_host_2:MODIN1_2\[882] = \MDIO_host_2:counter_2\[764]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newa_1\[883] = \MDIO_host_2:MODIN1_1\[884]
Removing Lhs of wire \MDIO_host_2:MODIN1_1\[884] = \MDIO_host_2:counter_1\[765]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newa_0\[885] = \MDIO_host_2:MODIN1_0\[886]
Removing Lhs of wire \MDIO_host_2:MODIN1_0\[886] = \MDIO_host_2:counter_0\[766]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newb_6\[887] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newb_5\[888] = one[8]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newb_4\[889] = one[8]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newb_3\[890] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newb_2\[891] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newb_1\[892] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:newb_0\[893] = one[8]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:dataa_6\[894] = \MDIO_host_2:counter_6\[760]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:dataa_5\[895] = \MDIO_host_2:counter_5\[761]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:dataa_4\[896] = \MDIO_host_2:counter_4\[762]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:dataa_3\[897] = \MDIO_host_2:counter_3\[763]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:dataa_2\[898] = \MDIO_host_2:counter_2\[764]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:dataa_1\[899] = \MDIO_host_2:counter_1\[765]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:dataa_0\[900] = \MDIO_host_2:counter_0\[766]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:datab_6\[901] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:datab_5\[902] = one[8]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:datab_4\[903] = one[8]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:datab_3\[904] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:datab_2\[905] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:datab_1\[906] = Net_1866[37]
Removing Lhs of wire \MDIO_host_2:MODULE_1:g2:a0:datab_0\[907] = one[8]
Removing Lhs of wire tmpOE__LED_3_net_0[924] = one[8]
Removing Lhs of wire tmpOE__MOD_RST_net_0[933] = one[8]
Removing Lhs of wire tmpOE__LED_4_net_0[940] = one[8]
Removing Lhs of wire tmpOE__MOD_GALM_net_0[947] = one[8]
Removing Lhs of wire tmpOE__MOD_RX_LOS_net_0[954] = one[8]
Removing Lhs of wire tmpOE__I_PRG_CNTL_net_2[962] = one[8]
Removing Lhs of wire tmpOE__I_PRG_CNTL_net_1[963] = one[8]
Removing Lhs of wire tmpOE__I_PRG_CNTL_net_0[964] = one[8]
Removing Lhs of wire tmpOE__SDA_1_net_0[979] = one[8]
Removing Lhs of wire tmpOE__SCL_1_net_0[985] = one[8]
Removing Lhs of wire tmpOE__O_ALM_net_2[991] = one[8]
Removing Lhs of wire tmpOE__O_ALM_net_1[992] = one[8]
Removing Lhs of wire tmpOE__O_ALM_net_0[993] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1002] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1003] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1004] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1007] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1010] = \PWM_1:PWMUDB:pwm_i\[101]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1011] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1012] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[1016] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[1017] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[1018] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[1021] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[1024] = \PWM_2:PWMUDB:pwm_i\[530]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[1025] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[1026] = Net_1866[37]

------------------------------------------------------
Aliased 0 equations, 188 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_1866' (cost = 0):
Net_1866 <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:pwm_temp\' (cost = 0):
\PWM_1:PWMUDB:pwm_temp\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:pwm_temp\' (cost = 0):
\PWM_2:PWMUDB:pwm_temp\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:lta_6\' (cost = 0):
\MDIO_host_2:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:gta_6\' (cost = 0):
\MDIO_host_2:MODULE_1:g2:a0:gta_6\ <= (\MDIO_host_2:counter_6\);

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:lta_5\' (cost = 1):
\MDIO_host_2:MODULE_1:g2:a0:lta_5\ <= ((not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:gta_5\' (cost = 0):
\MDIO_host_2:MODULE_1:g2:a0:gta_5\ <= (\MDIO_host_2:counter_6\);

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:lta_4\' (cost = 4):
\MDIO_host_2:MODULE_1:g2:a0:lta_4\ <= ((not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_4\)
	OR (not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:gta_4\' (cost = 0):
\MDIO_host_2:MODULE_1:g2:a0:gta_4\ <= (\MDIO_host_2:counter_6\);

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:lta_3\' (cost = 4):
\MDIO_host_2:MODULE_1:g2:a0:lta_3\ <= ((not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_4\)
	OR (not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:gta_3\' (cost = 2):
\MDIO_host_2:MODULE_1:g2:a0:gta_3\ <= ((\MDIO_host_2:counter_5\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_3\)
	OR \MDIO_host_2:counter_6\);

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:lta_2\' (cost = 4):
\MDIO_host_2:MODULE_1:g2:a0:lta_2\ <= ((not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_4\)
	OR (not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:gta_2\' (cost = 3):
\MDIO_host_2:MODULE_1:g2:a0:gta_2\ <= ((\MDIO_host_2:counter_5\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_2\)
	OR \MDIO_host_2:counter_6\
	OR (\MDIO_host_2:counter_5\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_3\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:lta_1\' (cost = 2):
\MDIO_host_2:MODULE_1:g2:a0:lta_1\ <= ((not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_4\)
	OR (not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:gta_1\' (cost = 3):
\MDIO_host_2:MODULE_1:g2:a0:gta_1\ <= ((\MDIO_host_2:counter_5\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_1\)
	OR \MDIO_host_2:counter_6\
	OR (\MDIO_host_2:counter_5\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_2\)
	OR (\MDIO_host_2:counter_5\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_3\));

Note:  Expanding virtual equation for '\MDIO_host_2:MODULE_1:g2:a0:lta_0\' (cost = 56):
\MDIO_host_2:MODULE_1:g2:a0:lta_0\ <= ((not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and not \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_4\)
	OR (not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 63 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to Net_1866
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1866
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1866
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1866
Aliasing \PWM_2:PWMUDB:final_capture\ to Net_1866
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1866
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1866
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1866
Aliasing \PWM_1:PWMUDB:runmode_enable\\D\ to one
Aliasing \PWM_2:PWMUDB:runmode_enable\\D\ to one
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[66] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[282] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[292] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[302] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[495] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[711] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[721] = Net_1866[37]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[731] = Net_1866[37]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1005] = one[8]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[1019] = one[8]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 cfp_reader.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.633ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Friday, 26 May 2017 15:12:48
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PROJECT\pgm\Adaptor_CFP_CFP2_Cypress\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -d CY8C5468LTI-LP026 cfp_reader.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1866
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1866
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1866
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1866
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1866
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1866
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_2056
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_548
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \MDIO_host_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_2:PWMUDB:runmode_enable\, Duplicate of \PWM_1:PWMUDB:runmode_enable\ 
    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MDIO_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MDIO_M(0)__PA ,
            input => Net_2086 ,
            fb => Net_2071 ,
            annotation => Net_954 ,
            pad => MDIO_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MDC_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MDC_M(0)__PA ,
            input => Net_2069 ,
            annotation => Net_2089 ,
            pad => MDC_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            input => Net_2159 ,
            annotation => Net_2161 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            input => Net_789 ,
            annotation => Net_2141 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = MOD_ABS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOD_ABS(0)__PA ,
            annotation => Net_2187 ,
            pad => MOD_ABS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            input => Net_2164 ,
            annotation => Net_2165 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOD_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOD_RST(0)__PA ,
            pad => MOD_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(0)__PA ,
            input => Net_2163 ,
            annotation => Net_2136 ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOD_GALM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOD_GALM(0)__PA ,
            pad => MOD_GALM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOD_RX_LOS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOD_RX_LOS(0)__PA ,
            pad => MOD_RX_LOS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_PRG_CNTL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_PRG_CNTL(0)__PA ,
            pad => I_PRG_CNTL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_PRG_CNTL(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_PRG_CNTL(1)__PA ,
            pad => I_PRG_CNTL(1)_PAD );
        Properties:
        {
        }

    Pin : Name = I_PRG_CNTL(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_PRG_CNTL(2)__PA ,
            pad => I_PRG_CNTL(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_ALM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_ALM(0)__PA ,
            fb => Net_2151 ,
            pad => O_ALM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_ALM(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_ALM(1)__PA ,
            fb => Net_2152 ,
            pad => O_ALM(1)_PAD );
        Properties:
        {
        }

    Pin : Name = O_ALM(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_ALM(2)__PA ,
            fb => Net_2153 ,
            pad => O_ALM(2)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2164, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2151
        );
        Output = Net_2164 (fanout=1)

    MacroCell: Name=Net_2163, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2152
        );
        Output = Net_2163 (fanout=1)

    MacroCell: Name=Net_789, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1881 * Net_1882
            + Net_1881 * !Net_1882
        );
        Output = Net_789 (fanout=1)

    MacroCell: Name=\MDIO_host_2:status_val_1\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:status_val_1\ (fanout=2)

    MacroCell: Name=\MDIO_host_2:status_val_2\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              !\MDIO_host_2:counter_5\ * \MDIO_host_2:counter_4\ * 
              \MDIO_host_2:counter_3\ * \MDIO_host_2:counter_2\ * 
              \MDIO_host_2:counter_1\ * \MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:status_val_2\ (fanout=1)

    MacroCell: Name=\MDIO_host_2:en_count\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:en_count\ (fanout=1)

    MacroCell: Name=Net_2098, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
        );
        Output = Net_2098 (fanout=1)

    MacroCell: Name=Net_2159, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2153
        );
        Output = Net_2159 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_1881, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1881 (fanout=1)

    MacroCell: Name=Net_2086, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:so\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:so\
        );
        Output = Net_2086 (fanout=1)

    MacroCell: Name=Net_2069, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\
            + !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = Net_2069 (fanout=4)

    MacroCell: Name=\MDIO_host_2:cfg_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:counter_6\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:counter_4\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:counter_2\ * !\MDIO_host_2:counter_1\ * 
              !\MDIO_host_2:counter_0\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              \MDIO_host_2:counter_4\ * \MDIO_host_2:counter_2\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              \MDIO_host_2:counter_4\ * \MDIO_host_2:counter_1\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              \MDIO_host_2:counter_4\ * \MDIO_host_2:counter_0\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:cfg_1\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\
            + \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:cfg_1_split\ (fanout=1)

    MacroCell: Name=Net_1882, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1882 (fanout=1)

    MacroCell: Name=\MDIO_host_2:State_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * \MDIO_host_2:tc\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:control_0\ * \MDIO_host_2:tc\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:State_2\ (fanout=13)

    MacroCell: Name=\MDIO_host_2:State_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:tc\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:tc\
        );
        Output = \MDIO_host_2:State_1\ (fanout=13)

    MacroCell: Name=\MDIO_host_2:State_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\ * \MDIO_host_2:tc\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:tc\
            + \MDIO_host_2:State_1\ * \MDIO_host_2:State_0\ * 
              !\MDIO_host_2:f0_blk_stat\
        );
        Output = \MDIO_host_2:State_0\ (fanout=13)

    MacroCell: Name=\MDIO_host_2:cfg_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:cfg_2\
        );
        Output = \MDIO_host_2:cfg_2\ (fanout=3)

    MacroCell: Name=\MDIO_host_2:cfg_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:counter_6\ * !\MDIO_host_2:cfg_1_split\
            + !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:counter_5\ * \MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * !\MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:cfg_1_split\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:cfg_1_split\
        );
        Output = \MDIO_host_2:cfg_1\ (fanout=3)

    MacroCell: Name=\MDIO_host_2:cfg_0\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:cfg_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:cfg_0\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_548 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_548 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MDIO_host_2:cntrl16:u0\
        PORT MAP (
            clock => Net_2056 ,
            cs_addr_2 => \MDIO_host_2:cfg_2\ ,
            cs_addr_1 => \MDIO_host_2:cfg_1\ ,
            cs_addr_0 => \MDIO_host_2:cfg_0\ ,
            route_si => Net_2071 ,
            chain_out => \MDIO_host_2:cntrl16:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000010000000000000001000000000000000100000000000000010000000000011111111000000001111111111111111001000000000001000000000011100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MDIO_host_2:cntrl16:u1\

    datapathcell: Name =\MDIO_host_2:cntrl16:u1\
        PORT MAP (
            clock => Net_2056 ,
            cs_addr_2 => \MDIO_host_2:cfg_2\ ,
            cs_addr_1 => \MDIO_host_2:cfg_1\ ,
            cs_addr_0 => \MDIO_host_2:cfg_0\ ,
            route_si => Net_2071 ,
            so_comb => \MDIO_host_2:so\ ,
            f0_bus_stat_comb => \MDIO_host_2:status_val_0\ ,
            f0_blk_stat_comb => \MDIO_host_2:f0_blk_stat\ ,
            f1_bus_stat_comb => \MDIO_host_2:status_val_3\ ,
            chain_in => \MDIO_host_2:cntrl16:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001100000000011100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MDIO_host_2:cntrl16:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\MDIO_host_2:MdioStatusReg\
        PORT MAP (
            clock => Net_2056 ,
            status_3 => \MDIO_host_2:status_val_3\ ,
            status_2 => \MDIO_host_2:status_val_2\ ,
            status_1 => \MDIO_host_2:status_val_1\ ,
            status_0 => \MDIO_host_2:status_val_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MDIO_host_2:MdioControlReg\
        PORT MAP (
            clock => Net_2056 ,
            control_7 => \MDIO_host_2:control_7\ ,
            control_6 => \MDIO_host_2:control_6\ ,
            control_5 => \MDIO_host_2:control_5\ ,
            control_4 => \MDIO_host_2:control_4\ ,
            control_3 => \MDIO_host_2:control_3\ ,
            control_2 => \MDIO_host_2:control_2\ ,
            control_1 => \MDIO_host_2:control_1\ ,
            control_0 => \MDIO_host_2:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\MDIO_host_2:MdioCounter\
        PORT MAP (
            clock => Net_2056 ,
            load => \MDIO_host_2:status_val_1\ ,
            enable => \MDIO_host_2:en_count\ ,
            count_6 => \MDIO_host_2:counter_6\ ,
            count_5 => \MDIO_host_2:counter_5\ ,
            count_4 => \MDIO_host_2:counter_4\ ,
            count_3 => \MDIO_host_2:counter_3\ ,
            count_2 => \MDIO_host_2:counter_2\ ,
            count_1 => \MDIO_host_2:counter_1\ ,
            count_0 => \MDIO_host_2:counter_0\ ,
            tc => \MDIO_host_2:tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_1243 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_2098 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   20 :  172 :  192 : 10.42 %
  Unique P-terms              :   45 :  339 :  384 : 11.72 %
  Total P-terms               :   48 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    2 :    2 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.205ms
Tech Mapping phase: Elapsed time ==> 0s.305ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : I_PRG_CNTL(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : I_PRG_CNTL(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : I_PRG_CNTL(2) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_3(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_4(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MDC_M(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MDIO_M(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOD_ABS(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MOD_GALM(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MOD_RST(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MOD_RX_LOS(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : O_ALM(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : O_ALM(1) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : O_ALM(2) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.92
                   Pterms :            4.00
               Macrocells :            1.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       9.67 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=10, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MDIO_host_2:status_val_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              !\MDIO_host_2:counter_5\ * \MDIO_host_2:counter_4\ * 
              \MDIO_host_2:counter_3\ * \MDIO_host_2:counter_2\ * 
              \MDIO_host_2:counter_1\ * \MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:status_val_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MDIO_host_2:cfg_1_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:counter_6\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:counter_4\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:counter_2\ * !\MDIO_host_2:counter_1\ * 
              !\MDIO_host_2:counter_0\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              \MDIO_host_2:counter_4\ * \MDIO_host_2:counter_2\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              \MDIO_host_2:counter_4\ * \MDIO_host_2:counter_1\
            + Net_2069 * \MDIO_host_2:State_2\ * \MDIO_host_2:counter_5\ * 
              \MDIO_host_2:counter_4\ * \MDIO_host_2:counter_0\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:cfg_1\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\
            + \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:cfg_1_split\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:State_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * \MDIO_host_2:tc\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:control_0\ * \MDIO_host_2:tc\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:State_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:State_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\ * \MDIO_host_2:tc\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:tc\
            + \MDIO_host_2:State_1\ * \MDIO_host_2:State_0\ * 
              !\MDIO_host_2:f0_blk_stat\
        );
        Output = \MDIO_host_2:State_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MDIO_host_2:cfg_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:cfg_2\
        );
        Output = \MDIO_host_2:cfg_2\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\MDIO_host_2:cntrl16:u1\
    PORT MAP (
        clock => Net_2056 ,
        cs_addr_2 => \MDIO_host_2:cfg_2\ ,
        cs_addr_1 => \MDIO_host_2:cfg_1\ ,
        cs_addr_0 => \MDIO_host_2:cfg_0\ ,
        route_si => Net_2071 ,
        so_comb => \MDIO_host_2:so\ ,
        f0_bus_stat_comb => \MDIO_host_2:status_val_0\ ,
        f0_blk_stat_comb => \MDIO_host_2:f0_blk_stat\ ,
        f1_bus_stat_comb => \MDIO_host_2:status_val_3\ ,
        chain_in => \MDIO_host_2:cntrl16:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001100000000011100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MDIO_host_2:cntrl16:u0\

statuscell: Name =\MDIO_host_2:MdioStatusReg\
    PORT MAP (
        clock => Net_2056 ,
        status_3 => \MDIO_host_2:status_val_3\ ,
        status_2 => \MDIO_host_2:status_val_2\ ,
        status_1 => \MDIO_host_2:status_val_1\ ,
        status_0 => \MDIO_host_2:status_val_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MDIO_host_2:MdioControlReg\
    PORT MAP (
        clock => Net_2056 ,
        control_7 => \MDIO_host_2:control_7\ ,
        control_6 => \MDIO_host_2:control_6\ ,
        control_5 => \MDIO_host_2:control_5\ ,
        control_4 => \MDIO_host_2:control_4\ ,
        control_3 => \MDIO_host_2:control_3\ ,
        control_2 => \MDIO_host_2:control_2\ ,
        control_1 => \MDIO_host_2:control_1\ ,
        control_0 => \MDIO_host_2:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_host_2:cfg_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:cfg_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:cfg_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_host_2:status_val_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:status_val_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1882, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1882 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_548 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\MDIO_host_2:MdioCounter\
    PORT MAP (
        clock => Net_2056 ,
        load => \MDIO_host_2:status_val_1\ ,
        enable => \MDIO_host_2:en_count\ ,
        count_6 => \MDIO_host_2:counter_6\ ,
        count_5 => \MDIO_host_2:counter_5\ ,
        count_4 => \MDIO_host_2:counter_4\ ,
        count_3 => \MDIO_host_2:counter_3\ ,
        count_2 => \MDIO_host_2:counter_2\ ,
        count_1 => \MDIO_host_2:counter_1\ ,
        count_0 => \MDIO_host_2:counter_0\ ,
        tc => \MDIO_host_2:tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2069, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\
            + !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = Net_2069 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2086, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:so\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:so\
        );
        Output = Net_2086 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2164, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2151
        );
        Output = Net_2164 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:cfg_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:counter_6\ * !\MDIO_host_2:cfg_1_split\
            + !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:counter_5\ * \MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * !\MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:cfg_1_split\
            + Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:cfg_1_split\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:cfg_1_split\
        );
        Output = \MDIO_host_2:cfg_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2163, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2152
        );
        Output = Net_2163 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2098, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
        );
        Output = Net_2098 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_2159, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2153
        );
        Output = Net_2159 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_host_2:State_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:tc\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:tc\
        );
        Output = \MDIO_host_2:State_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_host_2:cntrl16:u0\
    PORT MAP (
        clock => Net_2056 ,
        cs_addr_2 => \MDIO_host_2:cfg_2\ ,
        cs_addr_1 => \MDIO_host_2:cfg_1\ ,
        cs_addr_0 => \MDIO_host_2:cfg_0\ ,
        route_si => Net_2071 ,
        chain_out => \MDIO_host_2:cntrl16:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000010000000000000001000000000000000100000000000000010000000000011111111000000001111111111111111001000000000001000000000011100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MDIO_host_2:cntrl16:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:en_count\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:en_count\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_789, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1881 * Net_1882
            + Net_1881 * !Net_1882
        );
        Output = Net_789 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1881, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1881 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_548 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_2098 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_1243 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        input => Net_789 ,
        annotation => Net_2141 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        input => Net_2159 ,
        annotation => Net_2161 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        input => Net_2164 ,
        annotation => Net_2165 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(0)__PA ,
        input => Net_2163 ,
        annotation => Net_2136 ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = MOD_ABS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOD_ABS(0)__PA ,
        annotation => Net_2187 ,
        pad => MOD_ABS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOD_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOD_RST(0)__PA ,
        pad => MOD_RST(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = I_PRG_CNTL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_PRG_CNTL(0)__PA ,
        pad => I_PRG_CNTL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I_PRG_CNTL(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_PRG_CNTL(1)__PA ,
        pad => I_PRG_CNTL(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = I_PRG_CNTL(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_PRG_CNTL(2)__PA ,
        pad => I_PRG_CNTL(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = O_ALM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_ALM(0)__PA ,
        fb => Net_2151 ,
        pad => O_ALM(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = O_ALM(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_ALM(1)__PA ,
        fb => Net_2152 ,
        pad => O_ALM(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = O_ALM(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_ALM(2)__PA ,
        fb => Net_2153 ,
        pad => O_ALM(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOD_RX_LOS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOD_RX_LOS(0)__PA ,
        pad => MOD_RX_LOS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOD_GALM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOD_GALM(0)__PA ,
        pad => MOD_GALM(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MDC_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MDC_M(0)__PA ,
        input => Net_2069 ,
        annotation => Net_2089 ,
        pad => MDC_M(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MDIO_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MDIO_M(0)__PA ,
        input => Net_2086 ,
        fb => Net_2071 ,
        annotation => Net_954 ,
        pad => MDIO_M(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => Net_1866 ,
            out_clock_en => one ,
            out_reset => Net_1866 ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2056 ,
            dclk_0 => Net_2056_local ,
            dclk_glb_1 => Net_548 ,
            dclk_1 => Net_548_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_1243 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   0 |   4 |     * |      NONE |    OPEN_DRAIN_LO |          LED_1(0) | In(Net_789)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          LED_2(0) | In(Net_2159)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          LED_3(0) | In(Net_2164)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          LED_4(0) | In(Net_2163)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |        MOD_ABS(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        MOD_RST(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     I_PRG_CNTL(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     I_PRG_CNTL(1) | 
     |   2 |     * |      NONE |         CMOS_OUT |     I_PRG_CNTL(2) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN |          O_ALM(0) | FB(Net_2151)
     |   4 |     * |      NONE |    RES_PULL_DOWN |          O_ALM(1) | FB(Net_2152)
     |   5 |     * |      NONE |    RES_PULL_DOWN |          O_ALM(2) | FB(Net_2153)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     MOD_RX_LOS(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       MOD_GALM(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          MDC_M(0) | In(Net_2069)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         MDIO_M(0) | FB(Net_2071), In(Net_2086)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          SCL_1(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          SDA_1(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.342ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.710ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in cfp_reader_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.461ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.504ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.506ms
API generation phase: Elapsed time ==> 1s.658ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.000ms
