

================================================================
== Vitis HLS Report for 'gemm_stage_0_Pipeline_l_S_k_0_k'
================================================================
* Date:           Sat Jan 10 19:38:04 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k  |     4096|     4096|        64|         64|          1|    64|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 64


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 1
  Pipeline-0 : II = 64, D = 64, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 67 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln31_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln31"   --->   Operation 68 'read' 'zext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [kernel.cpp:30]   --->   Operation 71 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%c_row_addr = getelementptr i32 %c_row, i64 0, i64 63" [kernel.cpp:38]   --->   Operation 72 'getelementptr' 'c_row_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%c_row_addr_1 = getelementptr i32 %c_row, i64 0, i64 62" [kernel.cpp:38]   --->   Operation 73 'getelementptr' 'c_row_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%c_row_addr_2 = getelementptr i32 %c_row, i64 0, i64 61" [kernel.cpp:38]   --->   Operation 74 'getelementptr' 'c_row_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%c_row_addr_3 = getelementptr i32 %c_row, i64 0, i64 60" [kernel.cpp:38]   --->   Operation 75 'getelementptr' 'c_row_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%c_row_addr_4 = getelementptr i32 %c_row, i64 0, i64 59" [kernel.cpp:38]   --->   Operation 76 'getelementptr' 'c_row_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%c_row_addr_5 = getelementptr i32 %c_row, i64 0, i64 58" [kernel.cpp:38]   --->   Operation 77 'getelementptr' 'c_row_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%c_row_addr_6 = getelementptr i32 %c_row, i64 0, i64 57" [kernel.cpp:38]   --->   Operation 78 'getelementptr' 'c_row_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%c_row_addr_7 = getelementptr i32 %c_row, i64 0, i64 56" [kernel.cpp:38]   --->   Operation 79 'getelementptr' 'c_row_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%c_row_addr_8 = getelementptr i32 %c_row, i64 0, i64 55" [kernel.cpp:38]   --->   Operation 80 'getelementptr' 'c_row_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%c_row_addr_9 = getelementptr i32 %c_row, i64 0, i64 54" [kernel.cpp:38]   --->   Operation 81 'getelementptr' 'c_row_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%c_row_addr_10 = getelementptr i32 %c_row, i64 0, i64 53" [kernel.cpp:38]   --->   Operation 82 'getelementptr' 'c_row_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%c_row_addr_11 = getelementptr i32 %c_row, i64 0, i64 52" [kernel.cpp:38]   --->   Operation 83 'getelementptr' 'c_row_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%c_row_addr_12 = getelementptr i32 %c_row, i64 0, i64 51" [kernel.cpp:38]   --->   Operation 84 'getelementptr' 'c_row_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%c_row_addr_13 = getelementptr i32 %c_row, i64 0, i64 50" [kernel.cpp:38]   --->   Operation 85 'getelementptr' 'c_row_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%c_row_addr_14 = getelementptr i32 %c_row, i64 0, i64 49" [kernel.cpp:38]   --->   Operation 86 'getelementptr' 'c_row_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%c_row_addr_15 = getelementptr i32 %c_row, i64 0, i64 48" [kernel.cpp:38]   --->   Operation 87 'getelementptr' 'c_row_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%c_row_addr_16 = getelementptr i32 %c_row, i64 0, i64 47" [kernel.cpp:38]   --->   Operation 88 'getelementptr' 'c_row_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%c_row_addr_17 = getelementptr i32 %c_row, i64 0, i64 46" [kernel.cpp:38]   --->   Operation 89 'getelementptr' 'c_row_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%c_row_addr_18 = getelementptr i32 %c_row, i64 0, i64 45" [kernel.cpp:38]   --->   Operation 90 'getelementptr' 'c_row_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%c_row_addr_19 = getelementptr i32 %c_row, i64 0, i64 44" [kernel.cpp:38]   --->   Operation 91 'getelementptr' 'c_row_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%c_row_addr_20 = getelementptr i32 %c_row, i64 0, i64 43" [kernel.cpp:38]   --->   Operation 92 'getelementptr' 'c_row_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%c_row_addr_21 = getelementptr i32 %c_row, i64 0, i64 42" [kernel.cpp:38]   --->   Operation 93 'getelementptr' 'c_row_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%c_row_addr_22 = getelementptr i32 %c_row, i64 0, i64 41" [kernel.cpp:38]   --->   Operation 94 'getelementptr' 'c_row_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%c_row_addr_23 = getelementptr i32 %c_row, i64 0, i64 40" [kernel.cpp:38]   --->   Operation 95 'getelementptr' 'c_row_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%c_row_addr_24 = getelementptr i32 %c_row, i64 0, i64 39" [kernel.cpp:38]   --->   Operation 96 'getelementptr' 'c_row_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%c_row_addr_25 = getelementptr i32 %c_row, i64 0, i64 38" [kernel.cpp:38]   --->   Operation 97 'getelementptr' 'c_row_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%c_row_addr_26 = getelementptr i32 %c_row, i64 0, i64 37" [kernel.cpp:38]   --->   Operation 98 'getelementptr' 'c_row_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%c_row_addr_27 = getelementptr i32 %c_row, i64 0, i64 36" [kernel.cpp:38]   --->   Operation 99 'getelementptr' 'c_row_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%c_row_addr_28 = getelementptr i32 %c_row, i64 0, i64 35" [kernel.cpp:38]   --->   Operation 100 'getelementptr' 'c_row_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%c_row_addr_29 = getelementptr i32 %c_row, i64 0, i64 34" [kernel.cpp:38]   --->   Operation 101 'getelementptr' 'c_row_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%c_row_addr_30 = getelementptr i32 %c_row, i64 0, i64 33" [kernel.cpp:38]   --->   Operation 102 'getelementptr' 'c_row_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%c_row_addr_31 = getelementptr i32 %c_row, i64 0, i64 32" [kernel.cpp:38]   --->   Operation 103 'getelementptr' 'c_row_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%c_row_addr_32 = getelementptr i32 %c_row, i64 0, i64 31" [kernel.cpp:38]   --->   Operation 104 'getelementptr' 'c_row_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%c_row_addr_33 = getelementptr i32 %c_row, i64 0, i64 30" [kernel.cpp:38]   --->   Operation 105 'getelementptr' 'c_row_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%c_row_addr_34 = getelementptr i32 %c_row, i64 0, i64 29" [kernel.cpp:38]   --->   Operation 106 'getelementptr' 'c_row_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%c_row_addr_35 = getelementptr i32 %c_row, i64 0, i64 28" [kernel.cpp:38]   --->   Operation 107 'getelementptr' 'c_row_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%c_row_addr_36 = getelementptr i32 %c_row, i64 0, i64 27" [kernel.cpp:38]   --->   Operation 108 'getelementptr' 'c_row_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%c_row_addr_37 = getelementptr i32 %c_row, i64 0, i64 26" [kernel.cpp:38]   --->   Operation 109 'getelementptr' 'c_row_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%c_row_addr_38 = getelementptr i32 %c_row, i64 0, i64 25" [kernel.cpp:38]   --->   Operation 110 'getelementptr' 'c_row_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%c_row_addr_39 = getelementptr i32 %c_row, i64 0, i64 24" [kernel.cpp:38]   --->   Operation 111 'getelementptr' 'c_row_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%c_row_addr_40 = getelementptr i32 %c_row, i64 0, i64 23" [kernel.cpp:38]   --->   Operation 112 'getelementptr' 'c_row_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%c_row_addr_41 = getelementptr i32 %c_row, i64 0, i64 22" [kernel.cpp:38]   --->   Operation 113 'getelementptr' 'c_row_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%c_row_addr_42 = getelementptr i32 %c_row, i64 0, i64 21" [kernel.cpp:38]   --->   Operation 114 'getelementptr' 'c_row_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%c_row_addr_43 = getelementptr i32 %c_row, i64 0, i64 20" [kernel.cpp:38]   --->   Operation 115 'getelementptr' 'c_row_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%c_row_addr_44 = getelementptr i32 %c_row, i64 0, i64 19" [kernel.cpp:38]   --->   Operation 116 'getelementptr' 'c_row_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%c_row_addr_45 = getelementptr i32 %c_row, i64 0, i64 18" [kernel.cpp:38]   --->   Operation 117 'getelementptr' 'c_row_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%c_row_addr_46 = getelementptr i32 %c_row, i64 0, i64 17" [kernel.cpp:38]   --->   Operation 118 'getelementptr' 'c_row_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%c_row_addr_47 = getelementptr i32 %c_row, i64 0, i64 16" [kernel.cpp:38]   --->   Operation 119 'getelementptr' 'c_row_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%c_row_addr_48 = getelementptr i32 %c_row, i64 0, i64 15" [kernel.cpp:38]   --->   Operation 120 'getelementptr' 'c_row_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%c_row_addr_49 = getelementptr i32 %c_row, i64 0, i64 14" [kernel.cpp:38]   --->   Operation 121 'getelementptr' 'c_row_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%c_row_addr_50 = getelementptr i32 %c_row, i64 0, i64 13" [kernel.cpp:38]   --->   Operation 122 'getelementptr' 'c_row_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%c_row_addr_51 = getelementptr i32 %c_row, i64 0, i64 12" [kernel.cpp:38]   --->   Operation 123 'getelementptr' 'c_row_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%c_row_addr_52 = getelementptr i32 %c_row, i64 0, i64 11" [kernel.cpp:38]   --->   Operation 124 'getelementptr' 'c_row_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%c_row_addr_53 = getelementptr i32 %c_row, i64 0, i64 10" [kernel.cpp:38]   --->   Operation 125 'getelementptr' 'c_row_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%c_row_addr_54 = getelementptr i32 %c_row, i64 0, i64 9" [kernel.cpp:38]   --->   Operation 126 'getelementptr' 'c_row_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%c_row_addr_55 = getelementptr i32 %c_row, i64 0, i64 8" [kernel.cpp:38]   --->   Operation 127 'getelementptr' 'c_row_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%c_row_addr_56 = getelementptr i32 %c_row, i64 0, i64 7" [kernel.cpp:38]   --->   Operation 128 'getelementptr' 'c_row_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%c_row_addr_57 = getelementptr i32 %c_row, i64 0, i64 6" [kernel.cpp:38]   --->   Operation 129 'getelementptr' 'c_row_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%c_row_addr_58 = getelementptr i32 %c_row, i64 0, i64 5" [kernel.cpp:38]   --->   Operation 130 'getelementptr' 'c_row_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%c_row_addr_59 = getelementptr i32 %c_row, i64 0, i64 4" [kernel.cpp:38]   --->   Operation 131 'getelementptr' 'c_row_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%c_row_addr_60 = getelementptr i32 %c_row, i64 0, i64 3" [kernel.cpp:38]   --->   Operation 132 'getelementptr' 'c_row_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%c_row_addr_61 = getelementptr i32 %c_row, i64 0, i64 2" [kernel.cpp:38]   --->   Operation 133 'getelementptr' 'c_row_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%c_row_addr_62 = getelementptr i32 %c_row, i64 0, i64 1" [kernel.cpp:38]   --->   Operation 134 'getelementptr' 'c_row_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%c_row_addr_63 = getelementptr i32 %c_row, i64 0, i64 0" [kernel.cpp:38]   --->   Operation 135 'getelementptr' 'c_row_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str7"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.71ns)   --->   "%icmp_ln30 = icmp_eq  i7 %k_1, i7 64" [kernel.cpp:30]   --->   Operation 137 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 138 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.85ns)   --->   "%add_ln30 = add i7 %k_1, i7 1" [kernel.cpp:30]   --->   Operation 139 'add' 'add_ln30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split4, void %.exitStub" [kernel.cpp:30]   --->   Operation 140 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %k_1" [kernel.cpp:31]   --->   Operation 141 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.99ns)   --->   "%add_ln31 = add i12 %zext_ln31_read, i12 %zext_ln31_1" [kernel.cpp:31]   --->   Operation 142 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i12 %add_ln31" [kernel.cpp:31]   --->   Operation 143 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr i32 %v0, i64 0, i64 %zext_ln31_2" [kernel.cpp:31]   --->   Operation 144 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_1, i6 0" [kernel.cpp:36]   --->   Operation 145 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i13 %tmp_s" [kernel.cpp:36]   --->   Operation 146 'zext' 'zext_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln36" [kernel.cpp:36]   --->   Operation 147 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln36 = or i13 %tmp_s, i13 1" [kernel.cpp:36]   --->   Operation 148 'or' 'or_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_191 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36" [kernel.cpp:36]   --->   Operation 149 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%v1_addr_1 = getelementptr i32 %v1, i64 0, i64 %tmp_191" [kernel.cpp:36]   --->   Operation 150 'getelementptr' 'v1_addr_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (1.29ns)   --->   "%v7 = load i12 %v0_addr" [kernel.cpp:31]   --->   Operation 151 'load' 'v7' <Predicate = (!icmp_ln30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 152 [2/2] (1.29ns)   --->   "%v1_load = load i12 %v1_addr" [kernel.cpp:36]   --->   Operation 152 'load' 'v1_load' <Predicate = (!icmp_ln30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 153 [2/2] (1.29ns)   --->   "%c_row_load = load i6 %c_row_addr_63" [kernel.cpp:38]   --->   Operation 153 'load' 'c_row_load' <Predicate = (!icmp_ln30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 154 [2/2] (1.29ns)   --->   "%v1_load_1 = load i12 %v1_addr_1" [kernel.cpp:36]   --->   Operation 154 'load' 'v1_load_1' <Predicate = (!icmp_ln30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 155 [2/2] (1.29ns)   --->   "%c_row_load_1 = load i6 %c_row_addr_62" [kernel.cpp:38]   --->   Operation 155 'load' 'c_row_load_1' <Predicate = (!icmp_ln30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 156 [1/1] (0.46ns)   --->   "%store_ln30 = store i7 %add_ln30, i7 %k" [kernel.cpp:30]   --->   Operation 156 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.46>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 982 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln36_1 = or i13 %tmp_s, i13 2" [kernel.cpp:36]   --->   Operation 157 'or' 'or_ln36_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_192 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_1" [kernel.cpp:36]   --->   Operation 158 'bitconcatenate' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%v1_addr_2 = getelementptr i32 %v1, i64 0, i64 %tmp_192" [kernel.cpp:36]   --->   Operation 159 'getelementptr' 'v1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln36_2 = or i13 %tmp_s, i13 3" [kernel.cpp:36]   --->   Operation 160 'or' 'or_ln36_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_193 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_2" [kernel.cpp:36]   --->   Operation 161 'bitconcatenate' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%v1_addr_3 = getelementptr i32 %v1, i64 0, i64 %tmp_193" [kernel.cpp:36]   --->   Operation 162 'getelementptr' 'v1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/2] (1.29ns)   --->   "%v7 = load i12 %v0_addr" [kernel.cpp:31]   --->   Operation 163 'load' 'v7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 164 [1/2] (1.29ns)   --->   "%v1_load = load i12 %v1_addr" [kernel.cpp:36]   --->   Operation 164 'load' 'v1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 165 [2/2] (5.91ns)   --->   "%v = fmul i32 %v7, i32 %v1_load" [kernel.cpp:37]   --->   Operation 165 'fmul' 'v' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/2] (1.29ns)   --->   "%c_row_load = load i6 %c_row_addr_63" [kernel.cpp:38]   --->   Operation 166 'load' 'c_row_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 167 [1/2] (1.29ns)   --->   "%v1_load_1 = load i12 %v1_addr_1" [kernel.cpp:36]   --->   Operation 167 'load' 'v1_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 168 [2/2] (5.91ns)   --->   "%v12_1 = fmul i32 %v7, i32 %v1_load_1" [kernel.cpp:37]   --->   Operation 168 'fmul' 'v12_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/2] (1.29ns)   --->   "%c_row_load_1 = load i6 %c_row_addr_62" [kernel.cpp:38]   --->   Operation 169 'load' 'c_row_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 170 [2/2] (1.29ns)   --->   "%v1_load_2 = load i12 %v1_addr_2" [kernel.cpp:36]   --->   Operation 170 'load' 'v1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 171 [2/2] (1.29ns)   --->   "%c_row_load_2 = load i6 %c_row_addr_61" [kernel.cpp:38]   --->   Operation 171 'load' 'c_row_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 172 [2/2] (1.29ns)   --->   "%v1_load_3 = load i12 %v1_addr_3" [kernel.cpp:36]   --->   Operation 172 'load' 'v1_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 173 [2/2] (1.29ns)   --->   "%c_row_load_3 = load i6 %c_row_addr_60" [kernel.cpp:38]   --->   Operation 173 'load' 'c_row_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln36_3 = or i13 %tmp_s, i13 4" [kernel.cpp:36]   --->   Operation 174 'or' 'or_ln36_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_194 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_3" [kernel.cpp:36]   --->   Operation 175 'bitconcatenate' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%v1_addr_4 = getelementptr i32 %v1, i64 0, i64 %tmp_194" [kernel.cpp:36]   --->   Operation 176 'getelementptr' 'v1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln36_4 = or i13 %tmp_s, i13 5" [kernel.cpp:36]   --->   Operation 177 'or' 'or_ln36_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_195 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_4" [kernel.cpp:36]   --->   Operation 178 'bitconcatenate' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%v1_addr_5 = getelementptr i32 %v1, i64 0, i64 %tmp_195" [kernel.cpp:36]   --->   Operation 179 'getelementptr' 'v1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/2] (5.91ns)   --->   "%v = fmul i32 %v7, i32 %v1_load" [kernel.cpp:37]   --->   Operation 180 'fmul' 'v' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/2] (5.91ns)   --->   "%v12_1 = fmul i32 %v7, i32 %v1_load_1" [kernel.cpp:37]   --->   Operation 181 'fmul' 'v12_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/2] (1.29ns)   --->   "%v1_load_2 = load i12 %v1_addr_2" [kernel.cpp:36]   --->   Operation 182 'load' 'v1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 183 [2/2] (5.91ns)   --->   "%v12_2 = fmul i32 %v7, i32 %v1_load_2" [kernel.cpp:37]   --->   Operation 183 'fmul' 'v12_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/2] (1.29ns)   --->   "%c_row_load_2 = load i6 %c_row_addr_61" [kernel.cpp:38]   --->   Operation 184 'load' 'c_row_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 185 [1/2] (1.29ns)   --->   "%v1_load_3 = load i12 %v1_addr_3" [kernel.cpp:36]   --->   Operation 185 'load' 'v1_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 186 [2/2] (5.91ns)   --->   "%v12_3 = fmul i32 %v7, i32 %v1_load_3" [kernel.cpp:37]   --->   Operation 186 'fmul' 'v12_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/2] (1.29ns)   --->   "%c_row_load_3 = load i6 %c_row_addr_60" [kernel.cpp:38]   --->   Operation 187 'load' 'c_row_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 188 [2/2] (1.29ns)   --->   "%v1_load_4 = load i12 %v1_addr_4" [kernel.cpp:36]   --->   Operation 188 'load' 'v1_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 189 [2/2] (1.29ns)   --->   "%c_row_load_4 = load i6 %c_row_addr_59" [kernel.cpp:38]   --->   Operation 189 'load' 'c_row_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 190 [2/2] (1.29ns)   --->   "%v1_load_5 = load i12 %v1_addr_5" [kernel.cpp:36]   --->   Operation 190 'load' 'v1_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 191 [2/2] (1.29ns)   --->   "%c_row_load_5 = load i6 %c_row_addr_58" [kernel.cpp:38]   --->   Operation 191 'load' 'c_row_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%or_ln36_5 = or i13 %tmp_s, i13 6" [kernel.cpp:36]   --->   Operation 192 'or' 'or_ln36_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_196 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_5" [kernel.cpp:36]   --->   Operation 193 'bitconcatenate' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%v1_addr_6 = getelementptr i32 %v1, i64 0, i64 %tmp_196" [kernel.cpp:36]   --->   Operation 194 'getelementptr' 'v1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln36_6 = or i13 %tmp_s, i13 7" [kernel.cpp:36]   --->   Operation 195 'or' 'or_ln36_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_197 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_6" [kernel.cpp:36]   --->   Operation 196 'bitconcatenate' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%v1_addr_7 = getelementptr i32 %v1, i64 0, i64 %tmp_197" [kernel.cpp:36]   --->   Operation 197 'getelementptr' 'v1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [3/3] (7.29ns)   --->   "%v2 = fadd i32 %c_row_load, i32 %v" [kernel.cpp:39]   --->   Operation 198 'fadd' 'v2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [3/3] (7.29ns)   --->   "%v14_1 = fadd i32 %c_row_load_1, i32 %v12_1" [kernel.cpp:39]   --->   Operation 199 'fadd' 'v14_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (5.91ns)   --->   "%v12_2 = fmul i32 %v7, i32 %v1_load_2" [kernel.cpp:37]   --->   Operation 200 'fmul' 'v12_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/2] (5.91ns)   --->   "%v12_3 = fmul i32 %v7, i32 %v1_load_3" [kernel.cpp:37]   --->   Operation 201 'fmul' 'v12_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/2] (1.29ns)   --->   "%v1_load_4 = load i12 %v1_addr_4" [kernel.cpp:36]   --->   Operation 202 'load' 'v1_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 203 [2/2] (5.91ns)   --->   "%v12_4 = fmul i32 %v7, i32 %v1_load_4" [kernel.cpp:37]   --->   Operation 203 'fmul' 'v12_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (1.29ns)   --->   "%c_row_load_4 = load i6 %c_row_addr_59" [kernel.cpp:38]   --->   Operation 204 'load' 'c_row_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 205 [1/2] (1.29ns)   --->   "%v1_load_5 = load i12 %v1_addr_5" [kernel.cpp:36]   --->   Operation 205 'load' 'v1_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 206 [2/2] (5.91ns)   --->   "%v12_5 = fmul i32 %v7, i32 %v1_load_5" [kernel.cpp:37]   --->   Operation 206 'fmul' 'v12_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/2] (1.29ns)   --->   "%c_row_load_5 = load i6 %c_row_addr_58" [kernel.cpp:38]   --->   Operation 207 'load' 'c_row_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 208 [2/2] (1.29ns)   --->   "%v1_load_6 = load i12 %v1_addr_6" [kernel.cpp:36]   --->   Operation 208 'load' 'v1_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 209 [2/2] (1.29ns)   --->   "%c_row_load_6 = load i6 %c_row_addr_57" [kernel.cpp:38]   --->   Operation 209 'load' 'c_row_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 210 [2/2] (1.29ns)   --->   "%v1_load_7 = load i12 %v1_addr_7" [kernel.cpp:36]   --->   Operation 210 'load' 'v1_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 211 [2/2] (1.29ns)   --->   "%c_row_load_7 = load i6 %c_row_addr_56" [kernel.cpp:38]   --->   Operation 211 'load' 'c_row_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln36_7 = or i13 %tmp_s, i13 8" [kernel.cpp:36]   --->   Operation 212 'or' 'or_ln36_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_198 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_7" [kernel.cpp:36]   --->   Operation 213 'bitconcatenate' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%v1_addr_8 = getelementptr i32 %v1, i64 0, i64 %tmp_198" [kernel.cpp:36]   --->   Operation 214 'getelementptr' 'v1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln36_8 = or i13 %tmp_s, i13 9" [kernel.cpp:36]   --->   Operation 215 'or' 'or_ln36_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_199 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_8" [kernel.cpp:36]   --->   Operation 216 'bitconcatenate' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%v1_addr_9 = getelementptr i32 %v1, i64 0, i64 %tmp_199" [kernel.cpp:36]   --->   Operation 217 'getelementptr' 'v1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [2/3] (7.29ns)   --->   "%v2 = fadd i32 %c_row_load, i32 %v" [kernel.cpp:39]   --->   Operation 218 'fadd' 'v2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [2/3] (7.29ns)   --->   "%v14_1 = fadd i32 %c_row_load_1, i32 %v12_1" [kernel.cpp:39]   --->   Operation 219 'fadd' 'v14_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [3/3] (7.29ns)   --->   "%v14_2 = fadd i32 %c_row_load_2, i32 %v12_2" [kernel.cpp:39]   --->   Operation 220 'fadd' 'v14_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [3/3] (7.29ns)   --->   "%v14_3 = fadd i32 %c_row_load_3, i32 %v12_3" [kernel.cpp:39]   --->   Operation 221 'fadd' 'v14_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/2] (5.91ns)   --->   "%v12_4 = fmul i32 %v7, i32 %v1_load_4" [kernel.cpp:37]   --->   Operation 222 'fmul' 'v12_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/2] (5.91ns)   --->   "%v12_5 = fmul i32 %v7, i32 %v1_load_5" [kernel.cpp:37]   --->   Operation 223 'fmul' 'v12_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/2] (1.29ns)   --->   "%v1_load_6 = load i12 %v1_addr_6" [kernel.cpp:36]   --->   Operation 224 'load' 'v1_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 225 [2/2] (5.91ns)   --->   "%v12_6 = fmul i32 %v7, i32 %v1_load_6" [kernel.cpp:37]   --->   Operation 225 'fmul' 'v12_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/2] (1.29ns)   --->   "%c_row_load_6 = load i6 %c_row_addr_57" [kernel.cpp:38]   --->   Operation 226 'load' 'c_row_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 227 [1/2] (1.29ns)   --->   "%v1_load_7 = load i12 %v1_addr_7" [kernel.cpp:36]   --->   Operation 227 'load' 'v1_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 228 [2/2] (5.91ns)   --->   "%v12_7 = fmul i32 %v7, i32 %v1_load_7" [kernel.cpp:37]   --->   Operation 228 'fmul' 'v12_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (1.29ns)   --->   "%c_row_load_7 = load i6 %c_row_addr_56" [kernel.cpp:38]   --->   Operation 229 'load' 'c_row_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 230 [2/2] (1.29ns)   --->   "%v1_load_8 = load i12 %v1_addr_8" [kernel.cpp:36]   --->   Operation 230 'load' 'v1_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 231 [2/2] (1.29ns)   --->   "%c_row_load_8 = load i6 %c_row_addr_55" [kernel.cpp:38]   --->   Operation 231 'load' 'c_row_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 232 [2/2] (1.29ns)   --->   "%v1_load_9 = load i12 %v1_addr_9" [kernel.cpp:36]   --->   Operation 232 'load' 'v1_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 233 [2/2] (1.29ns)   --->   "%c_row_load_9 = load i6 %c_row_addr_54" [kernel.cpp:38]   --->   Operation 233 'load' 'c_row_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln36_9 = or i13 %tmp_s, i13 10" [kernel.cpp:36]   --->   Operation 234 'or' 'or_ln36_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_200 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_9" [kernel.cpp:36]   --->   Operation 235 'bitconcatenate' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%v1_addr_10 = getelementptr i32 %v1, i64 0, i64 %tmp_200" [kernel.cpp:36]   --->   Operation 236 'getelementptr' 'v1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln36_10 = or i13 %tmp_s, i13 11" [kernel.cpp:36]   --->   Operation 237 'or' 'or_ln36_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_201 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_10" [kernel.cpp:36]   --->   Operation 238 'bitconcatenate' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%v1_addr_11 = getelementptr i32 %v1, i64 0, i64 %tmp_201" [kernel.cpp:36]   --->   Operation 239 'getelementptr' 'v1_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/3] (7.29ns)   --->   "%v2 = fadd i32 %c_row_load, i32 %v" [kernel.cpp:39]   --->   Operation 240 'fadd' 'v2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/3] (7.29ns)   --->   "%v14_1 = fadd i32 %c_row_load_1, i32 %v12_1" [kernel.cpp:39]   --->   Operation 241 'fadd' 'v14_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [2/3] (7.29ns)   --->   "%v14_2 = fadd i32 %c_row_load_2, i32 %v12_2" [kernel.cpp:39]   --->   Operation 242 'fadd' 'v14_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [2/3] (7.29ns)   --->   "%v14_3 = fadd i32 %c_row_load_3, i32 %v12_3" [kernel.cpp:39]   --->   Operation 243 'fadd' 'v14_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [3/3] (7.29ns)   --->   "%v14_4 = fadd i32 %c_row_load_4, i32 %v12_4" [kernel.cpp:39]   --->   Operation 244 'fadd' 'v14_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [3/3] (7.29ns)   --->   "%v14_5 = fadd i32 %c_row_load_5, i32 %v12_5" [kernel.cpp:39]   --->   Operation 245 'fadd' 'v14_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/2] (5.91ns)   --->   "%v12_6 = fmul i32 %v7, i32 %v1_load_6" [kernel.cpp:37]   --->   Operation 246 'fmul' 'v12_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/2] (5.91ns)   --->   "%v12_7 = fmul i32 %v7, i32 %v1_load_7" [kernel.cpp:37]   --->   Operation 247 'fmul' 'v12_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/2] (1.29ns)   --->   "%v1_load_8 = load i12 %v1_addr_8" [kernel.cpp:36]   --->   Operation 248 'load' 'v1_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 249 [2/2] (5.91ns)   --->   "%v12_8 = fmul i32 %v7, i32 %v1_load_8" [kernel.cpp:37]   --->   Operation 249 'fmul' 'v12_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/2] (1.29ns)   --->   "%c_row_load_8 = load i6 %c_row_addr_55" [kernel.cpp:38]   --->   Operation 250 'load' 'c_row_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 251 [1/2] (1.29ns)   --->   "%v1_load_9 = load i12 %v1_addr_9" [kernel.cpp:36]   --->   Operation 251 'load' 'v1_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 252 [2/2] (5.91ns)   --->   "%v12_9 = fmul i32 %v7, i32 %v1_load_9" [kernel.cpp:37]   --->   Operation 252 'fmul' 'v12_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/2] (1.29ns)   --->   "%c_row_load_9 = load i6 %c_row_addr_54" [kernel.cpp:38]   --->   Operation 253 'load' 'c_row_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 254 [2/2] (1.29ns)   --->   "%v1_load_10 = load i12 %v1_addr_10" [kernel.cpp:36]   --->   Operation 254 'load' 'v1_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 255 [2/2] (1.29ns)   --->   "%c_row_load_10 = load i6 %c_row_addr_53" [kernel.cpp:38]   --->   Operation 255 'load' 'c_row_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 256 [2/2] (1.29ns)   --->   "%v1_load_11 = load i12 %v1_addr_11" [kernel.cpp:36]   --->   Operation 256 'load' 'v1_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 257 [2/2] (1.29ns)   --->   "%c_row_load_11 = load i6 %c_row_addr_52" [kernel.cpp:38]   --->   Operation 257 'load' 'c_row_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln36_11 = or i13 %tmp_s, i13 12" [kernel.cpp:36]   --->   Operation 258 'or' 'or_ln36_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_202 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_11" [kernel.cpp:36]   --->   Operation 259 'bitconcatenate' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%v1_addr_12 = getelementptr i32 %v1, i64 0, i64 %tmp_202" [kernel.cpp:36]   --->   Operation 260 'getelementptr' 'v1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln36_12 = or i13 %tmp_s, i13 13" [kernel.cpp:36]   --->   Operation 261 'or' 'or_ln36_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_203 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_12" [kernel.cpp:36]   --->   Operation 262 'bitconcatenate' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%v1_addr_13 = getelementptr i32 %v1, i64 0, i64 %tmp_203" [kernel.cpp:36]   --->   Operation 263 'getelementptr' 'v1_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/3] (7.29ns)   --->   "%v14_2 = fadd i32 %c_row_load_2, i32 %v12_2" [kernel.cpp:39]   --->   Operation 264 'fadd' 'v14_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/3] (7.29ns)   --->   "%v14_3 = fadd i32 %c_row_load_3, i32 %v12_3" [kernel.cpp:39]   --->   Operation 265 'fadd' 'v14_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [2/3] (7.29ns)   --->   "%v14_4 = fadd i32 %c_row_load_4, i32 %v12_4" [kernel.cpp:39]   --->   Operation 266 'fadd' 'v14_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [2/3] (7.29ns)   --->   "%v14_5 = fadd i32 %c_row_load_5, i32 %v12_5" [kernel.cpp:39]   --->   Operation 267 'fadd' 'v14_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [3/3] (7.29ns)   --->   "%v14_6 = fadd i32 %c_row_load_6, i32 %v12_6" [kernel.cpp:39]   --->   Operation 268 'fadd' 'v14_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [3/3] (7.29ns)   --->   "%v14_7 = fadd i32 %c_row_load_7, i32 %v12_7" [kernel.cpp:39]   --->   Operation 269 'fadd' 'v14_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/2] (5.91ns)   --->   "%v12_8 = fmul i32 %v7, i32 %v1_load_8" [kernel.cpp:37]   --->   Operation 270 'fmul' 'v12_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/2] (5.91ns)   --->   "%v12_9 = fmul i32 %v7, i32 %v1_load_9" [kernel.cpp:37]   --->   Operation 271 'fmul' 'v12_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/2] (1.29ns)   --->   "%v1_load_10 = load i12 %v1_addr_10" [kernel.cpp:36]   --->   Operation 272 'load' 'v1_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 273 [2/2] (5.91ns)   --->   "%v12_s = fmul i32 %v7, i32 %v1_load_10" [kernel.cpp:37]   --->   Operation 273 'fmul' 'v12_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/2] (1.29ns)   --->   "%c_row_load_10 = load i6 %c_row_addr_53" [kernel.cpp:38]   --->   Operation 274 'load' 'c_row_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 275 [1/2] (1.29ns)   --->   "%v1_load_11 = load i12 %v1_addr_11" [kernel.cpp:36]   --->   Operation 275 'load' 'v1_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 276 [2/2] (5.91ns)   --->   "%v12_10 = fmul i32 %v7, i32 %v1_load_11" [kernel.cpp:37]   --->   Operation 276 'fmul' 'v12_10' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/2] (1.29ns)   --->   "%c_row_load_11 = load i6 %c_row_addr_52" [kernel.cpp:38]   --->   Operation 277 'load' 'c_row_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 278 [2/2] (1.29ns)   --->   "%v1_load_12 = load i12 %v1_addr_12" [kernel.cpp:36]   --->   Operation 278 'load' 'v1_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 279 [2/2] (1.29ns)   --->   "%c_row_load_12 = load i6 %c_row_addr_51" [kernel.cpp:38]   --->   Operation 279 'load' 'c_row_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 280 [2/2] (1.29ns)   --->   "%v1_load_13 = load i12 %v1_addr_13" [kernel.cpp:36]   --->   Operation 280 'load' 'v1_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 281 [2/2] (1.29ns)   --->   "%c_row_load_13 = load i6 %c_row_addr_50" [kernel.cpp:38]   --->   Operation 281 'load' 'c_row_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln36_13 = or i13 %tmp_s, i13 14" [kernel.cpp:36]   --->   Operation 282 'or' 'or_ln36_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_204 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_13" [kernel.cpp:36]   --->   Operation 283 'bitconcatenate' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%v1_addr_14 = getelementptr i32 %v1, i64 0, i64 %tmp_204" [kernel.cpp:36]   --->   Operation 284 'getelementptr' 'v1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln36_14 = or i13 %tmp_s, i13 15" [kernel.cpp:36]   --->   Operation 285 'or' 'or_ln36_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_205 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_14" [kernel.cpp:36]   --->   Operation 286 'bitconcatenate' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%v1_addr_15 = getelementptr i32 %v1, i64 0, i64 %tmp_205" [kernel.cpp:36]   --->   Operation 287 'getelementptr' 'v1_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/3] (7.29ns)   --->   "%v14_4 = fadd i32 %c_row_load_4, i32 %v12_4" [kernel.cpp:39]   --->   Operation 288 'fadd' 'v14_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/3] (7.29ns)   --->   "%v14_5 = fadd i32 %c_row_load_5, i32 %v12_5" [kernel.cpp:39]   --->   Operation 289 'fadd' 'v14_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [2/3] (7.29ns)   --->   "%v14_6 = fadd i32 %c_row_load_6, i32 %v12_6" [kernel.cpp:39]   --->   Operation 290 'fadd' 'v14_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [2/3] (7.29ns)   --->   "%v14_7 = fadd i32 %c_row_load_7, i32 %v12_7" [kernel.cpp:39]   --->   Operation 291 'fadd' 'v14_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [3/3] (7.29ns)   --->   "%v14_8 = fadd i32 %c_row_load_8, i32 %v12_8" [kernel.cpp:39]   --->   Operation 292 'fadd' 'v14_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [3/3] (7.29ns)   --->   "%v14_9 = fadd i32 %c_row_load_9, i32 %v12_9" [kernel.cpp:39]   --->   Operation 293 'fadd' 'v14_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/2] (5.91ns)   --->   "%v12_s = fmul i32 %v7, i32 %v1_load_10" [kernel.cpp:37]   --->   Operation 294 'fmul' 'v12_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/2] (5.91ns)   --->   "%v12_10 = fmul i32 %v7, i32 %v1_load_11" [kernel.cpp:37]   --->   Operation 295 'fmul' 'v12_10' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/2] (1.29ns)   --->   "%v1_load_12 = load i12 %v1_addr_12" [kernel.cpp:36]   --->   Operation 296 'load' 'v1_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 297 [2/2] (5.91ns)   --->   "%v12_11 = fmul i32 %v7, i32 %v1_load_12" [kernel.cpp:37]   --->   Operation 297 'fmul' 'v12_11' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/2] (1.29ns)   --->   "%c_row_load_12 = load i6 %c_row_addr_51" [kernel.cpp:38]   --->   Operation 298 'load' 'c_row_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 299 [1/2] (1.29ns)   --->   "%v1_load_13 = load i12 %v1_addr_13" [kernel.cpp:36]   --->   Operation 299 'load' 'v1_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 300 [2/2] (5.91ns)   --->   "%v12_12 = fmul i32 %v7, i32 %v1_load_13" [kernel.cpp:37]   --->   Operation 300 'fmul' 'v12_12' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/2] (1.29ns)   --->   "%c_row_load_13 = load i6 %c_row_addr_50" [kernel.cpp:38]   --->   Operation 301 'load' 'c_row_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 302 [2/2] (1.29ns)   --->   "%v1_load_14 = load i12 %v1_addr_14" [kernel.cpp:36]   --->   Operation 302 'load' 'v1_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 303 [2/2] (1.29ns)   --->   "%c_row_load_14 = load i6 %c_row_addr_49" [kernel.cpp:38]   --->   Operation 303 'load' 'c_row_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 304 [2/2] (1.29ns)   --->   "%v1_load_15 = load i12 %v1_addr_15" [kernel.cpp:36]   --->   Operation 304 'load' 'v1_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 305 [2/2] (1.29ns)   --->   "%c_row_load_15 = load i6 %c_row_addr_48" [kernel.cpp:38]   --->   Operation 305 'load' 'c_row_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln36_15 = or i13 %tmp_s, i13 16" [kernel.cpp:36]   --->   Operation 306 'or' 'or_ln36_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_206 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_15" [kernel.cpp:36]   --->   Operation 307 'bitconcatenate' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%v1_addr_16 = getelementptr i32 %v1, i64 0, i64 %tmp_206" [kernel.cpp:36]   --->   Operation 308 'getelementptr' 'v1_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln36_16 = or i13 %tmp_s, i13 17" [kernel.cpp:36]   --->   Operation 309 'or' 'or_ln36_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_207 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_16" [kernel.cpp:36]   --->   Operation 310 'bitconcatenate' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%v1_addr_17 = getelementptr i32 %v1, i64 0, i64 %tmp_207" [kernel.cpp:36]   --->   Operation 311 'getelementptr' 'v1_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/3] (7.29ns)   --->   "%v14_6 = fadd i32 %c_row_load_6, i32 %v12_6" [kernel.cpp:39]   --->   Operation 312 'fadd' 'v14_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/3] (7.29ns)   --->   "%v14_7 = fadd i32 %c_row_load_7, i32 %v12_7" [kernel.cpp:39]   --->   Operation 313 'fadd' 'v14_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [2/3] (7.29ns)   --->   "%v14_8 = fadd i32 %c_row_load_8, i32 %v12_8" [kernel.cpp:39]   --->   Operation 314 'fadd' 'v14_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [2/3] (7.29ns)   --->   "%v14_9 = fadd i32 %c_row_load_9, i32 %v12_9" [kernel.cpp:39]   --->   Operation 315 'fadd' 'v14_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [3/3] (7.29ns)   --->   "%v14_s = fadd i32 %c_row_load_10, i32 %v12_s" [kernel.cpp:39]   --->   Operation 316 'fadd' 'v14_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [3/3] (7.29ns)   --->   "%v14_10 = fadd i32 %c_row_load_11, i32 %v12_10" [kernel.cpp:39]   --->   Operation 317 'fadd' 'v14_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/2] (5.91ns)   --->   "%v12_11 = fmul i32 %v7, i32 %v1_load_12" [kernel.cpp:37]   --->   Operation 318 'fmul' 'v12_11' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/2] (5.91ns)   --->   "%v12_12 = fmul i32 %v7, i32 %v1_load_13" [kernel.cpp:37]   --->   Operation 319 'fmul' 'v12_12' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/2] (1.29ns)   --->   "%v1_load_14 = load i12 %v1_addr_14" [kernel.cpp:36]   --->   Operation 320 'load' 'v1_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 321 [2/2] (5.91ns)   --->   "%v12_13 = fmul i32 %v7, i32 %v1_load_14" [kernel.cpp:37]   --->   Operation 321 'fmul' 'v12_13' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/2] (1.29ns)   --->   "%c_row_load_14 = load i6 %c_row_addr_49" [kernel.cpp:38]   --->   Operation 322 'load' 'c_row_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 323 [1/2] (1.29ns)   --->   "%v1_load_15 = load i12 %v1_addr_15" [kernel.cpp:36]   --->   Operation 323 'load' 'v1_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 324 [2/2] (5.91ns)   --->   "%v12_14 = fmul i32 %v7, i32 %v1_load_15" [kernel.cpp:37]   --->   Operation 324 'fmul' 'v12_14' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/2] (1.29ns)   --->   "%c_row_load_15 = load i6 %c_row_addr_48" [kernel.cpp:38]   --->   Operation 325 'load' 'c_row_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 326 [2/2] (1.29ns)   --->   "%v1_load_16 = load i12 %v1_addr_16" [kernel.cpp:36]   --->   Operation 326 'load' 'v1_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 327 [2/2] (1.29ns)   --->   "%c_row_load_16 = load i6 %c_row_addr_47" [kernel.cpp:38]   --->   Operation 327 'load' 'c_row_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 328 [2/2] (1.29ns)   --->   "%v1_load_17 = load i12 %v1_addr_17" [kernel.cpp:36]   --->   Operation 328 'load' 'v1_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 329 [2/2] (1.29ns)   --->   "%c_row_load_17 = load i6 %c_row_addr_46" [kernel.cpp:38]   --->   Operation 329 'load' 'c_row_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln36_17 = or i13 %tmp_s, i13 18" [kernel.cpp:36]   --->   Operation 330 'or' 'or_ln36_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_208 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_17" [kernel.cpp:36]   --->   Operation 331 'bitconcatenate' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%v1_addr_18 = getelementptr i32 %v1, i64 0, i64 %tmp_208" [kernel.cpp:36]   --->   Operation 332 'getelementptr' 'v1_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln36_18 = or i13 %tmp_s, i13 19" [kernel.cpp:36]   --->   Operation 333 'or' 'or_ln36_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_209 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_18" [kernel.cpp:36]   --->   Operation 334 'bitconcatenate' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%v1_addr_19 = getelementptr i32 %v1, i64 0, i64 %tmp_209" [kernel.cpp:36]   --->   Operation 335 'getelementptr' 'v1_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/3] (7.29ns)   --->   "%v14_8 = fadd i32 %c_row_load_8, i32 %v12_8" [kernel.cpp:39]   --->   Operation 336 'fadd' 'v14_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/3] (7.29ns)   --->   "%v14_9 = fadd i32 %c_row_load_9, i32 %v12_9" [kernel.cpp:39]   --->   Operation 337 'fadd' 'v14_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 338 [2/3] (7.29ns)   --->   "%v14_s = fadd i32 %c_row_load_10, i32 %v12_s" [kernel.cpp:39]   --->   Operation 338 'fadd' 'v14_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [2/3] (7.29ns)   --->   "%v14_10 = fadd i32 %c_row_load_11, i32 %v12_10" [kernel.cpp:39]   --->   Operation 339 'fadd' 'v14_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [3/3] (7.29ns)   --->   "%v14_11 = fadd i32 %c_row_load_12, i32 %v12_11" [kernel.cpp:39]   --->   Operation 340 'fadd' 'v14_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 341 [3/3] (7.29ns)   --->   "%v14_12 = fadd i32 %c_row_load_13, i32 %v12_12" [kernel.cpp:39]   --->   Operation 341 'fadd' 'v14_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 342 [1/2] (5.91ns)   --->   "%v12_13 = fmul i32 %v7, i32 %v1_load_14" [kernel.cpp:37]   --->   Operation 342 'fmul' 'v12_13' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 343 [1/2] (5.91ns)   --->   "%v12_14 = fmul i32 %v7, i32 %v1_load_15" [kernel.cpp:37]   --->   Operation 343 'fmul' 'v12_14' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/2] (1.29ns)   --->   "%v1_load_16 = load i12 %v1_addr_16" [kernel.cpp:36]   --->   Operation 344 'load' 'v1_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 345 [2/2] (5.91ns)   --->   "%v12_15 = fmul i32 %v7, i32 %v1_load_16" [kernel.cpp:37]   --->   Operation 345 'fmul' 'v12_15' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/2] (1.29ns)   --->   "%c_row_load_16 = load i6 %c_row_addr_47" [kernel.cpp:38]   --->   Operation 346 'load' 'c_row_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 347 [1/2] (1.29ns)   --->   "%v1_load_17 = load i12 %v1_addr_17" [kernel.cpp:36]   --->   Operation 347 'load' 'v1_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 348 [2/2] (5.91ns)   --->   "%v12_16 = fmul i32 %v7, i32 %v1_load_17" [kernel.cpp:37]   --->   Operation 348 'fmul' 'v12_16' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/2] (1.29ns)   --->   "%c_row_load_17 = load i6 %c_row_addr_46" [kernel.cpp:38]   --->   Operation 349 'load' 'c_row_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 350 [2/2] (1.29ns)   --->   "%v1_load_18 = load i12 %v1_addr_18" [kernel.cpp:36]   --->   Operation 350 'load' 'v1_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 351 [2/2] (1.29ns)   --->   "%c_row_load_18 = load i6 %c_row_addr_45" [kernel.cpp:38]   --->   Operation 351 'load' 'c_row_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 352 [2/2] (1.29ns)   --->   "%v1_load_19 = load i12 %v1_addr_19" [kernel.cpp:36]   --->   Operation 352 'load' 'v1_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 353 [2/2] (1.29ns)   --->   "%c_row_load_19 = load i6 %c_row_addr_44" [kernel.cpp:38]   --->   Operation 353 'load' 'c_row_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln36_19 = or i13 %tmp_s, i13 20" [kernel.cpp:36]   --->   Operation 354 'or' 'or_ln36_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_210 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_19" [kernel.cpp:36]   --->   Operation 355 'bitconcatenate' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%v1_addr_20 = getelementptr i32 %v1, i64 0, i64 %tmp_210" [kernel.cpp:36]   --->   Operation 356 'getelementptr' 'v1_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln36_20 = or i13 %tmp_s, i13 21" [kernel.cpp:36]   --->   Operation 357 'or' 'or_ln36_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_211 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_20" [kernel.cpp:36]   --->   Operation 358 'bitconcatenate' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%v1_addr_21 = getelementptr i32 %v1, i64 0, i64 %tmp_211" [kernel.cpp:36]   --->   Operation 359 'getelementptr' 'v1_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/3] (7.29ns)   --->   "%v14_s = fadd i32 %c_row_load_10, i32 %v12_s" [kernel.cpp:39]   --->   Operation 360 'fadd' 'v14_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/3] (7.29ns)   --->   "%v14_10 = fadd i32 %c_row_load_11, i32 %v12_10" [kernel.cpp:39]   --->   Operation 361 'fadd' 'v14_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [2/3] (7.29ns)   --->   "%v14_11 = fadd i32 %c_row_load_12, i32 %v12_11" [kernel.cpp:39]   --->   Operation 362 'fadd' 'v14_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [2/3] (7.29ns)   --->   "%v14_12 = fadd i32 %c_row_load_13, i32 %v12_12" [kernel.cpp:39]   --->   Operation 363 'fadd' 'v14_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [3/3] (7.29ns)   --->   "%v14_13 = fadd i32 %c_row_load_14, i32 %v12_13" [kernel.cpp:39]   --->   Operation 364 'fadd' 'v14_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [3/3] (7.29ns)   --->   "%v14_14 = fadd i32 %c_row_load_15, i32 %v12_14" [kernel.cpp:39]   --->   Operation 365 'fadd' 'v14_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/2] (5.91ns)   --->   "%v12_15 = fmul i32 %v7, i32 %v1_load_16" [kernel.cpp:37]   --->   Operation 366 'fmul' 'v12_15' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/2] (5.91ns)   --->   "%v12_16 = fmul i32 %v7, i32 %v1_load_17" [kernel.cpp:37]   --->   Operation 367 'fmul' 'v12_16' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/2] (1.29ns)   --->   "%v1_load_18 = load i12 %v1_addr_18" [kernel.cpp:36]   --->   Operation 368 'load' 'v1_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 369 [2/2] (5.91ns)   --->   "%v12_17 = fmul i32 %v7, i32 %v1_load_18" [kernel.cpp:37]   --->   Operation 369 'fmul' 'v12_17' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/2] (1.29ns)   --->   "%c_row_load_18 = load i6 %c_row_addr_45" [kernel.cpp:38]   --->   Operation 370 'load' 'c_row_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 371 [1/2] (1.29ns)   --->   "%v1_load_19 = load i12 %v1_addr_19" [kernel.cpp:36]   --->   Operation 371 'load' 'v1_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 372 [2/2] (5.91ns)   --->   "%v12_18 = fmul i32 %v7, i32 %v1_load_19" [kernel.cpp:37]   --->   Operation 372 'fmul' 'v12_18' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/2] (1.29ns)   --->   "%c_row_load_19 = load i6 %c_row_addr_44" [kernel.cpp:38]   --->   Operation 373 'load' 'c_row_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 374 [2/2] (1.29ns)   --->   "%v1_load_20 = load i12 %v1_addr_20" [kernel.cpp:36]   --->   Operation 374 'load' 'v1_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 375 [2/2] (1.29ns)   --->   "%c_row_load_20 = load i6 %c_row_addr_43" [kernel.cpp:38]   --->   Operation 375 'load' 'c_row_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 376 [2/2] (1.29ns)   --->   "%v1_load_21 = load i12 %v1_addr_21" [kernel.cpp:36]   --->   Operation 376 'load' 'v1_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 377 [2/2] (1.29ns)   --->   "%c_row_load_21 = load i6 %c_row_addr_42" [kernel.cpp:38]   --->   Operation 377 'load' 'c_row_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%or_ln36_21 = or i13 %tmp_s, i13 22" [kernel.cpp:36]   --->   Operation 378 'or' 'or_ln36_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_212 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_21" [kernel.cpp:36]   --->   Operation 379 'bitconcatenate' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%v1_addr_22 = getelementptr i32 %v1, i64 0, i64 %tmp_212" [kernel.cpp:36]   --->   Operation 380 'getelementptr' 'v1_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln36_22 = or i13 %tmp_s, i13 23" [kernel.cpp:36]   --->   Operation 381 'or' 'or_ln36_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_213 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_22" [kernel.cpp:36]   --->   Operation 382 'bitconcatenate' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%v1_addr_23 = getelementptr i32 %v1, i64 0, i64 %tmp_213" [kernel.cpp:36]   --->   Operation 383 'getelementptr' 'v1_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 384 [1/3] (7.29ns)   --->   "%v14_11 = fadd i32 %c_row_load_12, i32 %v12_11" [kernel.cpp:39]   --->   Operation 384 'fadd' 'v14_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/3] (7.29ns)   --->   "%v14_12 = fadd i32 %c_row_load_13, i32 %v12_12" [kernel.cpp:39]   --->   Operation 385 'fadd' 'v14_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [2/3] (7.29ns)   --->   "%v14_13 = fadd i32 %c_row_load_14, i32 %v12_13" [kernel.cpp:39]   --->   Operation 386 'fadd' 'v14_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [2/3] (7.29ns)   --->   "%v14_14 = fadd i32 %c_row_load_15, i32 %v12_14" [kernel.cpp:39]   --->   Operation 387 'fadd' 'v14_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [3/3] (7.29ns)   --->   "%v14_15 = fadd i32 %c_row_load_16, i32 %v12_15" [kernel.cpp:39]   --->   Operation 388 'fadd' 'v14_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [3/3] (7.29ns)   --->   "%v14_16 = fadd i32 %c_row_load_17, i32 %v12_16" [kernel.cpp:39]   --->   Operation 389 'fadd' 'v14_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/2] (5.91ns)   --->   "%v12_17 = fmul i32 %v7, i32 %v1_load_18" [kernel.cpp:37]   --->   Operation 390 'fmul' 'v12_17' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/2] (5.91ns)   --->   "%v12_18 = fmul i32 %v7, i32 %v1_load_19" [kernel.cpp:37]   --->   Operation 391 'fmul' 'v12_18' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/2] (1.29ns)   --->   "%v1_load_20 = load i12 %v1_addr_20" [kernel.cpp:36]   --->   Operation 392 'load' 'v1_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 393 [2/2] (5.91ns)   --->   "%v12_19 = fmul i32 %v7, i32 %v1_load_20" [kernel.cpp:37]   --->   Operation 393 'fmul' 'v12_19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/2] (1.29ns)   --->   "%c_row_load_20 = load i6 %c_row_addr_43" [kernel.cpp:38]   --->   Operation 394 'load' 'c_row_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 395 [1/2] (1.29ns)   --->   "%v1_load_21 = load i12 %v1_addr_21" [kernel.cpp:36]   --->   Operation 395 'load' 'v1_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 396 [2/2] (5.91ns)   --->   "%v12_20 = fmul i32 %v7, i32 %v1_load_21" [kernel.cpp:37]   --->   Operation 396 'fmul' 'v12_20' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/2] (1.29ns)   --->   "%c_row_load_21 = load i6 %c_row_addr_42" [kernel.cpp:38]   --->   Operation 397 'load' 'c_row_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 398 [2/2] (1.29ns)   --->   "%v1_load_22 = load i12 %v1_addr_22" [kernel.cpp:36]   --->   Operation 398 'load' 'v1_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 399 [2/2] (1.29ns)   --->   "%c_row_load_22 = load i6 %c_row_addr_41" [kernel.cpp:38]   --->   Operation 399 'load' 'c_row_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 400 [2/2] (1.29ns)   --->   "%v1_load_23 = load i12 %v1_addr_23" [kernel.cpp:36]   --->   Operation 400 'load' 'v1_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 401 [2/2] (1.29ns)   --->   "%c_row_load_23 = load i6 %c_row_addr_40" [kernel.cpp:38]   --->   Operation 401 'load' 'c_row_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%or_ln36_23 = or i13 %tmp_s, i13 24" [kernel.cpp:36]   --->   Operation 402 'or' 'or_ln36_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_214 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_23" [kernel.cpp:36]   --->   Operation 403 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%v1_addr_24 = getelementptr i32 %v1, i64 0, i64 %tmp_214" [kernel.cpp:36]   --->   Operation 404 'getelementptr' 'v1_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln36_24 = or i13 %tmp_s, i13 25" [kernel.cpp:36]   --->   Operation 405 'or' 'or_ln36_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_215 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_24" [kernel.cpp:36]   --->   Operation 406 'bitconcatenate' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%v1_addr_25 = getelementptr i32 %v1, i64 0, i64 %tmp_215" [kernel.cpp:36]   --->   Operation 407 'getelementptr' 'v1_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 408 [1/3] (7.29ns)   --->   "%v14_13 = fadd i32 %c_row_load_14, i32 %v12_13" [kernel.cpp:39]   --->   Operation 408 'fadd' 'v14_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/3] (7.29ns)   --->   "%v14_14 = fadd i32 %c_row_load_15, i32 %v12_14" [kernel.cpp:39]   --->   Operation 409 'fadd' 'v14_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [2/3] (7.29ns)   --->   "%v14_15 = fadd i32 %c_row_load_16, i32 %v12_15" [kernel.cpp:39]   --->   Operation 410 'fadd' 'v14_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [2/3] (7.29ns)   --->   "%v14_16 = fadd i32 %c_row_load_17, i32 %v12_16" [kernel.cpp:39]   --->   Operation 411 'fadd' 'v14_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [3/3] (7.29ns)   --->   "%v14_17 = fadd i32 %c_row_load_18, i32 %v12_17" [kernel.cpp:39]   --->   Operation 412 'fadd' 'v14_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [3/3] (7.29ns)   --->   "%v14_18 = fadd i32 %c_row_load_19, i32 %v12_18" [kernel.cpp:39]   --->   Operation 413 'fadd' 'v14_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [1/2] (5.91ns)   --->   "%v12_19 = fmul i32 %v7, i32 %v1_load_20" [kernel.cpp:37]   --->   Operation 414 'fmul' 'v12_19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/2] (5.91ns)   --->   "%v12_20 = fmul i32 %v7, i32 %v1_load_21" [kernel.cpp:37]   --->   Operation 415 'fmul' 'v12_20' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/2] (1.29ns)   --->   "%v1_load_22 = load i12 %v1_addr_22" [kernel.cpp:36]   --->   Operation 416 'load' 'v1_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 417 [2/2] (5.91ns)   --->   "%v12_21 = fmul i32 %v7, i32 %v1_load_22" [kernel.cpp:37]   --->   Operation 417 'fmul' 'v12_21' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/2] (1.29ns)   --->   "%c_row_load_22 = load i6 %c_row_addr_41" [kernel.cpp:38]   --->   Operation 418 'load' 'c_row_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 419 [1/2] (1.29ns)   --->   "%v1_load_23 = load i12 %v1_addr_23" [kernel.cpp:36]   --->   Operation 419 'load' 'v1_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 420 [2/2] (5.91ns)   --->   "%v12_22 = fmul i32 %v7, i32 %v1_load_23" [kernel.cpp:37]   --->   Operation 420 'fmul' 'v12_22' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/2] (1.29ns)   --->   "%c_row_load_23 = load i6 %c_row_addr_40" [kernel.cpp:38]   --->   Operation 421 'load' 'c_row_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 422 [2/2] (1.29ns)   --->   "%v1_load_24 = load i12 %v1_addr_24" [kernel.cpp:36]   --->   Operation 422 'load' 'v1_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 423 [2/2] (1.29ns)   --->   "%c_row_load_24 = load i6 %c_row_addr_39" [kernel.cpp:38]   --->   Operation 423 'load' 'c_row_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 424 [2/2] (1.29ns)   --->   "%v1_load_25 = load i12 %v1_addr_25" [kernel.cpp:36]   --->   Operation 424 'load' 'v1_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 425 [2/2] (1.29ns)   --->   "%c_row_load_25 = load i6 %c_row_addr_38" [kernel.cpp:38]   --->   Operation 425 'load' 'c_row_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%or_ln36_25 = or i13 %tmp_s, i13 26" [kernel.cpp:36]   --->   Operation 426 'or' 'or_ln36_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_216 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_25" [kernel.cpp:36]   --->   Operation 427 'bitconcatenate' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%v1_addr_26 = getelementptr i32 %v1, i64 0, i64 %tmp_216" [kernel.cpp:36]   --->   Operation 428 'getelementptr' 'v1_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln36_26 = or i13 %tmp_s, i13 27" [kernel.cpp:36]   --->   Operation 429 'or' 'or_ln36_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_217 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_26" [kernel.cpp:36]   --->   Operation 430 'bitconcatenate' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%v1_addr_27 = getelementptr i32 %v1, i64 0, i64 %tmp_217" [kernel.cpp:36]   --->   Operation 431 'getelementptr' 'v1_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/3] (7.29ns)   --->   "%v14_15 = fadd i32 %c_row_load_16, i32 %v12_15" [kernel.cpp:39]   --->   Operation 432 'fadd' 'v14_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 433 [1/3] (7.29ns)   --->   "%v14_16 = fadd i32 %c_row_load_17, i32 %v12_16" [kernel.cpp:39]   --->   Operation 433 'fadd' 'v14_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [2/3] (7.29ns)   --->   "%v14_17 = fadd i32 %c_row_load_18, i32 %v12_17" [kernel.cpp:39]   --->   Operation 434 'fadd' 'v14_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [2/3] (7.29ns)   --->   "%v14_18 = fadd i32 %c_row_load_19, i32 %v12_18" [kernel.cpp:39]   --->   Operation 435 'fadd' 'v14_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 436 [3/3] (7.29ns)   --->   "%v14_19 = fadd i32 %c_row_load_20, i32 %v12_19" [kernel.cpp:39]   --->   Operation 436 'fadd' 'v14_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [3/3] (7.29ns)   --->   "%v14_20 = fadd i32 %c_row_load_21, i32 %v12_20" [kernel.cpp:39]   --->   Operation 437 'fadd' 'v14_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [1/2] (5.91ns)   --->   "%v12_21 = fmul i32 %v7, i32 %v1_load_22" [kernel.cpp:37]   --->   Operation 438 'fmul' 'v12_21' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [1/2] (5.91ns)   --->   "%v12_22 = fmul i32 %v7, i32 %v1_load_23" [kernel.cpp:37]   --->   Operation 439 'fmul' 'v12_22' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [1/2] (1.29ns)   --->   "%v1_load_24 = load i12 %v1_addr_24" [kernel.cpp:36]   --->   Operation 440 'load' 'v1_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 441 [2/2] (5.91ns)   --->   "%v12_23 = fmul i32 %v7, i32 %v1_load_24" [kernel.cpp:37]   --->   Operation 441 'fmul' 'v12_23' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/2] (1.29ns)   --->   "%c_row_load_24 = load i6 %c_row_addr_39" [kernel.cpp:38]   --->   Operation 442 'load' 'c_row_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 443 [1/2] (1.29ns)   --->   "%v1_load_25 = load i12 %v1_addr_25" [kernel.cpp:36]   --->   Operation 443 'load' 'v1_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 444 [2/2] (5.91ns)   --->   "%v12_24 = fmul i32 %v7, i32 %v1_load_25" [kernel.cpp:37]   --->   Operation 444 'fmul' 'v12_24' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 445 [1/2] (1.29ns)   --->   "%c_row_load_25 = load i6 %c_row_addr_38" [kernel.cpp:38]   --->   Operation 445 'load' 'c_row_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 446 [2/2] (1.29ns)   --->   "%v1_load_26 = load i12 %v1_addr_26" [kernel.cpp:36]   --->   Operation 446 'load' 'v1_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 447 [2/2] (1.29ns)   --->   "%c_row_load_26 = load i6 %c_row_addr_37" [kernel.cpp:38]   --->   Operation 447 'load' 'c_row_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 448 [2/2] (1.29ns)   --->   "%v1_load_27 = load i12 %v1_addr_27" [kernel.cpp:36]   --->   Operation 448 'load' 'v1_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 449 [2/2] (1.29ns)   --->   "%c_row_load_27 = load i6 %c_row_addr_36" [kernel.cpp:38]   --->   Operation 449 'load' 'c_row_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 450 [1/1] (0.00ns)   --->   "%or_ln36_27 = or i13 %tmp_s, i13 28" [kernel.cpp:36]   --->   Operation 450 'or' 'or_ln36_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_218 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_27" [kernel.cpp:36]   --->   Operation 451 'bitconcatenate' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%v1_addr_28 = getelementptr i32 %v1, i64 0, i64 %tmp_218" [kernel.cpp:36]   --->   Operation 452 'getelementptr' 'v1_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln36_28 = or i13 %tmp_s, i13 29" [kernel.cpp:36]   --->   Operation 453 'or' 'or_ln36_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_219 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_28" [kernel.cpp:36]   --->   Operation 454 'bitconcatenate' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%v1_addr_29 = getelementptr i32 %v1, i64 0, i64 %tmp_219" [kernel.cpp:36]   --->   Operation 455 'getelementptr' 'v1_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 456 [1/3] (7.29ns)   --->   "%v14_17 = fadd i32 %c_row_load_18, i32 %v12_17" [kernel.cpp:39]   --->   Operation 456 'fadd' 'v14_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 457 [1/3] (7.29ns)   --->   "%v14_18 = fadd i32 %c_row_load_19, i32 %v12_18" [kernel.cpp:39]   --->   Operation 457 'fadd' 'v14_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 458 [2/3] (7.29ns)   --->   "%v14_19 = fadd i32 %c_row_load_20, i32 %v12_19" [kernel.cpp:39]   --->   Operation 458 'fadd' 'v14_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 459 [2/3] (7.29ns)   --->   "%v14_20 = fadd i32 %c_row_load_21, i32 %v12_20" [kernel.cpp:39]   --->   Operation 459 'fadd' 'v14_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 460 [3/3] (7.29ns)   --->   "%v14_21 = fadd i32 %c_row_load_22, i32 %v12_21" [kernel.cpp:39]   --->   Operation 460 'fadd' 'v14_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 461 [3/3] (7.29ns)   --->   "%v14_22 = fadd i32 %c_row_load_23, i32 %v12_22" [kernel.cpp:39]   --->   Operation 461 'fadd' 'v14_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 462 [1/2] (5.91ns)   --->   "%v12_23 = fmul i32 %v7, i32 %v1_load_24" [kernel.cpp:37]   --->   Operation 462 'fmul' 'v12_23' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 463 [1/2] (5.91ns)   --->   "%v12_24 = fmul i32 %v7, i32 %v1_load_25" [kernel.cpp:37]   --->   Operation 463 'fmul' 'v12_24' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 464 [1/2] (1.29ns)   --->   "%v1_load_26 = load i12 %v1_addr_26" [kernel.cpp:36]   --->   Operation 464 'load' 'v1_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 465 [2/2] (5.91ns)   --->   "%v12_25 = fmul i32 %v7, i32 %v1_load_26" [kernel.cpp:37]   --->   Operation 465 'fmul' 'v12_25' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 466 [1/2] (1.29ns)   --->   "%c_row_load_26 = load i6 %c_row_addr_37" [kernel.cpp:38]   --->   Operation 466 'load' 'c_row_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 467 [1/2] (1.29ns)   --->   "%v1_load_27 = load i12 %v1_addr_27" [kernel.cpp:36]   --->   Operation 467 'load' 'v1_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 468 [2/2] (5.91ns)   --->   "%v12_26 = fmul i32 %v7, i32 %v1_load_27" [kernel.cpp:37]   --->   Operation 468 'fmul' 'v12_26' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [1/2] (1.29ns)   --->   "%c_row_load_27 = load i6 %c_row_addr_36" [kernel.cpp:38]   --->   Operation 469 'load' 'c_row_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 470 [2/2] (1.29ns)   --->   "%v1_load_28 = load i12 %v1_addr_28" [kernel.cpp:36]   --->   Operation 470 'load' 'v1_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 471 [2/2] (1.29ns)   --->   "%c_row_load_28 = load i6 %c_row_addr_35" [kernel.cpp:38]   --->   Operation 471 'load' 'c_row_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 472 [2/2] (1.29ns)   --->   "%v1_load_29 = load i12 %v1_addr_29" [kernel.cpp:36]   --->   Operation 472 'load' 'v1_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 473 [2/2] (1.29ns)   --->   "%c_row_load_29 = load i6 %c_row_addr_34" [kernel.cpp:38]   --->   Operation 473 'load' 'c_row_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln36_29 = or i13 %tmp_s, i13 30" [kernel.cpp:36]   --->   Operation 474 'or' 'or_ln36_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_220 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_29" [kernel.cpp:36]   --->   Operation 475 'bitconcatenate' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 476 [1/1] (0.00ns)   --->   "%v1_addr_30 = getelementptr i32 %v1, i64 0, i64 %tmp_220" [kernel.cpp:36]   --->   Operation 476 'getelementptr' 'v1_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 477 [1/1] (0.00ns)   --->   "%or_ln36_30 = or i13 %tmp_s, i13 31" [kernel.cpp:36]   --->   Operation 477 'or' 'or_ln36_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_221 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_30" [kernel.cpp:36]   --->   Operation 478 'bitconcatenate' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 479 [1/1] (0.00ns)   --->   "%v1_addr_31 = getelementptr i32 %v1, i64 0, i64 %tmp_221" [kernel.cpp:36]   --->   Operation 479 'getelementptr' 'v1_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 480 [1/3] (7.29ns)   --->   "%v14_19 = fadd i32 %c_row_load_20, i32 %v12_19" [kernel.cpp:39]   --->   Operation 480 'fadd' 'v14_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 481 [1/3] (7.29ns)   --->   "%v14_20 = fadd i32 %c_row_load_21, i32 %v12_20" [kernel.cpp:39]   --->   Operation 481 'fadd' 'v14_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 482 [2/3] (7.29ns)   --->   "%v14_21 = fadd i32 %c_row_load_22, i32 %v12_21" [kernel.cpp:39]   --->   Operation 482 'fadd' 'v14_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 483 [2/3] (7.29ns)   --->   "%v14_22 = fadd i32 %c_row_load_23, i32 %v12_22" [kernel.cpp:39]   --->   Operation 483 'fadd' 'v14_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 484 [3/3] (7.29ns)   --->   "%v14_23 = fadd i32 %c_row_load_24, i32 %v12_23" [kernel.cpp:39]   --->   Operation 484 'fadd' 'v14_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 485 [3/3] (7.29ns)   --->   "%v14_24 = fadd i32 %c_row_load_25, i32 %v12_24" [kernel.cpp:39]   --->   Operation 485 'fadd' 'v14_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 486 [1/2] (5.91ns)   --->   "%v12_25 = fmul i32 %v7, i32 %v1_load_26" [kernel.cpp:37]   --->   Operation 486 'fmul' 'v12_25' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 487 [1/2] (5.91ns)   --->   "%v12_26 = fmul i32 %v7, i32 %v1_load_27" [kernel.cpp:37]   --->   Operation 487 'fmul' 'v12_26' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 488 [1/2] (1.29ns)   --->   "%v1_load_28 = load i12 %v1_addr_28" [kernel.cpp:36]   --->   Operation 488 'load' 'v1_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 489 [2/2] (5.91ns)   --->   "%v12_27 = fmul i32 %v7, i32 %v1_load_28" [kernel.cpp:37]   --->   Operation 489 'fmul' 'v12_27' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 490 [1/2] (1.29ns)   --->   "%c_row_load_28 = load i6 %c_row_addr_35" [kernel.cpp:38]   --->   Operation 490 'load' 'c_row_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 491 [1/2] (1.29ns)   --->   "%v1_load_29 = load i12 %v1_addr_29" [kernel.cpp:36]   --->   Operation 491 'load' 'v1_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 492 [2/2] (5.91ns)   --->   "%v12_28 = fmul i32 %v7, i32 %v1_load_29" [kernel.cpp:37]   --->   Operation 492 'fmul' 'v12_28' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 493 [1/2] (1.29ns)   --->   "%c_row_load_29 = load i6 %c_row_addr_34" [kernel.cpp:38]   --->   Operation 493 'load' 'c_row_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 494 [2/2] (1.29ns)   --->   "%v1_load_30 = load i12 %v1_addr_30" [kernel.cpp:36]   --->   Operation 494 'load' 'v1_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 495 [2/2] (1.29ns)   --->   "%c_row_load_30 = load i6 %c_row_addr_33" [kernel.cpp:38]   --->   Operation 495 'load' 'c_row_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 496 [2/2] (1.29ns)   --->   "%v1_load_31 = load i12 %v1_addr_31" [kernel.cpp:36]   --->   Operation 496 'load' 'v1_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 497 [2/2] (1.29ns)   --->   "%c_row_load_31 = load i6 %c_row_addr_32" [kernel.cpp:38]   --->   Operation 497 'load' 'c_row_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln36_31 = or i13 %tmp_s, i13 32" [kernel.cpp:36]   --->   Operation 498 'or' 'or_ln36_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_222 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_31" [kernel.cpp:36]   --->   Operation 499 'bitconcatenate' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 500 [1/1] (0.00ns)   --->   "%v1_addr_32 = getelementptr i32 %v1, i64 0, i64 %tmp_222" [kernel.cpp:36]   --->   Operation 500 'getelementptr' 'v1_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln36_32 = or i13 %tmp_s, i13 33" [kernel.cpp:36]   --->   Operation 501 'or' 'or_ln36_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_223 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_32" [kernel.cpp:36]   --->   Operation 502 'bitconcatenate' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%v1_addr_33 = getelementptr i32 %v1, i64 0, i64 %tmp_223" [kernel.cpp:36]   --->   Operation 503 'getelementptr' 'v1_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 504 [1/3] (7.29ns)   --->   "%v14_21 = fadd i32 %c_row_load_22, i32 %v12_21" [kernel.cpp:39]   --->   Operation 504 'fadd' 'v14_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 505 [1/3] (7.29ns)   --->   "%v14_22 = fadd i32 %c_row_load_23, i32 %v12_22" [kernel.cpp:39]   --->   Operation 505 'fadd' 'v14_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 506 [2/3] (7.29ns)   --->   "%v14_23 = fadd i32 %c_row_load_24, i32 %v12_23" [kernel.cpp:39]   --->   Operation 506 'fadd' 'v14_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 507 [2/3] (7.29ns)   --->   "%v14_24 = fadd i32 %c_row_load_25, i32 %v12_24" [kernel.cpp:39]   --->   Operation 507 'fadd' 'v14_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 508 [3/3] (7.29ns)   --->   "%v14_25 = fadd i32 %c_row_load_26, i32 %v12_25" [kernel.cpp:39]   --->   Operation 508 'fadd' 'v14_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 509 [3/3] (7.29ns)   --->   "%v14_26 = fadd i32 %c_row_load_27, i32 %v12_26" [kernel.cpp:39]   --->   Operation 509 'fadd' 'v14_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 510 [1/2] (5.91ns)   --->   "%v12_27 = fmul i32 %v7, i32 %v1_load_28" [kernel.cpp:37]   --->   Operation 510 'fmul' 'v12_27' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 511 [1/2] (5.91ns)   --->   "%v12_28 = fmul i32 %v7, i32 %v1_load_29" [kernel.cpp:37]   --->   Operation 511 'fmul' 'v12_28' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 512 [1/2] (1.29ns)   --->   "%v1_load_30 = load i12 %v1_addr_30" [kernel.cpp:36]   --->   Operation 512 'load' 'v1_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 513 [2/2] (5.91ns)   --->   "%v12_29 = fmul i32 %v7, i32 %v1_load_30" [kernel.cpp:37]   --->   Operation 513 'fmul' 'v12_29' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 514 [1/2] (1.29ns)   --->   "%c_row_load_30 = load i6 %c_row_addr_33" [kernel.cpp:38]   --->   Operation 514 'load' 'c_row_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 515 [1/2] (1.29ns)   --->   "%v1_load_31 = load i12 %v1_addr_31" [kernel.cpp:36]   --->   Operation 515 'load' 'v1_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 516 [2/2] (5.91ns)   --->   "%v12_30 = fmul i32 %v7, i32 %v1_load_31" [kernel.cpp:37]   --->   Operation 516 'fmul' 'v12_30' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 517 [1/2] (1.29ns)   --->   "%c_row_load_31 = load i6 %c_row_addr_32" [kernel.cpp:38]   --->   Operation 517 'load' 'c_row_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 518 [2/2] (1.29ns)   --->   "%v1_load_32 = load i12 %v1_addr_32" [kernel.cpp:36]   --->   Operation 518 'load' 'v1_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 519 [2/2] (1.29ns)   --->   "%c_row_load_32 = load i6 %c_row_addr_31" [kernel.cpp:38]   --->   Operation 519 'load' 'c_row_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 520 [2/2] (1.29ns)   --->   "%v1_load_33 = load i12 %v1_addr_33" [kernel.cpp:36]   --->   Operation 520 'load' 'v1_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 521 [2/2] (1.29ns)   --->   "%c_row_load_33 = load i6 %c_row_addr_30" [kernel.cpp:38]   --->   Operation 521 'load' 'c_row_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln36_33 = or i13 %tmp_s, i13 34" [kernel.cpp:36]   --->   Operation 522 'or' 'or_ln36_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_224 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_33" [kernel.cpp:36]   --->   Operation 523 'bitconcatenate' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 524 [1/1] (0.00ns)   --->   "%v1_addr_34 = getelementptr i32 %v1, i64 0, i64 %tmp_224" [kernel.cpp:36]   --->   Operation 524 'getelementptr' 'v1_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln36_34 = or i13 %tmp_s, i13 35" [kernel.cpp:36]   --->   Operation 525 'or' 'or_ln36_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_225 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_34" [kernel.cpp:36]   --->   Operation 526 'bitconcatenate' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (0.00ns)   --->   "%v1_addr_35 = getelementptr i32 %v1, i64 0, i64 %tmp_225" [kernel.cpp:36]   --->   Operation 527 'getelementptr' 'v1_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 528 [1/3] (7.29ns)   --->   "%v14_23 = fadd i32 %c_row_load_24, i32 %v12_23" [kernel.cpp:39]   --->   Operation 528 'fadd' 'v14_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 529 [1/3] (7.29ns)   --->   "%v14_24 = fadd i32 %c_row_load_25, i32 %v12_24" [kernel.cpp:39]   --->   Operation 529 'fadd' 'v14_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 530 [2/3] (7.29ns)   --->   "%v14_25 = fadd i32 %c_row_load_26, i32 %v12_25" [kernel.cpp:39]   --->   Operation 530 'fadd' 'v14_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 531 [2/3] (7.29ns)   --->   "%v14_26 = fadd i32 %c_row_load_27, i32 %v12_26" [kernel.cpp:39]   --->   Operation 531 'fadd' 'v14_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 532 [3/3] (7.29ns)   --->   "%v14_27 = fadd i32 %c_row_load_28, i32 %v12_27" [kernel.cpp:39]   --->   Operation 532 'fadd' 'v14_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 533 [3/3] (7.29ns)   --->   "%v14_28 = fadd i32 %c_row_load_29, i32 %v12_28" [kernel.cpp:39]   --->   Operation 533 'fadd' 'v14_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 534 [1/2] (5.91ns)   --->   "%v12_29 = fmul i32 %v7, i32 %v1_load_30" [kernel.cpp:37]   --->   Operation 534 'fmul' 'v12_29' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 535 [1/2] (5.91ns)   --->   "%v12_30 = fmul i32 %v7, i32 %v1_load_31" [kernel.cpp:37]   --->   Operation 535 'fmul' 'v12_30' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 536 [1/2] (1.29ns)   --->   "%v1_load_32 = load i12 %v1_addr_32" [kernel.cpp:36]   --->   Operation 536 'load' 'v1_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 537 [2/2] (5.91ns)   --->   "%v12_31 = fmul i32 %v7, i32 %v1_load_32" [kernel.cpp:37]   --->   Operation 537 'fmul' 'v12_31' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 538 [1/2] (1.29ns)   --->   "%c_row_load_32 = load i6 %c_row_addr_31" [kernel.cpp:38]   --->   Operation 538 'load' 'c_row_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 539 [1/2] (1.29ns)   --->   "%v1_load_33 = load i12 %v1_addr_33" [kernel.cpp:36]   --->   Operation 539 'load' 'v1_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 540 [2/2] (5.91ns)   --->   "%v12_32 = fmul i32 %v7, i32 %v1_load_33" [kernel.cpp:37]   --->   Operation 540 'fmul' 'v12_32' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 541 [1/2] (1.29ns)   --->   "%c_row_load_33 = load i6 %c_row_addr_30" [kernel.cpp:38]   --->   Operation 541 'load' 'c_row_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 542 [2/2] (1.29ns)   --->   "%v1_load_34 = load i12 %v1_addr_34" [kernel.cpp:36]   --->   Operation 542 'load' 'v1_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 543 [2/2] (1.29ns)   --->   "%c_row_load_34 = load i6 %c_row_addr_29" [kernel.cpp:38]   --->   Operation 543 'load' 'c_row_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 544 [2/2] (1.29ns)   --->   "%v1_load_35 = load i12 %v1_addr_35" [kernel.cpp:36]   --->   Operation 544 'load' 'v1_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 545 [2/2] (1.29ns)   --->   "%c_row_load_35 = load i6 %c_row_addr_28" [kernel.cpp:38]   --->   Operation 545 'load' 'c_row_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 546 [1/1] (0.00ns)   --->   "%or_ln36_35 = or i13 %tmp_s, i13 36" [kernel.cpp:36]   --->   Operation 546 'or' 'or_ln36_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_226 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_35" [kernel.cpp:36]   --->   Operation 547 'bitconcatenate' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 548 [1/1] (0.00ns)   --->   "%v1_addr_36 = getelementptr i32 %v1, i64 0, i64 %tmp_226" [kernel.cpp:36]   --->   Operation 548 'getelementptr' 'v1_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln36_36 = or i13 %tmp_s, i13 37" [kernel.cpp:36]   --->   Operation 549 'or' 'or_ln36_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_227 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_36" [kernel.cpp:36]   --->   Operation 550 'bitconcatenate' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 551 [1/1] (0.00ns)   --->   "%v1_addr_37 = getelementptr i32 %v1, i64 0, i64 %tmp_227" [kernel.cpp:36]   --->   Operation 551 'getelementptr' 'v1_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 552 [1/3] (7.29ns)   --->   "%v14_25 = fadd i32 %c_row_load_26, i32 %v12_25" [kernel.cpp:39]   --->   Operation 552 'fadd' 'v14_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 553 [1/3] (7.29ns)   --->   "%v14_26 = fadd i32 %c_row_load_27, i32 %v12_26" [kernel.cpp:39]   --->   Operation 553 'fadd' 'v14_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 554 [2/3] (7.29ns)   --->   "%v14_27 = fadd i32 %c_row_load_28, i32 %v12_27" [kernel.cpp:39]   --->   Operation 554 'fadd' 'v14_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 555 [2/3] (7.29ns)   --->   "%v14_28 = fadd i32 %c_row_load_29, i32 %v12_28" [kernel.cpp:39]   --->   Operation 555 'fadd' 'v14_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 556 [3/3] (7.29ns)   --->   "%v14_29 = fadd i32 %c_row_load_30, i32 %v12_29" [kernel.cpp:39]   --->   Operation 556 'fadd' 'v14_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 557 [3/3] (7.29ns)   --->   "%v14_30 = fadd i32 %c_row_load_31, i32 %v12_30" [kernel.cpp:39]   --->   Operation 557 'fadd' 'v14_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 558 [1/2] (5.91ns)   --->   "%v12_31 = fmul i32 %v7, i32 %v1_load_32" [kernel.cpp:37]   --->   Operation 558 'fmul' 'v12_31' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 559 [1/2] (5.91ns)   --->   "%v12_32 = fmul i32 %v7, i32 %v1_load_33" [kernel.cpp:37]   --->   Operation 559 'fmul' 'v12_32' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 560 [1/2] (1.29ns)   --->   "%v1_load_34 = load i12 %v1_addr_34" [kernel.cpp:36]   --->   Operation 560 'load' 'v1_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 561 [2/2] (5.91ns)   --->   "%v12_33 = fmul i32 %v7, i32 %v1_load_34" [kernel.cpp:37]   --->   Operation 561 'fmul' 'v12_33' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 562 [1/2] (1.29ns)   --->   "%c_row_load_34 = load i6 %c_row_addr_29" [kernel.cpp:38]   --->   Operation 562 'load' 'c_row_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 563 [1/2] (1.29ns)   --->   "%v1_load_35 = load i12 %v1_addr_35" [kernel.cpp:36]   --->   Operation 563 'load' 'v1_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 564 [2/2] (5.91ns)   --->   "%v12_34 = fmul i32 %v7, i32 %v1_load_35" [kernel.cpp:37]   --->   Operation 564 'fmul' 'v12_34' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 565 [1/2] (1.29ns)   --->   "%c_row_load_35 = load i6 %c_row_addr_28" [kernel.cpp:38]   --->   Operation 565 'load' 'c_row_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 566 [2/2] (1.29ns)   --->   "%v1_load_36 = load i12 %v1_addr_36" [kernel.cpp:36]   --->   Operation 566 'load' 'v1_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 567 [2/2] (1.29ns)   --->   "%c_row_load_36 = load i6 %c_row_addr_27" [kernel.cpp:38]   --->   Operation 567 'load' 'c_row_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 568 [2/2] (1.29ns)   --->   "%v1_load_37 = load i12 %v1_addr_37" [kernel.cpp:36]   --->   Operation 568 'load' 'v1_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 569 [2/2] (1.29ns)   --->   "%c_row_load_37 = load i6 %c_row_addr_26" [kernel.cpp:38]   --->   Operation 569 'load' 'c_row_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 570 [1/1] (0.00ns)   --->   "%or_ln36_37 = or i13 %tmp_s, i13 38" [kernel.cpp:36]   --->   Operation 570 'or' 'or_ln36_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_228 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_37" [kernel.cpp:36]   --->   Operation 571 'bitconcatenate' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 572 [1/1] (0.00ns)   --->   "%v1_addr_38 = getelementptr i32 %v1, i64 0, i64 %tmp_228" [kernel.cpp:36]   --->   Operation 572 'getelementptr' 'v1_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln36_38 = or i13 %tmp_s, i13 39" [kernel.cpp:36]   --->   Operation 573 'or' 'or_ln36_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_229 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_38" [kernel.cpp:36]   --->   Operation 574 'bitconcatenate' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 575 [1/1] (0.00ns)   --->   "%v1_addr_39 = getelementptr i32 %v1, i64 0, i64 %tmp_229" [kernel.cpp:36]   --->   Operation 575 'getelementptr' 'v1_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 576 [1/3] (7.29ns)   --->   "%v14_27 = fadd i32 %c_row_load_28, i32 %v12_27" [kernel.cpp:39]   --->   Operation 576 'fadd' 'v14_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 577 [1/3] (7.29ns)   --->   "%v14_28 = fadd i32 %c_row_load_29, i32 %v12_28" [kernel.cpp:39]   --->   Operation 577 'fadd' 'v14_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 578 [2/3] (7.29ns)   --->   "%v14_29 = fadd i32 %c_row_load_30, i32 %v12_29" [kernel.cpp:39]   --->   Operation 578 'fadd' 'v14_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 579 [2/3] (7.29ns)   --->   "%v14_30 = fadd i32 %c_row_load_31, i32 %v12_30" [kernel.cpp:39]   --->   Operation 579 'fadd' 'v14_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 580 [3/3] (7.29ns)   --->   "%v14_31 = fadd i32 %c_row_load_32, i32 %v12_31" [kernel.cpp:39]   --->   Operation 580 'fadd' 'v14_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 581 [3/3] (7.29ns)   --->   "%v14_32 = fadd i32 %c_row_load_33, i32 %v12_32" [kernel.cpp:39]   --->   Operation 581 'fadd' 'v14_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 582 [1/2] (5.91ns)   --->   "%v12_33 = fmul i32 %v7, i32 %v1_load_34" [kernel.cpp:37]   --->   Operation 582 'fmul' 'v12_33' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 583 [1/2] (5.91ns)   --->   "%v12_34 = fmul i32 %v7, i32 %v1_load_35" [kernel.cpp:37]   --->   Operation 583 'fmul' 'v12_34' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 584 [1/2] (1.29ns)   --->   "%v1_load_36 = load i12 %v1_addr_36" [kernel.cpp:36]   --->   Operation 584 'load' 'v1_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 585 [2/2] (5.91ns)   --->   "%v12_35 = fmul i32 %v7, i32 %v1_load_36" [kernel.cpp:37]   --->   Operation 585 'fmul' 'v12_35' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 586 [1/2] (1.29ns)   --->   "%c_row_load_36 = load i6 %c_row_addr_27" [kernel.cpp:38]   --->   Operation 586 'load' 'c_row_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 587 [1/2] (1.29ns)   --->   "%v1_load_37 = load i12 %v1_addr_37" [kernel.cpp:36]   --->   Operation 587 'load' 'v1_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 588 [2/2] (5.91ns)   --->   "%v12_36 = fmul i32 %v7, i32 %v1_load_37" [kernel.cpp:37]   --->   Operation 588 'fmul' 'v12_36' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 589 [1/2] (1.29ns)   --->   "%c_row_load_37 = load i6 %c_row_addr_26" [kernel.cpp:38]   --->   Operation 589 'load' 'c_row_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 590 [2/2] (1.29ns)   --->   "%v1_load_38 = load i12 %v1_addr_38" [kernel.cpp:36]   --->   Operation 590 'load' 'v1_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 591 [2/2] (1.29ns)   --->   "%c_row_load_38 = load i6 %c_row_addr_25" [kernel.cpp:38]   --->   Operation 591 'load' 'c_row_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 592 [2/2] (1.29ns)   --->   "%v1_load_39 = load i12 %v1_addr_39" [kernel.cpp:36]   --->   Operation 592 'load' 'v1_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 593 [2/2] (1.29ns)   --->   "%c_row_load_39 = load i6 %c_row_addr_24" [kernel.cpp:38]   --->   Operation 593 'load' 'c_row_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln36_39 = or i13 %tmp_s, i13 40" [kernel.cpp:36]   --->   Operation 594 'or' 'or_ln36_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_230 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_39" [kernel.cpp:36]   --->   Operation 595 'bitconcatenate' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 596 [1/1] (0.00ns)   --->   "%v1_addr_40 = getelementptr i32 %v1, i64 0, i64 %tmp_230" [kernel.cpp:36]   --->   Operation 596 'getelementptr' 'v1_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 597 [1/1] (0.00ns)   --->   "%or_ln36_40 = or i13 %tmp_s, i13 41" [kernel.cpp:36]   --->   Operation 597 'or' 'or_ln36_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_231 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_40" [kernel.cpp:36]   --->   Operation 598 'bitconcatenate' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 599 [1/1] (0.00ns)   --->   "%v1_addr_41 = getelementptr i32 %v1, i64 0, i64 %tmp_231" [kernel.cpp:36]   --->   Operation 599 'getelementptr' 'v1_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 600 [1/3] (7.29ns)   --->   "%v14_29 = fadd i32 %c_row_load_30, i32 %v12_29" [kernel.cpp:39]   --->   Operation 600 'fadd' 'v14_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 601 [1/3] (7.29ns)   --->   "%v14_30 = fadd i32 %c_row_load_31, i32 %v12_30" [kernel.cpp:39]   --->   Operation 601 'fadd' 'v14_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 602 [2/3] (7.29ns)   --->   "%v14_31 = fadd i32 %c_row_load_32, i32 %v12_31" [kernel.cpp:39]   --->   Operation 602 'fadd' 'v14_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 603 [2/3] (7.29ns)   --->   "%v14_32 = fadd i32 %c_row_load_33, i32 %v12_32" [kernel.cpp:39]   --->   Operation 603 'fadd' 'v14_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 604 [3/3] (7.29ns)   --->   "%v14_33 = fadd i32 %c_row_load_34, i32 %v12_33" [kernel.cpp:39]   --->   Operation 604 'fadd' 'v14_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 605 [3/3] (7.29ns)   --->   "%v14_34 = fadd i32 %c_row_load_35, i32 %v12_34" [kernel.cpp:39]   --->   Operation 605 'fadd' 'v14_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 606 [1/2] (5.91ns)   --->   "%v12_35 = fmul i32 %v7, i32 %v1_load_36" [kernel.cpp:37]   --->   Operation 606 'fmul' 'v12_35' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 607 [1/2] (5.91ns)   --->   "%v12_36 = fmul i32 %v7, i32 %v1_load_37" [kernel.cpp:37]   --->   Operation 607 'fmul' 'v12_36' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 608 [1/2] (1.29ns)   --->   "%v1_load_38 = load i12 %v1_addr_38" [kernel.cpp:36]   --->   Operation 608 'load' 'v1_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 609 [2/2] (5.91ns)   --->   "%v12_37 = fmul i32 %v7, i32 %v1_load_38" [kernel.cpp:37]   --->   Operation 609 'fmul' 'v12_37' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 610 [1/2] (1.29ns)   --->   "%c_row_load_38 = load i6 %c_row_addr_25" [kernel.cpp:38]   --->   Operation 610 'load' 'c_row_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 611 [1/2] (1.29ns)   --->   "%v1_load_39 = load i12 %v1_addr_39" [kernel.cpp:36]   --->   Operation 611 'load' 'v1_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 612 [2/2] (5.91ns)   --->   "%v12_38 = fmul i32 %v7, i32 %v1_load_39" [kernel.cpp:37]   --->   Operation 612 'fmul' 'v12_38' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 613 [1/2] (1.29ns)   --->   "%c_row_load_39 = load i6 %c_row_addr_24" [kernel.cpp:38]   --->   Operation 613 'load' 'c_row_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 614 [2/2] (1.29ns)   --->   "%v1_load_40 = load i12 %v1_addr_40" [kernel.cpp:36]   --->   Operation 614 'load' 'v1_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 615 [2/2] (1.29ns)   --->   "%c_row_load_40 = load i6 %c_row_addr_23" [kernel.cpp:38]   --->   Operation 615 'load' 'c_row_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 616 [2/2] (1.29ns)   --->   "%v1_load_41 = load i12 %v1_addr_41" [kernel.cpp:36]   --->   Operation 616 'load' 'v1_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 617 [2/2] (1.29ns)   --->   "%c_row_load_41 = load i6 %c_row_addr_22" [kernel.cpp:38]   --->   Operation 617 'load' 'c_row_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 618 [1/1] (0.00ns)   --->   "%or_ln36_41 = or i13 %tmp_s, i13 42" [kernel.cpp:36]   --->   Operation 618 'or' 'or_ln36_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_232 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_41" [kernel.cpp:36]   --->   Operation 619 'bitconcatenate' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 620 [1/1] (0.00ns)   --->   "%v1_addr_42 = getelementptr i32 %v1, i64 0, i64 %tmp_232" [kernel.cpp:36]   --->   Operation 620 'getelementptr' 'v1_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 621 [1/1] (0.00ns)   --->   "%or_ln36_42 = or i13 %tmp_s, i13 43" [kernel.cpp:36]   --->   Operation 621 'or' 'or_ln36_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_233 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_42" [kernel.cpp:36]   --->   Operation 622 'bitconcatenate' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 623 [1/1] (0.00ns)   --->   "%v1_addr_43 = getelementptr i32 %v1, i64 0, i64 %tmp_233" [kernel.cpp:36]   --->   Operation 623 'getelementptr' 'v1_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 624 [1/3] (7.29ns)   --->   "%v14_31 = fadd i32 %c_row_load_32, i32 %v12_31" [kernel.cpp:39]   --->   Operation 624 'fadd' 'v14_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 625 [1/3] (7.29ns)   --->   "%v14_32 = fadd i32 %c_row_load_33, i32 %v12_32" [kernel.cpp:39]   --->   Operation 625 'fadd' 'v14_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 626 [2/3] (7.29ns)   --->   "%v14_33 = fadd i32 %c_row_load_34, i32 %v12_33" [kernel.cpp:39]   --->   Operation 626 'fadd' 'v14_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 627 [2/3] (7.29ns)   --->   "%v14_34 = fadd i32 %c_row_load_35, i32 %v12_34" [kernel.cpp:39]   --->   Operation 627 'fadd' 'v14_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 628 [3/3] (7.29ns)   --->   "%v14_35 = fadd i32 %c_row_load_36, i32 %v12_35" [kernel.cpp:39]   --->   Operation 628 'fadd' 'v14_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 629 [3/3] (7.29ns)   --->   "%v14_36 = fadd i32 %c_row_load_37, i32 %v12_36" [kernel.cpp:39]   --->   Operation 629 'fadd' 'v14_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 630 [1/2] (5.91ns)   --->   "%v12_37 = fmul i32 %v7, i32 %v1_load_38" [kernel.cpp:37]   --->   Operation 630 'fmul' 'v12_37' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 631 [1/2] (5.91ns)   --->   "%v12_38 = fmul i32 %v7, i32 %v1_load_39" [kernel.cpp:37]   --->   Operation 631 'fmul' 'v12_38' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 632 [1/2] (1.29ns)   --->   "%v1_load_40 = load i12 %v1_addr_40" [kernel.cpp:36]   --->   Operation 632 'load' 'v1_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 633 [2/2] (5.91ns)   --->   "%v12_39 = fmul i32 %v7, i32 %v1_load_40" [kernel.cpp:37]   --->   Operation 633 'fmul' 'v12_39' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 634 [1/2] (1.29ns)   --->   "%c_row_load_40 = load i6 %c_row_addr_23" [kernel.cpp:38]   --->   Operation 634 'load' 'c_row_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 635 [1/2] (1.29ns)   --->   "%v1_load_41 = load i12 %v1_addr_41" [kernel.cpp:36]   --->   Operation 635 'load' 'v1_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 636 [2/2] (5.91ns)   --->   "%v12_40 = fmul i32 %v7, i32 %v1_load_41" [kernel.cpp:37]   --->   Operation 636 'fmul' 'v12_40' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 637 [1/2] (1.29ns)   --->   "%c_row_load_41 = load i6 %c_row_addr_22" [kernel.cpp:38]   --->   Operation 637 'load' 'c_row_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 638 [2/2] (1.29ns)   --->   "%v1_load_42 = load i12 %v1_addr_42" [kernel.cpp:36]   --->   Operation 638 'load' 'v1_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 639 [2/2] (1.29ns)   --->   "%c_row_load_42 = load i6 %c_row_addr_21" [kernel.cpp:38]   --->   Operation 639 'load' 'c_row_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 640 [2/2] (1.29ns)   --->   "%v1_load_43 = load i12 %v1_addr_43" [kernel.cpp:36]   --->   Operation 640 'load' 'v1_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 641 [2/2] (1.29ns)   --->   "%c_row_load_43 = load i6 %c_row_addr_20" [kernel.cpp:38]   --->   Operation 641 'load' 'c_row_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 642 [1/1] (0.00ns)   --->   "%or_ln36_43 = or i13 %tmp_s, i13 44" [kernel.cpp:36]   --->   Operation 642 'or' 'or_ln36_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_234 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_43" [kernel.cpp:36]   --->   Operation 643 'bitconcatenate' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 644 [1/1] (0.00ns)   --->   "%v1_addr_44 = getelementptr i32 %v1, i64 0, i64 %tmp_234" [kernel.cpp:36]   --->   Operation 644 'getelementptr' 'v1_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln36_44 = or i13 %tmp_s, i13 45" [kernel.cpp:36]   --->   Operation 645 'or' 'or_ln36_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_235 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_44" [kernel.cpp:36]   --->   Operation 646 'bitconcatenate' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 647 [1/1] (0.00ns)   --->   "%v1_addr_45 = getelementptr i32 %v1, i64 0, i64 %tmp_235" [kernel.cpp:36]   --->   Operation 647 'getelementptr' 'v1_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 648 [1/3] (7.29ns)   --->   "%v14_33 = fadd i32 %c_row_load_34, i32 %v12_33" [kernel.cpp:39]   --->   Operation 648 'fadd' 'v14_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 649 [1/3] (7.29ns)   --->   "%v14_34 = fadd i32 %c_row_load_35, i32 %v12_34" [kernel.cpp:39]   --->   Operation 649 'fadd' 'v14_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 650 [2/3] (7.29ns)   --->   "%v14_35 = fadd i32 %c_row_load_36, i32 %v12_35" [kernel.cpp:39]   --->   Operation 650 'fadd' 'v14_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 651 [2/3] (7.29ns)   --->   "%v14_36 = fadd i32 %c_row_load_37, i32 %v12_36" [kernel.cpp:39]   --->   Operation 651 'fadd' 'v14_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 652 [3/3] (7.29ns)   --->   "%v14_37 = fadd i32 %c_row_load_38, i32 %v12_37" [kernel.cpp:39]   --->   Operation 652 'fadd' 'v14_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 653 [3/3] (7.29ns)   --->   "%v14_38 = fadd i32 %c_row_load_39, i32 %v12_38" [kernel.cpp:39]   --->   Operation 653 'fadd' 'v14_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 654 [1/2] (5.91ns)   --->   "%v12_39 = fmul i32 %v7, i32 %v1_load_40" [kernel.cpp:37]   --->   Operation 654 'fmul' 'v12_39' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 655 [1/2] (5.91ns)   --->   "%v12_40 = fmul i32 %v7, i32 %v1_load_41" [kernel.cpp:37]   --->   Operation 655 'fmul' 'v12_40' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 656 [1/2] (1.29ns)   --->   "%v1_load_42 = load i12 %v1_addr_42" [kernel.cpp:36]   --->   Operation 656 'load' 'v1_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 657 [2/2] (5.91ns)   --->   "%v12_41 = fmul i32 %v7, i32 %v1_load_42" [kernel.cpp:37]   --->   Operation 657 'fmul' 'v12_41' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 658 [1/2] (1.29ns)   --->   "%c_row_load_42 = load i6 %c_row_addr_21" [kernel.cpp:38]   --->   Operation 658 'load' 'c_row_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 659 [1/2] (1.29ns)   --->   "%v1_load_43 = load i12 %v1_addr_43" [kernel.cpp:36]   --->   Operation 659 'load' 'v1_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 660 [2/2] (5.91ns)   --->   "%v12_42 = fmul i32 %v7, i32 %v1_load_43" [kernel.cpp:37]   --->   Operation 660 'fmul' 'v12_42' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 661 [1/2] (1.29ns)   --->   "%c_row_load_43 = load i6 %c_row_addr_20" [kernel.cpp:38]   --->   Operation 661 'load' 'c_row_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 662 [2/2] (1.29ns)   --->   "%v1_load_44 = load i12 %v1_addr_44" [kernel.cpp:36]   --->   Operation 662 'load' 'v1_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 663 [2/2] (1.29ns)   --->   "%c_row_load_44 = load i6 %c_row_addr_19" [kernel.cpp:38]   --->   Operation 663 'load' 'c_row_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 664 [2/2] (1.29ns)   --->   "%v1_load_45 = load i12 %v1_addr_45" [kernel.cpp:36]   --->   Operation 664 'load' 'v1_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 665 [2/2] (1.29ns)   --->   "%c_row_load_45 = load i6 %c_row_addr_18" [kernel.cpp:38]   --->   Operation 665 'load' 'c_row_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 666 [1/1] (0.00ns)   --->   "%or_ln36_45 = or i13 %tmp_s, i13 46" [kernel.cpp:36]   --->   Operation 666 'or' 'or_ln36_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_236 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_45" [kernel.cpp:36]   --->   Operation 667 'bitconcatenate' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 668 [1/1] (0.00ns)   --->   "%v1_addr_46 = getelementptr i32 %v1, i64 0, i64 %tmp_236" [kernel.cpp:36]   --->   Operation 668 'getelementptr' 'v1_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 669 [1/1] (0.00ns)   --->   "%or_ln36_46 = or i13 %tmp_s, i13 47" [kernel.cpp:36]   --->   Operation 669 'or' 'or_ln36_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_237 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_46" [kernel.cpp:36]   --->   Operation 670 'bitconcatenate' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 671 [1/1] (0.00ns)   --->   "%v1_addr_47 = getelementptr i32 %v1, i64 0, i64 %tmp_237" [kernel.cpp:36]   --->   Operation 671 'getelementptr' 'v1_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 672 [1/3] (7.29ns)   --->   "%v14_35 = fadd i32 %c_row_load_36, i32 %v12_35" [kernel.cpp:39]   --->   Operation 672 'fadd' 'v14_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 673 [1/3] (7.29ns)   --->   "%v14_36 = fadd i32 %c_row_load_37, i32 %v12_36" [kernel.cpp:39]   --->   Operation 673 'fadd' 'v14_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 674 [2/3] (7.29ns)   --->   "%v14_37 = fadd i32 %c_row_load_38, i32 %v12_37" [kernel.cpp:39]   --->   Operation 674 'fadd' 'v14_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 675 [2/3] (7.29ns)   --->   "%v14_38 = fadd i32 %c_row_load_39, i32 %v12_38" [kernel.cpp:39]   --->   Operation 675 'fadd' 'v14_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 676 [3/3] (7.29ns)   --->   "%v14_39 = fadd i32 %c_row_load_40, i32 %v12_39" [kernel.cpp:39]   --->   Operation 676 'fadd' 'v14_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 677 [3/3] (7.29ns)   --->   "%v14_40 = fadd i32 %c_row_load_41, i32 %v12_40" [kernel.cpp:39]   --->   Operation 677 'fadd' 'v14_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 678 [1/2] (5.91ns)   --->   "%v12_41 = fmul i32 %v7, i32 %v1_load_42" [kernel.cpp:37]   --->   Operation 678 'fmul' 'v12_41' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 679 [1/2] (5.91ns)   --->   "%v12_42 = fmul i32 %v7, i32 %v1_load_43" [kernel.cpp:37]   --->   Operation 679 'fmul' 'v12_42' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 680 [1/2] (1.29ns)   --->   "%v1_load_44 = load i12 %v1_addr_44" [kernel.cpp:36]   --->   Operation 680 'load' 'v1_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 681 [2/2] (5.91ns)   --->   "%v12_43 = fmul i32 %v7, i32 %v1_load_44" [kernel.cpp:37]   --->   Operation 681 'fmul' 'v12_43' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 682 [1/2] (1.29ns)   --->   "%c_row_load_44 = load i6 %c_row_addr_19" [kernel.cpp:38]   --->   Operation 682 'load' 'c_row_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 683 [1/2] (1.29ns)   --->   "%v1_load_45 = load i12 %v1_addr_45" [kernel.cpp:36]   --->   Operation 683 'load' 'v1_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 684 [2/2] (5.91ns)   --->   "%v12_44 = fmul i32 %v7, i32 %v1_load_45" [kernel.cpp:37]   --->   Operation 684 'fmul' 'v12_44' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 685 [1/2] (1.29ns)   --->   "%c_row_load_45 = load i6 %c_row_addr_18" [kernel.cpp:38]   --->   Operation 685 'load' 'c_row_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 686 [2/2] (1.29ns)   --->   "%v1_load_46 = load i12 %v1_addr_46" [kernel.cpp:36]   --->   Operation 686 'load' 'v1_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 687 [2/2] (1.29ns)   --->   "%c_row_load_46 = load i6 %c_row_addr_17" [kernel.cpp:38]   --->   Operation 687 'load' 'c_row_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 688 [2/2] (1.29ns)   --->   "%v1_load_47 = load i12 %v1_addr_47" [kernel.cpp:36]   --->   Operation 688 'load' 'v1_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 689 [2/2] (1.29ns)   --->   "%c_row_load_47 = load i6 %c_row_addr_16" [kernel.cpp:38]   --->   Operation 689 'load' 'c_row_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 690 [1/1] (0.00ns)   --->   "%or_ln36_47 = or i13 %tmp_s, i13 48" [kernel.cpp:36]   --->   Operation 690 'or' 'or_ln36_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_238 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_47" [kernel.cpp:36]   --->   Operation 691 'bitconcatenate' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 692 [1/1] (0.00ns)   --->   "%v1_addr_48 = getelementptr i32 %v1, i64 0, i64 %tmp_238" [kernel.cpp:36]   --->   Operation 692 'getelementptr' 'v1_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 693 [1/1] (0.00ns)   --->   "%or_ln36_48 = or i13 %tmp_s, i13 49" [kernel.cpp:36]   --->   Operation 693 'or' 'or_ln36_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_239 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_48" [kernel.cpp:36]   --->   Operation 694 'bitconcatenate' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 695 [1/1] (0.00ns)   --->   "%v1_addr_49 = getelementptr i32 %v1, i64 0, i64 %tmp_239" [kernel.cpp:36]   --->   Operation 695 'getelementptr' 'v1_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 696 [1/3] (7.29ns)   --->   "%v14_37 = fadd i32 %c_row_load_38, i32 %v12_37" [kernel.cpp:39]   --->   Operation 696 'fadd' 'v14_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 697 [1/3] (7.29ns)   --->   "%v14_38 = fadd i32 %c_row_load_39, i32 %v12_38" [kernel.cpp:39]   --->   Operation 697 'fadd' 'v14_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 698 [2/3] (7.29ns)   --->   "%v14_39 = fadd i32 %c_row_load_40, i32 %v12_39" [kernel.cpp:39]   --->   Operation 698 'fadd' 'v14_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 699 [2/3] (7.29ns)   --->   "%v14_40 = fadd i32 %c_row_load_41, i32 %v12_40" [kernel.cpp:39]   --->   Operation 699 'fadd' 'v14_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 700 [3/3] (7.29ns)   --->   "%v14_41 = fadd i32 %c_row_load_42, i32 %v12_41" [kernel.cpp:39]   --->   Operation 700 'fadd' 'v14_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 701 [3/3] (7.29ns)   --->   "%v14_42 = fadd i32 %c_row_load_43, i32 %v12_42" [kernel.cpp:39]   --->   Operation 701 'fadd' 'v14_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 702 [1/2] (5.91ns)   --->   "%v12_43 = fmul i32 %v7, i32 %v1_load_44" [kernel.cpp:37]   --->   Operation 702 'fmul' 'v12_43' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 703 [1/2] (5.91ns)   --->   "%v12_44 = fmul i32 %v7, i32 %v1_load_45" [kernel.cpp:37]   --->   Operation 703 'fmul' 'v12_44' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 704 [1/2] (1.29ns)   --->   "%v1_load_46 = load i12 %v1_addr_46" [kernel.cpp:36]   --->   Operation 704 'load' 'v1_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 705 [2/2] (5.91ns)   --->   "%v12_45 = fmul i32 %v7, i32 %v1_load_46" [kernel.cpp:37]   --->   Operation 705 'fmul' 'v12_45' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 706 [1/2] (1.29ns)   --->   "%c_row_load_46 = load i6 %c_row_addr_17" [kernel.cpp:38]   --->   Operation 706 'load' 'c_row_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 707 [1/2] (1.29ns)   --->   "%v1_load_47 = load i12 %v1_addr_47" [kernel.cpp:36]   --->   Operation 707 'load' 'v1_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 708 [2/2] (5.91ns)   --->   "%v12_46 = fmul i32 %v7, i32 %v1_load_47" [kernel.cpp:37]   --->   Operation 708 'fmul' 'v12_46' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 709 [1/2] (1.29ns)   --->   "%c_row_load_47 = load i6 %c_row_addr_16" [kernel.cpp:38]   --->   Operation 709 'load' 'c_row_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 710 [2/2] (1.29ns)   --->   "%v1_load_48 = load i12 %v1_addr_48" [kernel.cpp:36]   --->   Operation 710 'load' 'v1_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 711 [2/2] (1.29ns)   --->   "%c_row_load_48 = load i6 %c_row_addr_15" [kernel.cpp:38]   --->   Operation 711 'load' 'c_row_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 712 [2/2] (1.29ns)   --->   "%v1_load_49 = load i12 %v1_addr_49" [kernel.cpp:36]   --->   Operation 712 'load' 'v1_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 713 [2/2] (1.29ns)   --->   "%c_row_load_49 = load i6 %c_row_addr_14" [kernel.cpp:38]   --->   Operation 713 'load' 'c_row_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln36_49 = or i13 %tmp_s, i13 50" [kernel.cpp:36]   --->   Operation 714 'or' 'or_ln36_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_240 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_49" [kernel.cpp:36]   --->   Operation 715 'bitconcatenate' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 716 [1/1] (0.00ns)   --->   "%v1_addr_50 = getelementptr i32 %v1, i64 0, i64 %tmp_240" [kernel.cpp:36]   --->   Operation 716 'getelementptr' 'v1_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 717 [1/1] (0.00ns)   --->   "%or_ln36_50 = or i13 %tmp_s, i13 51" [kernel.cpp:36]   --->   Operation 717 'or' 'or_ln36_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_241 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_50" [kernel.cpp:36]   --->   Operation 718 'bitconcatenate' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 719 [1/1] (0.00ns)   --->   "%v1_addr_51 = getelementptr i32 %v1, i64 0, i64 %tmp_241" [kernel.cpp:36]   --->   Operation 719 'getelementptr' 'v1_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 720 [1/3] (7.29ns)   --->   "%v14_39 = fadd i32 %c_row_load_40, i32 %v12_39" [kernel.cpp:39]   --->   Operation 720 'fadd' 'v14_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 721 [1/3] (7.29ns)   --->   "%v14_40 = fadd i32 %c_row_load_41, i32 %v12_40" [kernel.cpp:39]   --->   Operation 721 'fadd' 'v14_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 722 [2/3] (7.29ns)   --->   "%v14_41 = fadd i32 %c_row_load_42, i32 %v12_41" [kernel.cpp:39]   --->   Operation 722 'fadd' 'v14_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 723 [2/3] (7.29ns)   --->   "%v14_42 = fadd i32 %c_row_load_43, i32 %v12_42" [kernel.cpp:39]   --->   Operation 723 'fadd' 'v14_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 724 [3/3] (7.29ns)   --->   "%v14_43 = fadd i32 %c_row_load_44, i32 %v12_43" [kernel.cpp:39]   --->   Operation 724 'fadd' 'v14_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 725 [3/3] (7.29ns)   --->   "%v14_44 = fadd i32 %c_row_load_45, i32 %v12_44" [kernel.cpp:39]   --->   Operation 725 'fadd' 'v14_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 726 [1/2] (5.91ns)   --->   "%v12_45 = fmul i32 %v7, i32 %v1_load_46" [kernel.cpp:37]   --->   Operation 726 'fmul' 'v12_45' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 727 [1/2] (5.91ns)   --->   "%v12_46 = fmul i32 %v7, i32 %v1_load_47" [kernel.cpp:37]   --->   Operation 727 'fmul' 'v12_46' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 728 [1/2] (1.29ns)   --->   "%v1_load_48 = load i12 %v1_addr_48" [kernel.cpp:36]   --->   Operation 728 'load' 'v1_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 729 [2/2] (5.91ns)   --->   "%v12_47 = fmul i32 %v7, i32 %v1_load_48" [kernel.cpp:37]   --->   Operation 729 'fmul' 'v12_47' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 730 [1/2] (1.29ns)   --->   "%c_row_load_48 = load i6 %c_row_addr_15" [kernel.cpp:38]   --->   Operation 730 'load' 'c_row_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 731 [1/2] (1.29ns)   --->   "%v1_load_49 = load i12 %v1_addr_49" [kernel.cpp:36]   --->   Operation 731 'load' 'v1_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 732 [2/2] (5.91ns)   --->   "%v12_48 = fmul i32 %v7, i32 %v1_load_49" [kernel.cpp:37]   --->   Operation 732 'fmul' 'v12_48' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 733 [1/2] (1.29ns)   --->   "%c_row_load_49 = load i6 %c_row_addr_14" [kernel.cpp:38]   --->   Operation 733 'load' 'c_row_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 734 [2/2] (1.29ns)   --->   "%v1_load_50 = load i12 %v1_addr_50" [kernel.cpp:36]   --->   Operation 734 'load' 'v1_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 735 [2/2] (1.29ns)   --->   "%c_row_load_50 = load i6 %c_row_addr_13" [kernel.cpp:38]   --->   Operation 735 'load' 'c_row_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 736 [2/2] (1.29ns)   --->   "%v1_load_51 = load i12 %v1_addr_51" [kernel.cpp:36]   --->   Operation 736 'load' 'v1_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 737 [2/2] (1.29ns)   --->   "%c_row_load_51 = load i6 %c_row_addr_12" [kernel.cpp:38]   --->   Operation 737 'load' 'c_row_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%or_ln36_51 = or i13 %tmp_s, i13 52" [kernel.cpp:36]   --->   Operation 738 'or' 'or_ln36_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_242 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_51" [kernel.cpp:36]   --->   Operation 739 'bitconcatenate' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%v1_addr_52 = getelementptr i32 %v1, i64 0, i64 %tmp_242" [kernel.cpp:36]   --->   Operation 740 'getelementptr' 'v1_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln36_52 = or i13 %tmp_s, i13 53" [kernel.cpp:36]   --->   Operation 741 'or' 'or_ln36_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_243 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_52" [kernel.cpp:36]   --->   Operation 742 'bitconcatenate' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 743 [1/1] (0.00ns)   --->   "%v1_addr_53 = getelementptr i32 %v1, i64 0, i64 %tmp_243" [kernel.cpp:36]   --->   Operation 743 'getelementptr' 'v1_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 744 [1/3] (7.29ns)   --->   "%v14_41 = fadd i32 %c_row_load_42, i32 %v12_41" [kernel.cpp:39]   --->   Operation 744 'fadd' 'v14_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 745 [1/3] (7.29ns)   --->   "%v14_42 = fadd i32 %c_row_load_43, i32 %v12_42" [kernel.cpp:39]   --->   Operation 745 'fadd' 'v14_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 746 [2/3] (7.29ns)   --->   "%v14_43 = fadd i32 %c_row_load_44, i32 %v12_43" [kernel.cpp:39]   --->   Operation 746 'fadd' 'v14_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 747 [2/3] (7.29ns)   --->   "%v14_44 = fadd i32 %c_row_load_45, i32 %v12_44" [kernel.cpp:39]   --->   Operation 747 'fadd' 'v14_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 748 [3/3] (7.29ns)   --->   "%v14_45 = fadd i32 %c_row_load_46, i32 %v12_45" [kernel.cpp:39]   --->   Operation 748 'fadd' 'v14_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 749 [3/3] (7.29ns)   --->   "%v14_46 = fadd i32 %c_row_load_47, i32 %v12_46" [kernel.cpp:39]   --->   Operation 749 'fadd' 'v14_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 750 [1/2] (5.91ns)   --->   "%v12_47 = fmul i32 %v7, i32 %v1_load_48" [kernel.cpp:37]   --->   Operation 750 'fmul' 'v12_47' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 751 [1/2] (5.91ns)   --->   "%v12_48 = fmul i32 %v7, i32 %v1_load_49" [kernel.cpp:37]   --->   Operation 751 'fmul' 'v12_48' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 752 [1/2] (1.29ns)   --->   "%v1_load_50 = load i12 %v1_addr_50" [kernel.cpp:36]   --->   Operation 752 'load' 'v1_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 753 [2/2] (5.91ns)   --->   "%v12_49 = fmul i32 %v7, i32 %v1_load_50" [kernel.cpp:37]   --->   Operation 753 'fmul' 'v12_49' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 754 [1/2] (1.29ns)   --->   "%c_row_load_50 = load i6 %c_row_addr_13" [kernel.cpp:38]   --->   Operation 754 'load' 'c_row_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 755 [1/2] (1.29ns)   --->   "%v1_load_51 = load i12 %v1_addr_51" [kernel.cpp:36]   --->   Operation 755 'load' 'v1_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 756 [2/2] (5.91ns)   --->   "%v12_50 = fmul i32 %v7, i32 %v1_load_51" [kernel.cpp:37]   --->   Operation 756 'fmul' 'v12_50' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 757 [1/2] (1.29ns)   --->   "%c_row_load_51 = load i6 %c_row_addr_12" [kernel.cpp:38]   --->   Operation 757 'load' 'c_row_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 758 [2/2] (1.29ns)   --->   "%v1_load_52 = load i12 %v1_addr_52" [kernel.cpp:36]   --->   Operation 758 'load' 'v1_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 759 [2/2] (1.29ns)   --->   "%c_row_load_52 = load i6 %c_row_addr_11" [kernel.cpp:38]   --->   Operation 759 'load' 'c_row_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 760 [2/2] (1.29ns)   --->   "%v1_load_53 = load i12 %v1_addr_53" [kernel.cpp:36]   --->   Operation 760 'load' 'v1_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 761 [2/2] (1.29ns)   --->   "%c_row_load_53 = load i6 %c_row_addr_10" [kernel.cpp:38]   --->   Operation 761 'load' 'c_row_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 762 [1/1] (0.00ns)   --->   "%or_ln36_53 = or i13 %tmp_s, i13 54" [kernel.cpp:36]   --->   Operation 762 'or' 'or_ln36_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_244 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_53" [kernel.cpp:36]   --->   Operation 763 'bitconcatenate' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%v1_addr_54 = getelementptr i32 %v1, i64 0, i64 %tmp_244" [kernel.cpp:36]   --->   Operation 764 'getelementptr' 'v1_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln36_54 = or i13 %tmp_s, i13 55" [kernel.cpp:36]   --->   Operation 765 'or' 'or_ln36_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_245 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_54" [kernel.cpp:36]   --->   Operation 766 'bitconcatenate' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 767 [1/1] (0.00ns)   --->   "%v1_addr_55 = getelementptr i32 %v1, i64 0, i64 %tmp_245" [kernel.cpp:36]   --->   Operation 767 'getelementptr' 'v1_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 768 [1/3] (7.29ns)   --->   "%v14_43 = fadd i32 %c_row_load_44, i32 %v12_43" [kernel.cpp:39]   --->   Operation 768 'fadd' 'v14_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 769 [1/3] (7.29ns)   --->   "%v14_44 = fadd i32 %c_row_load_45, i32 %v12_44" [kernel.cpp:39]   --->   Operation 769 'fadd' 'v14_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 770 [2/3] (7.29ns)   --->   "%v14_45 = fadd i32 %c_row_load_46, i32 %v12_45" [kernel.cpp:39]   --->   Operation 770 'fadd' 'v14_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 771 [2/3] (7.29ns)   --->   "%v14_46 = fadd i32 %c_row_load_47, i32 %v12_46" [kernel.cpp:39]   --->   Operation 771 'fadd' 'v14_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 772 [3/3] (7.29ns)   --->   "%v14_47 = fadd i32 %c_row_load_48, i32 %v12_47" [kernel.cpp:39]   --->   Operation 772 'fadd' 'v14_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 773 [3/3] (7.29ns)   --->   "%v14_48 = fadd i32 %c_row_load_49, i32 %v12_48" [kernel.cpp:39]   --->   Operation 773 'fadd' 'v14_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 774 [1/2] (5.91ns)   --->   "%v12_49 = fmul i32 %v7, i32 %v1_load_50" [kernel.cpp:37]   --->   Operation 774 'fmul' 'v12_49' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 775 [1/2] (5.91ns)   --->   "%v12_50 = fmul i32 %v7, i32 %v1_load_51" [kernel.cpp:37]   --->   Operation 775 'fmul' 'v12_50' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 776 [1/2] (1.29ns)   --->   "%v1_load_52 = load i12 %v1_addr_52" [kernel.cpp:36]   --->   Operation 776 'load' 'v1_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 777 [2/2] (5.91ns)   --->   "%v12_51 = fmul i32 %v7, i32 %v1_load_52" [kernel.cpp:37]   --->   Operation 777 'fmul' 'v12_51' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 778 [1/2] (1.29ns)   --->   "%c_row_load_52 = load i6 %c_row_addr_11" [kernel.cpp:38]   --->   Operation 778 'load' 'c_row_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 779 [1/2] (1.29ns)   --->   "%v1_load_53 = load i12 %v1_addr_53" [kernel.cpp:36]   --->   Operation 779 'load' 'v1_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 780 [2/2] (5.91ns)   --->   "%v12_52 = fmul i32 %v7, i32 %v1_load_53" [kernel.cpp:37]   --->   Operation 780 'fmul' 'v12_52' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 781 [1/2] (1.29ns)   --->   "%c_row_load_53 = load i6 %c_row_addr_10" [kernel.cpp:38]   --->   Operation 781 'load' 'c_row_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 782 [2/2] (1.29ns)   --->   "%v1_load_54 = load i12 %v1_addr_54" [kernel.cpp:36]   --->   Operation 782 'load' 'v1_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 783 [2/2] (1.29ns)   --->   "%c_row_load_54 = load i6 %c_row_addr_9" [kernel.cpp:38]   --->   Operation 783 'load' 'c_row_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 784 [2/2] (1.29ns)   --->   "%v1_load_55 = load i12 %v1_addr_55" [kernel.cpp:36]   --->   Operation 784 'load' 'v1_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 785 [2/2] (1.29ns)   --->   "%c_row_load_55 = load i6 %c_row_addr_8" [kernel.cpp:38]   --->   Operation 785 'load' 'c_row_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 786 [1/1] (0.00ns)   --->   "%or_ln36_55 = or i13 %tmp_s, i13 56" [kernel.cpp:36]   --->   Operation 786 'or' 'or_ln36_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_246 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_55" [kernel.cpp:36]   --->   Operation 787 'bitconcatenate' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 788 [1/1] (0.00ns)   --->   "%v1_addr_56 = getelementptr i32 %v1, i64 0, i64 %tmp_246" [kernel.cpp:36]   --->   Operation 788 'getelementptr' 'v1_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 789 [1/1] (0.00ns)   --->   "%or_ln36_56 = or i13 %tmp_s, i13 57" [kernel.cpp:36]   --->   Operation 789 'or' 'or_ln36_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_247 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_56" [kernel.cpp:36]   --->   Operation 790 'bitconcatenate' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 791 [1/1] (0.00ns)   --->   "%v1_addr_57 = getelementptr i32 %v1, i64 0, i64 %tmp_247" [kernel.cpp:36]   --->   Operation 791 'getelementptr' 'v1_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 792 [1/3] (7.29ns)   --->   "%v14_45 = fadd i32 %c_row_load_46, i32 %v12_45" [kernel.cpp:39]   --->   Operation 792 'fadd' 'v14_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 793 [1/3] (7.29ns)   --->   "%v14_46 = fadd i32 %c_row_load_47, i32 %v12_46" [kernel.cpp:39]   --->   Operation 793 'fadd' 'v14_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 794 [2/3] (7.29ns)   --->   "%v14_47 = fadd i32 %c_row_load_48, i32 %v12_47" [kernel.cpp:39]   --->   Operation 794 'fadd' 'v14_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 795 [2/3] (7.29ns)   --->   "%v14_48 = fadd i32 %c_row_load_49, i32 %v12_48" [kernel.cpp:39]   --->   Operation 795 'fadd' 'v14_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 796 [3/3] (7.29ns)   --->   "%v14_49 = fadd i32 %c_row_load_50, i32 %v12_49" [kernel.cpp:39]   --->   Operation 796 'fadd' 'v14_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 797 [3/3] (7.29ns)   --->   "%v14_50 = fadd i32 %c_row_load_51, i32 %v12_50" [kernel.cpp:39]   --->   Operation 797 'fadd' 'v14_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 798 [1/2] (5.91ns)   --->   "%v12_51 = fmul i32 %v7, i32 %v1_load_52" [kernel.cpp:37]   --->   Operation 798 'fmul' 'v12_51' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 799 [1/2] (5.91ns)   --->   "%v12_52 = fmul i32 %v7, i32 %v1_load_53" [kernel.cpp:37]   --->   Operation 799 'fmul' 'v12_52' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 800 [1/2] (1.29ns)   --->   "%v1_load_54 = load i12 %v1_addr_54" [kernel.cpp:36]   --->   Operation 800 'load' 'v1_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 801 [2/2] (5.91ns)   --->   "%v12_53 = fmul i32 %v7, i32 %v1_load_54" [kernel.cpp:37]   --->   Operation 801 'fmul' 'v12_53' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 802 [1/2] (1.29ns)   --->   "%c_row_load_54 = load i6 %c_row_addr_9" [kernel.cpp:38]   --->   Operation 802 'load' 'c_row_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 803 [1/2] (1.29ns)   --->   "%v1_load_55 = load i12 %v1_addr_55" [kernel.cpp:36]   --->   Operation 803 'load' 'v1_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 804 [2/2] (5.91ns)   --->   "%v12_54 = fmul i32 %v7, i32 %v1_load_55" [kernel.cpp:37]   --->   Operation 804 'fmul' 'v12_54' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 805 [1/2] (1.29ns)   --->   "%c_row_load_55 = load i6 %c_row_addr_8" [kernel.cpp:38]   --->   Operation 805 'load' 'c_row_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 806 [2/2] (1.29ns)   --->   "%v1_load_56 = load i12 %v1_addr_56" [kernel.cpp:36]   --->   Operation 806 'load' 'v1_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 807 [2/2] (1.29ns)   --->   "%c_row_load_56 = load i6 %c_row_addr_7" [kernel.cpp:38]   --->   Operation 807 'load' 'c_row_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 808 [2/2] (1.29ns)   --->   "%v1_load_57 = load i12 %v1_addr_57" [kernel.cpp:36]   --->   Operation 808 'load' 'v1_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 809 [2/2] (1.29ns)   --->   "%c_row_load_57 = load i6 %c_row_addr_6" [kernel.cpp:38]   --->   Operation 809 'load' 'c_row_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 810 [1/1] (0.00ns)   --->   "%or_ln36_57 = or i13 %tmp_s, i13 58" [kernel.cpp:36]   --->   Operation 810 'or' 'or_ln36_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_248 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_57" [kernel.cpp:36]   --->   Operation 811 'bitconcatenate' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 812 [1/1] (0.00ns)   --->   "%v1_addr_58 = getelementptr i32 %v1, i64 0, i64 %tmp_248" [kernel.cpp:36]   --->   Operation 812 'getelementptr' 'v1_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 813 [1/1] (0.00ns)   --->   "%or_ln36_58 = or i13 %tmp_s, i13 59" [kernel.cpp:36]   --->   Operation 813 'or' 'or_ln36_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_249 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_58" [kernel.cpp:36]   --->   Operation 814 'bitconcatenate' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 815 [1/1] (0.00ns)   --->   "%v1_addr_59 = getelementptr i32 %v1, i64 0, i64 %tmp_249" [kernel.cpp:36]   --->   Operation 815 'getelementptr' 'v1_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 816 [1/3] (7.29ns)   --->   "%v14_47 = fadd i32 %c_row_load_48, i32 %v12_47" [kernel.cpp:39]   --->   Operation 816 'fadd' 'v14_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 817 [1/3] (7.29ns)   --->   "%v14_48 = fadd i32 %c_row_load_49, i32 %v12_48" [kernel.cpp:39]   --->   Operation 817 'fadd' 'v14_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 818 [2/3] (7.29ns)   --->   "%v14_49 = fadd i32 %c_row_load_50, i32 %v12_49" [kernel.cpp:39]   --->   Operation 818 'fadd' 'v14_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 819 [2/3] (7.29ns)   --->   "%v14_50 = fadd i32 %c_row_load_51, i32 %v12_50" [kernel.cpp:39]   --->   Operation 819 'fadd' 'v14_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 820 [3/3] (7.29ns)   --->   "%v14_51 = fadd i32 %c_row_load_52, i32 %v12_51" [kernel.cpp:39]   --->   Operation 820 'fadd' 'v14_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 821 [3/3] (7.29ns)   --->   "%v14_52 = fadd i32 %c_row_load_53, i32 %v12_52" [kernel.cpp:39]   --->   Operation 821 'fadd' 'v14_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 822 [1/2] (5.91ns)   --->   "%v12_53 = fmul i32 %v7, i32 %v1_load_54" [kernel.cpp:37]   --->   Operation 822 'fmul' 'v12_53' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 823 [1/2] (5.91ns)   --->   "%v12_54 = fmul i32 %v7, i32 %v1_load_55" [kernel.cpp:37]   --->   Operation 823 'fmul' 'v12_54' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 824 [1/2] (1.29ns)   --->   "%v1_load_56 = load i12 %v1_addr_56" [kernel.cpp:36]   --->   Operation 824 'load' 'v1_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 825 [2/2] (5.91ns)   --->   "%v12_55 = fmul i32 %v7, i32 %v1_load_56" [kernel.cpp:37]   --->   Operation 825 'fmul' 'v12_55' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 826 [1/2] (1.29ns)   --->   "%c_row_load_56 = load i6 %c_row_addr_7" [kernel.cpp:38]   --->   Operation 826 'load' 'c_row_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 827 [1/2] (1.29ns)   --->   "%v1_load_57 = load i12 %v1_addr_57" [kernel.cpp:36]   --->   Operation 827 'load' 'v1_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 828 [2/2] (5.91ns)   --->   "%v12_56 = fmul i32 %v7, i32 %v1_load_57" [kernel.cpp:37]   --->   Operation 828 'fmul' 'v12_56' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 829 [1/2] (1.29ns)   --->   "%c_row_load_57 = load i6 %c_row_addr_6" [kernel.cpp:38]   --->   Operation 829 'load' 'c_row_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 830 [2/2] (1.29ns)   --->   "%v1_load_58 = load i12 %v1_addr_58" [kernel.cpp:36]   --->   Operation 830 'load' 'v1_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 831 [2/2] (1.29ns)   --->   "%c_row_load_58 = load i6 %c_row_addr_5" [kernel.cpp:38]   --->   Operation 831 'load' 'c_row_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 832 [2/2] (1.29ns)   --->   "%v1_load_59 = load i12 %v1_addr_59" [kernel.cpp:36]   --->   Operation 832 'load' 'v1_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 833 [2/2] (1.29ns)   --->   "%c_row_load_59 = load i6 %c_row_addr_4" [kernel.cpp:38]   --->   Operation 833 'load' 'c_row_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln36_59 = or i13 %tmp_s, i13 60" [kernel.cpp:36]   --->   Operation 834 'or' 'or_ln36_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_250 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_59" [kernel.cpp:36]   --->   Operation 835 'bitconcatenate' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 836 [1/1] (0.00ns)   --->   "%v1_addr_60 = getelementptr i32 %v1, i64 0, i64 %tmp_250" [kernel.cpp:36]   --->   Operation 836 'getelementptr' 'v1_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 837 [1/1] (0.00ns)   --->   "%or_ln36_60 = or i13 %tmp_s, i13 61" [kernel.cpp:36]   --->   Operation 837 'or' 'or_ln36_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_251 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_60" [kernel.cpp:36]   --->   Operation 838 'bitconcatenate' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 839 [1/1] (0.00ns)   --->   "%v1_addr_61 = getelementptr i32 %v1, i64 0, i64 %tmp_251" [kernel.cpp:36]   --->   Operation 839 'getelementptr' 'v1_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 840 [1/3] (7.29ns)   --->   "%v14_49 = fadd i32 %c_row_load_50, i32 %v12_49" [kernel.cpp:39]   --->   Operation 840 'fadd' 'v14_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 841 [1/3] (7.29ns)   --->   "%v14_50 = fadd i32 %c_row_load_51, i32 %v12_50" [kernel.cpp:39]   --->   Operation 841 'fadd' 'v14_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 842 [2/3] (7.29ns)   --->   "%v14_51 = fadd i32 %c_row_load_52, i32 %v12_51" [kernel.cpp:39]   --->   Operation 842 'fadd' 'v14_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 843 [2/3] (7.29ns)   --->   "%v14_52 = fadd i32 %c_row_load_53, i32 %v12_52" [kernel.cpp:39]   --->   Operation 843 'fadd' 'v14_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 844 [3/3] (7.29ns)   --->   "%v14_53 = fadd i32 %c_row_load_54, i32 %v12_53" [kernel.cpp:39]   --->   Operation 844 'fadd' 'v14_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 845 [3/3] (7.29ns)   --->   "%v14_54 = fadd i32 %c_row_load_55, i32 %v12_54" [kernel.cpp:39]   --->   Operation 845 'fadd' 'v14_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 846 [1/2] (5.91ns)   --->   "%v12_55 = fmul i32 %v7, i32 %v1_load_56" [kernel.cpp:37]   --->   Operation 846 'fmul' 'v12_55' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 847 [1/2] (5.91ns)   --->   "%v12_56 = fmul i32 %v7, i32 %v1_load_57" [kernel.cpp:37]   --->   Operation 847 'fmul' 'v12_56' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 848 [1/2] (1.29ns)   --->   "%v1_load_58 = load i12 %v1_addr_58" [kernel.cpp:36]   --->   Operation 848 'load' 'v1_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 849 [2/2] (5.91ns)   --->   "%v12_57 = fmul i32 %v7, i32 %v1_load_58" [kernel.cpp:37]   --->   Operation 849 'fmul' 'v12_57' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 850 [1/2] (1.29ns)   --->   "%c_row_load_58 = load i6 %c_row_addr_5" [kernel.cpp:38]   --->   Operation 850 'load' 'c_row_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 851 [1/2] (1.29ns)   --->   "%v1_load_59 = load i12 %v1_addr_59" [kernel.cpp:36]   --->   Operation 851 'load' 'v1_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 852 [2/2] (5.91ns)   --->   "%v12_58 = fmul i32 %v7, i32 %v1_load_59" [kernel.cpp:37]   --->   Operation 852 'fmul' 'v12_58' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 853 [1/2] (1.29ns)   --->   "%c_row_load_59 = load i6 %c_row_addr_4" [kernel.cpp:38]   --->   Operation 853 'load' 'c_row_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 854 [2/2] (1.29ns)   --->   "%v1_load_60 = load i12 %v1_addr_60" [kernel.cpp:36]   --->   Operation 854 'load' 'v1_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 855 [2/2] (1.29ns)   --->   "%c_row_load_60 = load i6 %c_row_addr_3" [kernel.cpp:38]   --->   Operation 855 'load' 'c_row_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 856 [2/2] (1.29ns)   --->   "%v1_load_61 = load i12 %v1_addr_61" [kernel.cpp:36]   --->   Operation 856 'load' 'v1_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 857 [2/2] (1.29ns)   --->   "%c_row_load_61 = load i6 %c_row_addr_2" [kernel.cpp:38]   --->   Operation 857 'load' 'c_row_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln36_61 = or i13 %tmp_s, i13 62" [kernel.cpp:36]   --->   Operation 858 'or' 'or_ln36_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_252 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_61" [kernel.cpp:36]   --->   Operation 859 'bitconcatenate' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 860 [1/1] (0.00ns)   --->   "%v1_addr_62 = getelementptr i32 %v1, i64 0, i64 %tmp_252" [kernel.cpp:36]   --->   Operation 860 'getelementptr' 'v1_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln36_62 = or i13 %tmp_s, i13 63" [kernel.cpp:36]   --->   Operation 861 'or' 'or_ln36_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_253 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_62" [kernel.cpp:36]   --->   Operation 862 'bitconcatenate' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 863 [1/1] (0.00ns)   --->   "%v1_addr_63 = getelementptr i32 %v1, i64 0, i64 %tmp_253" [kernel.cpp:36]   --->   Operation 863 'getelementptr' 'v1_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 864 [1/3] (7.29ns)   --->   "%v14_51 = fadd i32 %c_row_load_52, i32 %v12_51" [kernel.cpp:39]   --->   Operation 864 'fadd' 'v14_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 865 [1/3] (7.29ns)   --->   "%v14_52 = fadd i32 %c_row_load_53, i32 %v12_52" [kernel.cpp:39]   --->   Operation 865 'fadd' 'v14_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 866 [2/3] (7.29ns)   --->   "%v14_53 = fadd i32 %c_row_load_54, i32 %v12_53" [kernel.cpp:39]   --->   Operation 866 'fadd' 'v14_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 867 [2/3] (7.29ns)   --->   "%v14_54 = fadd i32 %c_row_load_55, i32 %v12_54" [kernel.cpp:39]   --->   Operation 867 'fadd' 'v14_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 868 [3/3] (7.29ns)   --->   "%v14_55 = fadd i32 %c_row_load_56, i32 %v12_55" [kernel.cpp:39]   --->   Operation 868 'fadd' 'v14_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 869 [3/3] (7.29ns)   --->   "%v14_56 = fadd i32 %c_row_load_57, i32 %v12_56" [kernel.cpp:39]   --->   Operation 869 'fadd' 'v14_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 870 [1/2] (5.91ns)   --->   "%v12_57 = fmul i32 %v7, i32 %v1_load_58" [kernel.cpp:37]   --->   Operation 870 'fmul' 'v12_57' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 871 [1/2] (5.91ns)   --->   "%v12_58 = fmul i32 %v7, i32 %v1_load_59" [kernel.cpp:37]   --->   Operation 871 'fmul' 'v12_58' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 872 [1/2] (1.29ns)   --->   "%v1_load_60 = load i12 %v1_addr_60" [kernel.cpp:36]   --->   Operation 872 'load' 'v1_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 873 [2/2] (5.91ns)   --->   "%v12_59 = fmul i32 %v7, i32 %v1_load_60" [kernel.cpp:37]   --->   Operation 873 'fmul' 'v12_59' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 874 [1/2] (1.29ns)   --->   "%c_row_load_60 = load i6 %c_row_addr_3" [kernel.cpp:38]   --->   Operation 874 'load' 'c_row_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 875 [1/2] (1.29ns)   --->   "%v1_load_61 = load i12 %v1_addr_61" [kernel.cpp:36]   --->   Operation 875 'load' 'v1_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 876 [2/2] (5.91ns)   --->   "%v12_60 = fmul i32 %v7, i32 %v1_load_61" [kernel.cpp:37]   --->   Operation 876 'fmul' 'v12_60' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 877 [1/2] (1.29ns)   --->   "%c_row_load_61 = load i6 %c_row_addr_2" [kernel.cpp:38]   --->   Operation 877 'load' 'c_row_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 878 [2/2] (1.29ns)   --->   "%v1_load_62 = load i12 %v1_addr_62" [kernel.cpp:36]   --->   Operation 878 'load' 'v1_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 879 [2/2] (1.29ns)   --->   "%c_row_load_62 = load i6 %c_row_addr_1" [kernel.cpp:38]   --->   Operation 879 'load' 'c_row_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 880 [2/2] (1.29ns)   --->   "%v1_load_63 = load i12 %v1_addr_63" [kernel.cpp:36]   --->   Operation 880 'load' 'v1_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 881 [2/2] (1.29ns)   --->   "%c_row_load_63 = load i6 %c_row_addr" [kernel.cpp:38]   --->   Operation 881 'load' 'c_row_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 882 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v2, i6 %c_row_addr_63" [kernel.cpp:40]   --->   Operation 882 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 883 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_1, i6 %c_row_addr_62" [kernel.cpp:40]   --->   Operation 883 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 884 [1/3] (7.29ns)   --->   "%v14_53 = fadd i32 %c_row_load_54, i32 %v12_53" [kernel.cpp:39]   --->   Operation 884 'fadd' 'v14_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 885 [1/3] (7.29ns)   --->   "%v14_54 = fadd i32 %c_row_load_55, i32 %v12_54" [kernel.cpp:39]   --->   Operation 885 'fadd' 'v14_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 886 [2/3] (7.29ns)   --->   "%v14_55 = fadd i32 %c_row_load_56, i32 %v12_55" [kernel.cpp:39]   --->   Operation 886 'fadd' 'v14_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 887 [2/3] (7.29ns)   --->   "%v14_56 = fadd i32 %c_row_load_57, i32 %v12_56" [kernel.cpp:39]   --->   Operation 887 'fadd' 'v14_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 888 [3/3] (7.29ns)   --->   "%v14_57 = fadd i32 %c_row_load_58, i32 %v12_57" [kernel.cpp:39]   --->   Operation 888 'fadd' 'v14_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 889 [3/3] (7.29ns)   --->   "%v14_58 = fadd i32 %c_row_load_59, i32 %v12_58" [kernel.cpp:39]   --->   Operation 889 'fadd' 'v14_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 890 [1/2] (5.91ns)   --->   "%v12_59 = fmul i32 %v7, i32 %v1_load_60" [kernel.cpp:37]   --->   Operation 890 'fmul' 'v12_59' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 891 [1/2] (5.91ns)   --->   "%v12_60 = fmul i32 %v7, i32 %v1_load_61" [kernel.cpp:37]   --->   Operation 891 'fmul' 'v12_60' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 892 [1/2] (1.29ns)   --->   "%v1_load_62 = load i12 %v1_addr_62" [kernel.cpp:36]   --->   Operation 892 'load' 'v1_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 893 [2/2] (5.91ns)   --->   "%v12_61 = fmul i32 %v7, i32 %v1_load_62" [kernel.cpp:37]   --->   Operation 893 'fmul' 'v12_61' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 894 [1/2] (1.29ns)   --->   "%c_row_load_62 = load i6 %c_row_addr_1" [kernel.cpp:38]   --->   Operation 894 'load' 'c_row_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 895 [1/2] (1.29ns)   --->   "%v1_load_63 = load i12 %v1_addr_63" [kernel.cpp:36]   --->   Operation 895 'load' 'v1_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 896 [2/2] (5.91ns)   --->   "%v12_62 = fmul i32 %v7, i32 %v1_load_63" [kernel.cpp:37]   --->   Operation 896 'fmul' 'v12_62' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 897 [1/2] (1.29ns)   --->   "%c_row_load_63 = load i6 %c_row_addr" [kernel.cpp:38]   --->   Operation 897 'load' 'c_row_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 898 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_2, i6 %c_row_addr_61" [kernel.cpp:40]   --->   Operation 898 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 899 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_3, i6 %c_row_addr_60" [kernel.cpp:40]   --->   Operation 899 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 900 [1/3] (7.29ns)   --->   "%v14_55 = fadd i32 %c_row_load_56, i32 %v12_55" [kernel.cpp:39]   --->   Operation 900 'fadd' 'v14_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 901 [1/3] (7.29ns)   --->   "%v14_56 = fadd i32 %c_row_load_57, i32 %v12_56" [kernel.cpp:39]   --->   Operation 901 'fadd' 'v14_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 902 [2/3] (7.29ns)   --->   "%v14_57 = fadd i32 %c_row_load_58, i32 %v12_57" [kernel.cpp:39]   --->   Operation 902 'fadd' 'v14_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 903 [2/3] (7.29ns)   --->   "%v14_58 = fadd i32 %c_row_load_59, i32 %v12_58" [kernel.cpp:39]   --->   Operation 903 'fadd' 'v14_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 904 [3/3] (7.29ns)   --->   "%v14_59 = fadd i32 %c_row_load_60, i32 %v12_59" [kernel.cpp:39]   --->   Operation 904 'fadd' 'v14_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 905 [3/3] (7.29ns)   --->   "%v14_60 = fadd i32 %c_row_load_61, i32 %v12_60" [kernel.cpp:39]   --->   Operation 905 'fadd' 'v14_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 906 [1/2] (5.91ns)   --->   "%v12_61 = fmul i32 %v7, i32 %v1_load_62" [kernel.cpp:37]   --->   Operation 906 'fmul' 'v12_61' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 907 [1/2] (5.91ns)   --->   "%v12_62 = fmul i32 %v7, i32 %v1_load_63" [kernel.cpp:37]   --->   Operation 907 'fmul' 'v12_62' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 908 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_4, i6 %c_row_addr_59" [kernel.cpp:40]   --->   Operation 908 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 909 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_5, i6 %c_row_addr_58" [kernel.cpp:40]   --->   Operation 909 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 910 [1/3] (7.29ns)   --->   "%v14_57 = fadd i32 %c_row_load_58, i32 %v12_57" [kernel.cpp:39]   --->   Operation 910 'fadd' 'v14_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 911 [1/3] (7.29ns)   --->   "%v14_58 = fadd i32 %c_row_load_59, i32 %v12_58" [kernel.cpp:39]   --->   Operation 911 'fadd' 'v14_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 912 [2/3] (7.29ns)   --->   "%v14_59 = fadd i32 %c_row_load_60, i32 %v12_59" [kernel.cpp:39]   --->   Operation 912 'fadd' 'v14_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 913 [2/3] (7.29ns)   --->   "%v14_60 = fadd i32 %c_row_load_61, i32 %v12_60" [kernel.cpp:39]   --->   Operation 913 'fadd' 'v14_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 914 [3/3] (7.29ns)   --->   "%v14_61 = fadd i32 %c_row_load_62, i32 %v12_61" [kernel.cpp:39]   --->   Operation 914 'fadd' 'v14_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 915 [3/3] (7.29ns)   --->   "%v14_62 = fadd i32 %c_row_load_63, i32 %v12_62" [kernel.cpp:39]   --->   Operation 915 'fadd' 'v14_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 916 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_6, i6 %c_row_addr_57" [kernel.cpp:40]   --->   Operation 916 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 917 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_7, i6 %c_row_addr_56" [kernel.cpp:40]   --->   Operation 917 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 918 [1/3] (7.29ns)   --->   "%v14_59 = fadd i32 %c_row_load_60, i32 %v12_59" [kernel.cpp:39]   --->   Operation 918 'fadd' 'v14_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 919 [1/3] (7.29ns)   --->   "%v14_60 = fadd i32 %c_row_load_61, i32 %v12_60" [kernel.cpp:39]   --->   Operation 919 'fadd' 'v14_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 920 [2/3] (7.29ns)   --->   "%v14_61 = fadd i32 %c_row_load_62, i32 %v12_61" [kernel.cpp:39]   --->   Operation 920 'fadd' 'v14_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 921 [2/3] (7.29ns)   --->   "%v14_62 = fadd i32 %c_row_load_63, i32 %v12_62" [kernel.cpp:39]   --->   Operation 921 'fadd' 'v14_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 922 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_8, i6 %c_row_addr_55" [kernel.cpp:40]   --->   Operation 922 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 923 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_9, i6 %c_row_addr_54" [kernel.cpp:40]   --->   Operation 923 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 924 [1/3] (7.29ns)   --->   "%v14_61 = fadd i32 %c_row_load_62, i32 %v12_61" [kernel.cpp:39]   --->   Operation 924 'fadd' 'v14_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 925 [1/3] (7.29ns)   --->   "%v14_62 = fadd i32 %c_row_load_63, i32 %v12_62" [kernel.cpp:39]   --->   Operation 925 'fadd' 'v14_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 926 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_s, i6 %c_row_addr_53" [kernel.cpp:40]   --->   Operation 926 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 927 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_10, i6 %c_row_addr_52" [kernel.cpp:40]   --->   Operation 927 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 928 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_11, i6 %c_row_addr_51" [kernel.cpp:40]   --->   Operation 928 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 929 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_12, i6 %c_row_addr_50" [kernel.cpp:40]   --->   Operation 929 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 930 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_13, i6 %c_row_addr_49" [kernel.cpp:40]   --->   Operation 930 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 931 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_14, i6 %c_row_addr_48" [kernel.cpp:40]   --->   Operation 931 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 1.29>
ST_41 : Operation 932 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_15, i6 %c_row_addr_47" [kernel.cpp:40]   --->   Operation 932 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 933 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_16, i6 %c_row_addr_46" [kernel.cpp:40]   --->   Operation 933 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 1.29>
ST_42 : Operation 934 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_17, i6 %c_row_addr_45" [kernel.cpp:40]   --->   Operation 934 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 935 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_18, i6 %c_row_addr_44" [kernel.cpp:40]   --->   Operation 935 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 1.29>
ST_43 : Operation 936 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_19, i6 %c_row_addr_43" [kernel.cpp:40]   --->   Operation 936 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 937 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_20, i6 %c_row_addr_42" [kernel.cpp:40]   --->   Operation 937 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 1.29>
ST_44 : Operation 938 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_21, i6 %c_row_addr_41" [kernel.cpp:40]   --->   Operation 938 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 939 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_22, i6 %c_row_addr_40" [kernel.cpp:40]   --->   Operation 939 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 1.29>
ST_45 : Operation 940 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_23, i6 %c_row_addr_39" [kernel.cpp:40]   --->   Operation 940 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 941 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_24, i6 %c_row_addr_38" [kernel.cpp:40]   --->   Operation 941 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 1.29>
ST_46 : Operation 942 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_25, i6 %c_row_addr_37" [kernel.cpp:40]   --->   Operation 942 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 943 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_26, i6 %c_row_addr_36" [kernel.cpp:40]   --->   Operation 943 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 1.29>
ST_47 : Operation 944 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_27, i6 %c_row_addr_35" [kernel.cpp:40]   --->   Operation 944 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 945 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_28, i6 %c_row_addr_34" [kernel.cpp:40]   --->   Operation 945 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 1.29>
ST_48 : Operation 946 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_29, i6 %c_row_addr_33" [kernel.cpp:40]   --->   Operation 946 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 947 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_30, i6 %c_row_addr_32" [kernel.cpp:40]   --->   Operation 947 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 1.29>
ST_49 : Operation 948 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_31, i6 %c_row_addr_31" [kernel.cpp:40]   --->   Operation 948 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 949 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_32, i6 %c_row_addr_30" [kernel.cpp:40]   --->   Operation 949 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 1.29>
ST_50 : Operation 950 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_33, i6 %c_row_addr_29" [kernel.cpp:40]   --->   Operation 950 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 951 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_34, i6 %c_row_addr_28" [kernel.cpp:40]   --->   Operation 951 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 1.29>
ST_51 : Operation 952 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_35, i6 %c_row_addr_27" [kernel.cpp:40]   --->   Operation 952 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 953 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_36, i6 %c_row_addr_26" [kernel.cpp:40]   --->   Operation 953 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 1.29>
ST_52 : Operation 954 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_37, i6 %c_row_addr_25" [kernel.cpp:40]   --->   Operation 954 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 955 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_38, i6 %c_row_addr_24" [kernel.cpp:40]   --->   Operation 955 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 1.29>
ST_53 : Operation 956 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_39, i6 %c_row_addr_23" [kernel.cpp:40]   --->   Operation 956 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 957 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_40, i6 %c_row_addr_22" [kernel.cpp:40]   --->   Operation 957 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 1.29>
ST_54 : Operation 958 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_41, i6 %c_row_addr_21" [kernel.cpp:40]   --->   Operation 958 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 959 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_42, i6 %c_row_addr_20" [kernel.cpp:40]   --->   Operation 959 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 1.29>
ST_55 : Operation 960 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_43, i6 %c_row_addr_19" [kernel.cpp:40]   --->   Operation 960 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 961 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_44, i6 %c_row_addr_18" [kernel.cpp:40]   --->   Operation 961 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 1.29>
ST_56 : Operation 962 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_45, i6 %c_row_addr_17" [kernel.cpp:40]   --->   Operation 962 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 963 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_46, i6 %c_row_addr_16" [kernel.cpp:40]   --->   Operation 963 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 1.29>
ST_57 : Operation 964 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_47, i6 %c_row_addr_15" [kernel.cpp:40]   --->   Operation 964 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 965 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_48, i6 %c_row_addr_14" [kernel.cpp:40]   --->   Operation 965 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 1.29>
ST_58 : Operation 966 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_49, i6 %c_row_addr_13" [kernel.cpp:40]   --->   Operation 966 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 967 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_50, i6 %c_row_addr_12" [kernel.cpp:40]   --->   Operation 967 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 59 <SV = 58> <Delay = 1.29>
ST_59 : Operation 968 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_51, i6 %c_row_addr_11" [kernel.cpp:40]   --->   Operation 968 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 969 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_52, i6 %c_row_addr_10" [kernel.cpp:40]   --->   Operation 969 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 60 <SV = 59> <Delay = 1.29>
ST_60 : Operation 970 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_53, i6 %c_row_addr_9" [kernel.cpp:40]   --->   Operation 970 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 971 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_54, i6 %c_row_addr_8" [kernel.cpp:40]   --->   Operation 971 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 61 <SV = 60> <Delay = 1.29>
ST_61 : Operation 972 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_55, i6 %c_row_addr_7" [kernel.cpp:40]   --->   Operation 972 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 973 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_56, i6 %c_row_addr_6" [kernel.cpp:40]   --->   Operation 973 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 1.29>
ST_62 : Operation 974 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_57, i6 %c_row_addr_5" [kernel.cpp:40]   --->   Operation 974 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 975 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_58, i6 %c_row_addr_4" [kernel.cpp:40]   --->   Operation 975 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 62> <Delay = 1.29>
ST_63 : Operation 976 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_59, i6 %c_row_addr_3" [kernel.cpp:40]   --->   Operation 976 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 977 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_60, i6 %c_row_addr_2" [kernel.cpp:40]   --->   Operation 977 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 64 <SV = 63> <Delay = 1.29>
ST_64 : Operation 978 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [kernel.cpp:30]   --->   Operation 978 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 979 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_61, i6 %c_row_addr_1" [kernel.cpp:40]   --->   Operation 979 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 980 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %v14_62, i6 %c_row_addr" [kernel.cpp:40]   --->   Operation 980 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 981 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 981 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', kernel.cpp:30) on local variable 'k' [10]  (0 ns)
	'add' operation ('add_ln31', kernel.cpp:31) [82]  (0.996 ns)
	'getelementptr' operation ('v0_addr', kernel.cpp:31) [84]  (0 ns)
	'load' operation ('v7', kernel.cpp:31) on array 'v0' [278]  (1.3 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('v7', kernel.cpp:31) on array 'v0' [278]  (1.3 ns)
	'fmul' operation ('v', kernel.cpp:37) [280]  (5.91 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'load' operation ('v1_load_2', kernel.cpp:36) on array 'v1' [289]  (1.3 ns)
	'fmul' operation ('v12_2', kernel.cpp:37) [290]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:39) [282]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:39) [282]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:39) [282]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_2', kernel.cpp:39) [292]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_4', kernel.cpp:39) [302]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_6', kernel.cpp:39) [312]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_8', kernel.cpp:39) [322]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_s', kernel.cpp:39) [332]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_11', kernel.cpp:39) [342]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_13', kernel.cpp:39) [352]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_15', kernel.cpp:39) [362]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_17', kernel.cpp:39) [372]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_19', kernel.cpp:39) [382]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_21', kernel.cpp:39) [392]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_23', kernel.cpp:39) [402]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_25', kernel.cpp:39) [412]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_27', kernel.cpp:39) [422]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_29', kernel.cpp:39) [432]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_31', kernel.cpp:39) [442]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_33', kernel.cpp:39) [452]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_35', kernel.cpp:39) [462]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_37', kernel.cpp:39) [472]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_39', kernel.cpp:39) [482]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_41', kernel.cpp:39) [492]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_43', kernel.cpp:39) [502]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_45', kernel.cpp:39) [512]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_47', kernel.cpp:39) [522]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_49', kernel.cpp:39) [532]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_51', kernel.cpp:39) [542]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_53', kernel.cpp:39) [552]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_55', kernel.cpp:39) [562]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_57', kernel.cpp:39) [572]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_59', kernel.cpp:39) [582]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v14_61', kernel.cpp:39) [592]  (7.3 ns)

 <State 38>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_s', kernel.cpp:39 on array 'c_row' [333]  (1.3 ns)

 <State 39>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_11', kernel.cpp:39 on array 'c_row' [343]  (1.3 ns)

 <State 40>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_13', kernel.cpp:39 on array 'c_row' [353]  (1.3 ns)

 <State 41>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_15', kernel.cpp:39 on array 'c_row' [363]  (1.3 ns)

 <State 42>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_17', kernel.cpp:39 on array 'c_row' [373]  (1.3 ns)

 <State 43>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_19', kernel.cpp:39 on array 'c_row' [383]  (1.3 ns)

 <State 44>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_21', kernel.cpp:39 on array 'c_row' [393]  (1.3 ns)

 <State 45>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_23', kernel.cpp:39 on array 'c_row' [403]  (1.3 ns)

 <State 46>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_25', kernel.cpp:39 on array 'c_row' [413]  (1.3 ns)

 <State 47>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_27', kernel.cpp:39 on array 'c_row' [423]  (1.3 ns)

 <State 48>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_29', kernel.cpp:39 on array 'c_row' [433]  (1.3 ns)

 <State 49>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_31', kernel.cpp:39 on array 'c_row' [443]  (1.3 ns)

 <State 50>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_33', kernel.cpp:39 on array 'c_row' [453]  (1.3 ns)

 <State 51>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_35', kernel.cpp:39 on array 'c_row' [463]  (1.3 ns)

 <State 52>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_37', kernel.cpp:39 on array 'c_row' [473]  (1.3 ns)

 <State 53>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_39', kernel.cpp:39 on array 'c_row' [483]  (1.3 ns)

 <State 54>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_41', kernel.cpp:39 on array 'c_row' [493]  (1.3 ns)

 <State 55>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_43', kernel.cpp:39 on array 'c_row' [503]  (1.3 ns)

 <State 56>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_45', kernel.cpp:39 on array 'c_row' [513]  (1.3 ns)

 <State 57>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_47', kernel.cpp:39 on array 'c_row' [523]  (1.3 ns)

 <State 58>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_49', kernel.cpp:39 on array 'c_row' [533]  (1.3 ns)

 <State 59>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_51', kernel.cpp:39 on array 'c_row' [543]  (1.3 ns)

 <State 60>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_53', kernel.cpp:39 on array 'c_row' [553]  (1.3 ns)

 <State 61>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_55', kernel.cpp:39 on array 'c_row' [563]  (1.3 ns)

 <State 62>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_57', kernel.cpp:39 on array 'c_row' [573]  (1.3 ns)

 <State 63>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_59', kernel.cpp:39 on array 'c_row' [583]  (1.3 ns)

 <State 64>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'v14_61', kernel.cpp:39 on array 'c_row' [593]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
