<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPC++ Runtime: include/sycl/ext/intel/experimental/esimd/memory.hpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPC++ Runtime
   </div>
   <div id="projectbrief">Runtime libraries for oneAPI DPC++</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('ext_2intel_2experimental_2esimd_2memory_8hpp.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">memory.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">sycl/ext/intel/esimd/common.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="ext_2intel_2esimd_2detail_2util_8hpp_source.html">sycl/ext/intel/esimd/detail/util.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">sycl/ext/intel/esimd/memory.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="experimental_2esimd_2detail_2memory__intrin_8hpp_source.html">sycl/ext/intel/experimental/esimd/detail/memory_intrin.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="ext_2intel_2experimental_2esimd_2detail_2util_8hpp_source.html">sycl/ext/intel/experimental/esimd/detail/util.hpp</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for memory.hpp:</div>
<div class="dyncontent">
<div class="center"><img src="ext_2intel_2experimental_2esimd_2memory_8hpp__incl.png" border="0" usemap="#ainclude_2sycl_2ext_2intel_2experimental_2esimd_2memory_8hpp" alt=""/></div>
<map name="ainclude_2sycl_2ext_2intel_2experimental_2esimd_2memory_8hpp" id="ainclude_2sycl_2ext_2intel_2experimental_2esimd_2memory_8hpp">
<area shape="rect" title=" " alt="" coords="2076,5,2319,47"/>
<area shape="rect" href="ext_2intel_2esimd_2common_8hpp.html" title=" " alt="" coords="1294,720,1445,761"/>
<area shape="rect" href="ext_2intel_2esimd_2detail_2util_8hpp.html" title=" " alt="" coords="2673,184,2823,225"/>
<area shape="rect" href="ext_2intel_2esimd_2memory_8hpp.html" title=" " alt="" coords="1826,95,1977,136"/>
<area shape="rect" href="experimental_2esimd_2detail_2memory__intrin_8hpp.html" title=" " alt="" coords="2320,95,2555,136"/>
<area shape="rect" href="ext_2intel_2experimental_2esimd_2detail_2util_8hpp.html" title=" " alt="" coords="2099,95,2296,136"/>
<area shape="rect" href="defines_8hpp.html" title=" " alt="" coords="1164,817,1332,843"/>
<area shape="rect" href="exception_8hpp.html" title=" " alt="" coords="527,817,671,843"/>
<area shape="rect" title=" " alt="" coords="1399,1099,1465,1126"/>
<area shape="rect" title=" " alt="" coords="1973,1181,2065,1208"/>
<area shape="rect" href="ext_2intel_2esimd_2detail_2defines__elementary_8hpp.html" title=" " alt="" coords="1722,906,1945,947"/>
<area shape="rect" href="memory__properties_8hpp.html" title=" " alt="" coords="2142,809,2325,851"/>
<area shape="rect" href="ext_2intel_2esimd_2native_2common_8hpp.html" title=" " alt="" coords="1238,906,1394,947"/>
<area shape="rect" href="detail_2defines__elementary_8hpp.html" title=" " alt="" coords="814,1003,954,1044"/>
<area shape="rect" href="backend__types_8hpp.html" title=" " alt="" coords="681,913,858,940"/>
<area shape="rect" href="cl_8h.html" title=" " alt="" coords="541,913,657,940"/>
<area shape="rect" href="detail_2common_8hpp.html" title=" " alt="" coords="933,913,1112,940"/>
<area shape="rect" href="export_8hpp.html" title=" " alt="" coords="601,1099,764,1126"/>
<area shape="rect" href="pi_8h.html" title=" " alt="" coords="672,1010,789,1037"/>
<area shape="rect" title=" " alt="" coords="1131,1010,1189,1037"/>
<area shape="rect" title=" " alt="" coords="195,913,282,940"/>
<area shape="rect" title=" " alt="" coords="307,913,384,940"/>
<area shape="rect" title=" " alt="" coords="409,913,517,940"/>
<area shape="rect" title=" " alt="" coords="934,1099,1005,1126"/>
<area shape="rect" title=" " alt="" coords="1910,1010,1970,1037"/>
<area shape="rect" href="iostream__proxy_8hpp.html" title=" " alt="" coords="1490,1092,1641,1133"/>
<area shape="rect" href="experimental_2fpga__utils_8hpp.html" title=" " alt="" coords="2424,1003,2621,1044"/>
<area shape="rect" href="oneapi_2experimental_2common__annotated__properties_2properties_8hpp.html" title=" " alt="" coords="2069,899,2299,955"/>
<area shape="rect" href="oneapi_2properties_2properties_8hpp.html" title=" " alt="" coords="2158,1003,2349,1044"/>
<area shape="rect" href="property__value_8hpp.html" title=" " alt="" coords="2326,1092,2517,1133"/>
<area shape="rect" href="esimd_2detail_2memory__intrin_8hpp.html" title=" " alt="" coords="1723,452,1914,493"/>
<area shape="rect" href="ext_2intel_2esimd_2detail_2types_8hpp.html" title=" " alt="" coords="1679,541,1830,583"/>
<area shape="rect" href="half__type_8hpp.html" title=" " alt="" coords="1647,1010,1788,1037"/>
<area shape="rect" title=" " alt="" coords="2428,1181,2513,1208"/>
<area shape="rect" href="sycl_2ext_2intel_2esimd_2simd_8hpp.html" title=" " alt="" coords="2071,184,2222,225"/>
<area shape="rect" href="simd__view_8hpp.html" title=" " alt="" coords="1990,452,2141,493"/>
<area shape="rect" href="stl__type__traits_8hpp.html" title=" " alt="" coords="2526,906,2671,947"/>
<area shape="rect" href="elem__type__traits_8hpp.html" title=" " alt="" coords="1899,631,2104,672"/>
<area shape="rect" href="types__elementary_8hpp.html" title=" " alt="" coords="1723,720,1933,761"/>
<area shape="rect" href="region_8hpp.html" title=" " alt="" coords="1622,631,1773,672"/>
<area shape="rect" href="bit__cast_8hpp.html" title=" " alt="" coords="1716,1099,1847,1126"/>
<area shape="rect" href="vector__traits_8hpp.html" title=" " alt="" coords="2005,1092,2139,1133"/>
<area shape="rect" title=" " alt="" coords="2163,1099,2250,1126"/>
<area shape="rect" title=" " alt="" coords="1871,1099,1929,1126"/>
<area shape="rect" href="simd__mask__impl_8hpp.html" title=" " alt="" coords="2043,273,2250,315"/>
<area shape="rect" href="simd__obj__impl_8hpp.html" title=" " alt="" coords="2083,363,2274,404"/>
<area shape="rect" href="intrin_8hpp.html" title=" " alt="" coords="2337,631,2487,672"/>
<area shape="rect" href="sycl__util_8hpp.html" title=" " alt="" coords="2267,452,2418,493"/>
<area shape="rect" href="invoke__simd_8hpp.html" title=" " alt="" coords="2562,363,2774,404"/>
<area shape="rect" href="simd__view__impl_8hpp.html" title=" " alt="" coords="1939,541,2141,583"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="ext_2intel_2experimental_2esimd_2memory_8hpp__dep__incl.png" border="0" usemap="#ainclude_2sycl_2ext_2intel_2experimental_2esimd_2memory_8hppdep" alt=""/></div>
<map name="ainclude_2sycl_2ext_2intel_2experimental_2esimd_2memory_8hppdep" id="ainclude_2sycl_2ext_2intel_2experimental_2esimd_2memory_8hppdep">
<area shape="rect" title=" " alt="" coords="5,5,248,47"/>
<area shape="rect" href="esimd_8hpp.html" title=" " alt="" coords="48,95,205,136"/>
</map>
</div>
</div>
<p><a href="ext_2intel_2experimental_2esimd_2memory_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html">sycl::_V1::ext::intel::experimental::esimd::config_2d_mem_access&lt; T, BlockWidth, BlockHeight, NBlocks &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container class to hold parameters for <code>load2d/store2d</code> <code>functions</code>  <a href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1slm__allocator.html">sycl::_V1::ext::intel::esimd::slm_allocator&lt; SLMAmount &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAII-style class used to implement "semi-dynamic" SLM allocation.  <a href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1slm__allocator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacesycl"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl.html">sycl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1.html">sycl::_V1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext.html">sycl::_V1::ext</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel.html">sycl::_V1::ext::intel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html">sycl::_V1::ext::intel::experimental</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd.html">sycl::_V1::ext::intel::experimental::esimd</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html">sycl::_V1::ext::intel::experimental::esimd::detail</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html">sycl::_V1::ext::intel::esimd</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga852c850b4bce5bfa54af798a2007ca9d"><td class="memTemplParams" colspan="2">template&lt;split_barrier_action flag&gt; </td></tr>
<tr class="memitem:ga852c850b4bce5bfa54af798a2007ca9d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory.html#ga852c850b4bce5bfa54af798a2007ca9d">sycl::_V1::ext::intel::experimental::esimd::split_barrier</a> ()</td></tr>
<tr class="memdesc:ga852c850b4bce5bfa54af798a2007ca9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic work-group split barrier.  <a href="group__sycl__esimd__memory.html#ga852c850b4bce5bfa54af798a2007ca9d">More...</a><br /></td></tr>
<tr class="separator:ga852c850b4bce5bfa54af798a2007ca9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233d1933f5a0d5c6de69c1b8feecc93e"><td class="memItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory.html#ga233d1933f5a0d5c6de69c1b8feecc93e">sycl::_V1::ext::intel::experimental::esimd::split_barrier</a> (split_barrier_action flag)</td></tr>
<tr class="separator:ga233d1933f5a0d5c6de69c1b8feecc93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee86c7f8f145f577828a0288d27b14e"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, typename T2 , int n2, typename T3 , int n3, int N = 16&gt; </td></tr>
<tr class="memitem:ga9ee86c7f8f145f577828a0288d27b14e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga9ee86c7f8f145f577828a0288d27b14e">sycl::_V1::ext::intel::experimental::esimd::raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T3, n3 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t numDst, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:ga9ee86c7f8f145f577828a0288d27b14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#ga9ee86c7f8f145f577828a0288d27b14e">More...</a><br /></td></tr>
<tr class="separator:ga9ee86c7f8f145f577828a0288d27b14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f20ddf95dd1075878334eeb1949959"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t numDst, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1, typename T2 , int n2, typename T3 , int n3&gt; </td></tr>
<tr class="memitem:ga38f20ddf95dd1075878334eeb1949959"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga38f20ddf95dd1075878334eeb1949959">sycl::_V1::ext::intel::experimental::esimd::raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T3, n3 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga38f20ddf95dd1075878334eeb1949959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#ga38f20ddf95dd1075878334eeb1949959">More...</a><br /></td></tr>
<tr class="separator:ga38f20ddf95dd1075878334eeb1949959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675b9b9b6baae280e9d5290b185543fa"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, typename T2 , int n2, int N = 16&gt; </td></tr>
<tr class="memitem:ga675b9b9b6baae280e9d5290b185543fa"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga675b9b9b6baae280e9d5290b185543fa">sycl::_V1::ext::intel::experimental::esimd::raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numDst, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:ga675b9b9b6baae280e9d5290b185543fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#ga675b9b9b6baae280e9d5290b185543fa">More...</a><br /></td></tr>
<tr class="separator:ga675b9b9b6baae280e9d5290b185543fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numDst, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1, typename T2 , int n2&gt; </td></tr>
<tr class="memitem:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga357a1d4551f0641b7e6b6ccad41ef1ce">sycl::_V1::ext::intel::experimental::esimd::raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#ga357a1d4551f0641b7e6b6ccad41ef1ce">More...</a><br /></td></tr>
<tr class="separator:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c50f326629c0aadffa7e6933a7bad2"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, typename T2 , int n2, int N = 16&gt; </td></tr>
<tr class="memitem:gac1c50f326629c0aadffa7e6933a7bad2"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#gac1c50f326629c0aadffa7e6933a7bad2">sycl::_V1::ext::intel::experimental::esimd::raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:gac1c50f326629c0aadffa7e6933a7bad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#gac1c50f326629c0aadffa7e6933a7bad2">More...</a><br /></td></tr>
<tr class="separator:gac1c50f326629c0aadffa7e6933a7bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbe510deffb152e57a45456fb92b9e5"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1, typename T2 , int n2&gt; </td></tr>
<tr class="memitem:ga5dbe510deffb152e57a45456fb92b9e5"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga5dbe510deffb152e57a45456fb92b9e5">sycl::_V1::ext::intel::experimental::esimd::raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga5dbe510deffb152e57a45456fb92b9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#ga5dbe510deffb152e57a45456fb92b9e5">More...</a><br /></td></tr>
<tr class="separator:ga5dbe510deffb152e57a45456fb92b9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace1b403ab97902ed1b0b5f1f3688458"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, int N = 16&gt; </td></tr>
<tr class="memitem:gaace1b403ab97902ed1b0b5f1f3688458"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#gaace1b403ab97902ed1b0b5f1f3688458">sycl::_V1::ext::intel::experimental::esimd::raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:gaace1b403ab97902ed1b0b5f1f3688458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#gaace1b403ab97902ed1b0b5f1f3688458">More...</a><br /></td></tr>
<tr class="separator:gaace1b403ab97902ed1b0b5f1f3688458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1&gt; </td></tr>
<tr class="memitem:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga862fd7d3e06e16ed2a5b7825c7751dd1">sycl::_V1::ext::intel::experimental::esimd::raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#ga862fd7d3e06e16ed2a5b7825c7751dd1">More...</a><br /></td></tr>
<tr class="separator:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e38bb86e2c4a78fac60316b4ce41e9"><td class="memItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#ga77e38bb86e2c4a78fac60316b4ce41e9">sycl::_V1::ext::intel::experimental::esimd::named_barrier_wait</a> (uint8_t id)</td></tr>
<tr class="memdesc:ga77e38bb86e2c4a78fac60316b4ce41e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait on a named barrier Available only on PVC.  <a href="group__sycl__esimd__memory__nbarrier.html#ga77e38bb86e2c4a78fac60316b4ce41e9">More...</a><br /></td></tr>
<tr class="separator:ga77e38bb86e2c4a78fac60316b4ce41e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="memTemplParams" colspan="2">template&lt;uint8_t NbarCount&gt; </td></tr>
<tr class="memitem:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#gaa62222bbfec2a072a9b762ce61ec2bb7">sycl::_V1::ext::intel::experimental::esimd::named_barrier_init</a> ()</td></tr>
<tr class="memdesc:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize number of named barriers for a kernel Available only on PVC.  <a href="group__sycl__esimd__memory__nbarrier.html#gaa62222bbfec2a072a9b762ce61ec2bb7">More...</a><br /></td></tr>
<tr class="separator:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63a539fb1620929dd0799df30ab091e"><td class="memItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#gae63a539fb1620929dd0799df30ab091e">sycl::_V1::ext::intel::experimental::esimd::named_barrier_signal</a> (uint8_t barrier_id, uint8_t producer_consumer_mode, uint32_t num_producers, uint32_t num_consumers)</td></tr>
<tr class="memdesc:gae63a539fb1620929dd0799df30ab091e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform signal operation for the given named barrier Available only on PVC.  <a href="group__sycl__esimd__memory__nbarrier.html#gae63a539fb1620929dd0799df30ab091e">More...</a><br /></td></tr>
<tr class="separator:gae63a539fb1620929dd0799df30ab091e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b401412947e46cc2ad17651afb0184e"><td class="memTemplParams" colspan="2">template&lt;typename T , int N&gt; </td></tr>
<tr class="memitem:ga7b401412947e46cc2ad17651afb0184e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt;(sizeof(T) *N &gt;=2)&gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#ga7b401412947e46cc2ad17651afb0184e">sycl::_V1::ext::intel::experimental::esimd::wait</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; value)</td></tr>
<tr class="memdesc:ga7b401412947e46cc2ad17651afb0184e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create explicit scoreboard dependency to avoid device code motion across this call and preserve the <code>value</code> computation even if it is unused.  <a href="group__sycl__esimd__memory__nbarrier.html#ga7b401412947e46cc2ad17651afb0184e">More...</a><br /></td></tr>
<tr class="separator:ga7b401412947e46cc2ad17651afb0184e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28ed63a746dfff7337aa58677f1f162"><td class="memTemplParams" colspan="2">template&lt;typename T , typename RegionT &gt; </td></tr>
<tr class="memitem:gae28ed63a746dfff7337aa58677f1f162"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt;(RegionT::length *sizeof(typename RegionT::element_type) &gt;=2)&gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#gae28ed63a746dfff7337aa58677f1f162">sycl::_V1::ext::intel::experimental::esimd::wait</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; T, RegionT &gt; value)</td></tr>
<tr class="memdesc:gae28ed63a746dfff7337aa58677f1f162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create explicit scoreboard dependency to avoid device code motion across this call and preserve the <code>value</code> computation even if it is unused.  <a href="group__sycl__esimd__memory__nbarrier.html#gae28ed63a746dfff7337aa58677f1f162">More...</a><br /></td></tr>
<tr class="separator:gae28ed63a746dfff7337aa58677f1f162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecb7fead3d81d3855a25b77752ac251"><td class="memTemplParams" colspan="2">template&lt;typename T , int NBlocks, int Height, int Width, bool Transposed, bool Transformed&gt; </td></tr>
<tr class="memitem:a0ecb7fead3d81d3855a25b77752ac251"><td class="memTemplItemLeft" align="right" valign="top">constexpr int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html#a0ecb7fead3d81d3855a25b77752ac251">sycl::_V1::ext::intel::experimental::esimd::detail::get_lsc_block_2d_data_size</a> ()</td></tr>
<tr class="separator:a0ecb7fead3d81d3855a25b77752ac251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5a6653807c70cac0f39cfca439fa7f"><td class="memTemplParams" colspan="2">template&lt;typename RT , typename T , int N&gt; </td></tr>
<tr class="memitem:a2d5a6653807c70cac0f39cfca439fa7f"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; RT, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html#a2d5a6653807c70cac0f39cfca439fa7f">sycl::_V1::ext::intel::experimental::esimd::detail::lsc_format_input</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; Vals)</td></tr>
<tr class="separator:a2d5a6653807c70cac0f39cfca439fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5468432701b7ed0347d3efa705fc329"><td class="memTemplParams" colspan="2">template&lt;typename T , typename T1 , int N&gt; </td></tr>
<tr class="memitem:ad5468432701b7ed0347d3efa705fc329"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html#ad5468432701b7ed0347d3efa705fc329">sycl::_V1::ext::intel::experimental::esimd::detail::lsc_format_ret</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, N &gt; Vals)</td></tr>
<tr class="separator:ad5468432701b7ed0347d3efa705fc329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7594d033b173bc1e2d2d7c1972e9145"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af7594d033b173bc1e2d2d7c1972e9145"><td class="memTemplItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html#af7594d033b173bc1e2d2d7c1972e9145">sycl::_V1::ext::intel::experimental::esimd::detail::get_lsc_data_size</a> ()</td></tr>
<tr class="separator:af7594d033b173bc1e2d2d7c1972e9145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb0d1c8e87d707e980241d4fb3c3cac"><td class="memTemplParams" colspan="2">template&lt;cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none&gt; </td></tr>
<tr class="memitem:acbb0d1c8e87d707e980241d4fb3c3cac"><td class="memTemplItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html#acbb0d1c8e87d707e980241d4fb3c3cac">sycl::_V1::ext::intel::experimental::esimd::detail::get_lsc_load_cache_mask</a> ()</td></tr>
<tr class="separator:acbb0d1c8e87d707e980241d4fb3c3cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03dcd86b9896431f35b6bcfbed992f63"><td class="memTemplParams" colspan="2">template&lt;cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none&gt; </td></tr>
<tr class="memitem:a03dcd86b9896431f35b6bcfbed992f63"><td class="memTemplItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html#a03dcd86b9896431f35b6bcfbed992f63">sycl::_V1::ext::intel::experimental::esimd::detail::get_lsc_store_cache_mask</a> ()</td></tr>
<tr class="separator:a03dcd86b9896431f35b6bcfbed992f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ecb397ce268aaab6c909e8443db0e0"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:gab5ecb397ce268aaab6c909e8443db0e0"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab5ecb397ce268aaab6c909e8443db0e0">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_gather</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gab5ecb397ce268aaab6c909e8443db0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM gather.  <a href="group__sycl__esimd__memory__lsc.html#gab5ecb397ce268aaab6c909e8443db0e0">More...</a><br /></td></tr>
<tr class="separator:gab5ecb397ce268aaab6c909e8443db0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1128f1576ca53032782d45521d4c60b8"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:ga1128f1576ca53032782d45521d4c60b8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga1128f1576ca53032782d45521d4c60b8">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_gather</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:ga1128f1576ca53032782d45521d4c60b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM gather.  <a href="group__sycl__esimd__memory__lsc.html#ga1128f1576ca53032782d45521d4c60b8">More...</a><br /></td></tr>
<tr class="separator:ga1128f1576ca53032782d45521d4c60b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga972c8ff6508adc58dc09fca76c1fe4c8">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_block_load</a> (uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposed SLM gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga972c8ff6508adc58dc09fca76c1fe4c8">More...</a><br /></td></tr>
<tr class="separator:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6feb5ec4d77e9119670a8186ed8013f"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gab6feb5ec4d77e9119670a8186ed8013f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab6feb5ec4d77e9119670a8186ed8013f">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_block_load</a> (uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:gab6feb5ec4d77e9119670a8186ed8013f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposed SLM gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gab6feb5ec4d77e9119670a8186ed8013f">More...</a><br /></td></tr>
<tr class="separator:gab6feb5ec4d77e9119670a8186ed8013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6780b83f37c110c741d19f8b412f3b"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gaee6780b83f37c110c741d19f8b412f3b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaee6780b83f37c110c741d19f8b412f3b">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gaee6780b83f37c110c741d19f8b412f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer gather.  <a href="group__sycl__esimd__memory__lsc.html#gaee6780b83f37c110c741d19f8b412f3b">More...</a><br /></td></tr>
<tr class="separator:gaee6780b83f37c110c741d19f8b412f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3fa3c851d7beb8af38c8b754d270ee36">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer gather.  <a href="group__sycl__esimd__memory__lsc.html#ga3fa3c851d7beb8af38c8b754d270ee36">More...</a><br /></td></tr>
<tr class="separator:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c090954f523630fb7336735657fcc"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga020c090954f523630fb7336735657fcc"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga020c090954f523630fb7336735657fcc">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga020c090954f523630fb7336735657fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf942c19c0df072aaa9190aec2bb63b5"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:gabf942c19c0df072aaa9190aec2bb63b5"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gabf942c19c0df072aaa9190aec2bb63b5">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="separator:gabf942c19c0df072aaa9190aec2bb63b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb98fccf2646293870dadcf3c0137db2"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gadb98fccf2646293870dadcf3c0137db2"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gadb98fccf2646293870dadcf3c0137db2">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (const T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gadb98fccf2646293870dadcf3c0137db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea0fd9f294b4c40f4bdedb03868e791"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga4ea0fd9f294b4c40f4bdedb03868e791"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4ea0fd9f294b4c40f4bdedb03868e791">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (const T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="separator:ga4ea0fd9f294b4c40f4bdedb03868e791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556ce3fe630fafba83af453226f57ae7"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga556ce3fe630fafba83af453226f57ae7"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga556ce3fe630fafba83af453226f57ae7">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga556ce3fe630fafba83af453226f57ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based gather.  <a href="group__sycl__esimd__memory__lsc.html#ga556ce3fe630fafba83af453226f57ae7">More...</a><br /></td></tr>
<tr class="separator:ga556ce3fe630fafba83af453226f57ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1231989b18ba85720ebc09a7885a3d"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga5b1231989b18ba85720ebc09a7885a3d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga5b1231989b18ba85720ebc09a7885a3d">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga5b1231989b18ba85720ebc09a7885a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb05c22e655e661c97296763c7048335"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gabb05c22e655e661c97296763c7048335"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gabb05c22e655e661c97296763c7048335">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:gabb05c22e655e661c97296763c7048335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based gather.  <a href="group__sycl__esimd__memory__lsc.html#gabb05c22e655e661c97296763c7048335">More...</a><br /></td></tr>
<tr class="separator:gabb05c22e655e661c97296763c7048335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f961f0811e7e76f9db20855887728a"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga27f961f0811e7e76f9db20855887728a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; sycl::detail::acc_properties::is_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga27f961f0811e7e76f9db20855887728a">sycl::_V1::ext::intel::experimental::esimd::lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="separator:ga27f961f0811e7e76f9db20855887728a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74ae0d9eecc990e01f1fb66188d6341"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gad74ae0d9eecc990e01f1fb66188d6341"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gad74ae0d9eecc990e01f1fb66188d6341">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (const T *p, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT={})</td></tr>
<tr class="memdesc:gad74ae0d9eecc990e01f1fb66188d6341"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gad74ae0d9eecc990e01f1fb66188d6341">More...</a><br /></td></tr>
<tr class="separator:gad74ae0d9eecc990e01f1fb66188d6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b4479d454c636a7303589b29b4c918"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga09b4479d454c636a7303589b29b4c918"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga09b4479d454c636a7303589b29b4c918">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (const T *p, FlagsT)</td></tr>
<tr class="memdesc:ga09b4479d454c636a7303589b29b4c918"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_load without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#ga09b4479d454c636a7303589b29b4c918">More...</a><br /></td></tr>
<tr class="separator:ga09b4479d454c636a7303589b29b4c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7299858491b41fee71ce8bcca46303d"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gaa7299858491b41fee71ce8bcca46303d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa7299858491b41fee71ce8bcca46303d">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (const T *p, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru, FlagsT={})</td></tr>
<tr class="memdesc:gaa7299858491b41fee71ce8bcca46303d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gaa7299858491b41fee71ce8bcca46303d">More...</a><br /></td></tr>
<tr class="separator:gaa7299858491b41fee71ce8bcca46303d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ea746f956a5bebccd2556e2702134"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga305ea746f956a5bebccd2556e2702134"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga305ea746f956a5bebccd2556e2702134">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:ga305ea746f956a5bebccd2556e2702134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga305ea746f956a5bebccd2556e2702134">More...</a><br /></td></tr>
<tr class="separator:ga305ea746f956a5bebccd2556e2702134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c661e1184af6512e7d58160567ee928"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga4c661e1184af6512e7d58160567ee928"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4c661e1184af6512e7d58160567ee928">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (AccessorTy acc, uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT flags=FlagsT{})</td></tr>
<tr class="separator:ga4c661e1184af6512e7d58160567ee928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3ed0994c99b6ceb4b1bee794cda2295c">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, FlagsT flags)</td></tr>
<tr class="memdesc:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_load without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#ga3ed0994c99b6ceb4b1bee794cda2295c">More...</a><br /></td></tr>
<tr class="separator:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c9dba36c57cdeb58c182752ca8d297"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga77c9dba36c57cdeb58c182752ca8d297"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga77c9dba36c57cdeb58c182752ca8d297">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (AccessorTy acc, uint32_t offset, FlagsT flags)</td></tr>
<tr class="separator:ga77c9dba36c57cdeb58c182752ca8d297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c396fe999c00ad10a025280cd56a6f"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga78c396fe999c00ad10a025280cd56a6f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga78c396fe999c00ad10a025280cd56a6f">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru, FlagsT={})</td></tr>
<tr class="memdesc:ga78c396fe999c00ad10a025280cd56a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga78c396fe999c00ad10a025280cd56a6f">More...</a><br /></td></tr>
<tr class="separator:ga78c396fe999c00ad10a025280cd56a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a50bd14adab8f1095ce0f454c33aef9"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga3a50bd14adab8f1095ce0f454c33aef9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3a50bd14adab8f1095ce0f454c33aef9">sycl::_V1::ext::intel::experimental::esimd::lsc_block_load</a> (AccessorTy acc, uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru, FlagsT flags=FlagsT{})</td></tr>
<tr class="separator:ga3a50bd14adab8f1095ce0f454c33aef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga2b39366f8a774ff152b750cfd8d2cd07">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer prefetch gather.  <a href="group__sycl__esimd__memory__lsc.html#ga2b39366f8a774ff152b750cfd8d2cd07">More...</a><br /></td></tr>
<tr class="separator:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e954daee63bbca4dff392a7de3b3f0d"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga5e954daee63bbca4dff392a7de3b3f0d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga5e954daee63bbca4dff392a7de3b3f0d">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga5e954daee63bbca4dff392a7de3b3f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716d4a18216f616bff2c724147bd149a"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga716d4a18216f616bff2c724147bd149a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga716d4a18216f616bff2c724147bd149a">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch</a> (const T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga716d4a18216f616bff2c724147bd149a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaec1c743f49f7b2e00c07180eaed0aabc">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch</a> (const T *p, FlagsT={})</td></tr>
<tr class="memdesc:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer prefetch transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gaec1c743f49f7b2e00c07180eaed0aabc">More...</a><br /></td></tr>
<tr class="separator:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa857d3d1056ffb7ed5215d34106c23a0">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based prefetch gather.  <a href="group__sycl__esimd__memory__lsc.html#gaa857d3d1056ffb7ed5215d34106c23a0">More...</a><br /></td></tr>
<tr class="separator:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed205c44626e2ab0879b3fc5a69138bc"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaed205c44626e2ab0879b3fc5a69138bc"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaed205c44626e2ab0879b3fc5a69138bc">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:gaed205c44626e2ab0879b3fc5a69138bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed prefetch gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gaed205c44626e2ab0879b3fc5a69138bc">More...</a><br /></td></tr>
<tr class="separator:gaed205c44626e2ab0879b3fc5a69138bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51841452071a8b53e530194a3fce6237"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:ga51841452071a8b53e530194a3fce6237"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga51841452071a8b53e530194a3fce6237">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_scatter</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga51841452071a8b53e530194a3fce6237"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM scatter.  <a href="group__sycl__esimd__memory__lsc.html#ga51841452071a8b53e530194a3fce6237">More...</a><br /></td></tr>
<tr class="separator:ga51841452071a8b53e530194a3fce6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga297e98ccc4e2d12445f4fdcf49c4e9a3">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_block_store</a> (uint32_t offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposed SLM scatter with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga297e98ccc4e2d12445f4fdcf49c4e9a3">More...</a><br /></td></tr>
<tr class="separator:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8081477c17d72f2ee4d7dad4397d88f"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gad8081477c17d72f2ee4d7dad4397d88f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gad8081477c17d72f2ee4d7dad4397d88f">sycl::_V1::ext::intel::experimental::esimd::lsc_scatter</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gad8081477c17d72f2ee4d7dad4397d88f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer scatter.  <a href="group__sycl__esimd__memory__lsc.html#gad8081477c17d72f2ee4d7dad4397d88f">More...</a><br /></td></tr>
<tr class="separator:gad8081477c17d72f2ee4d7dad4397d88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cae892bebf2dcfb6c332909f415e8e"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:gab4cae892bebf2dcfb6c332909f415e8e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab4cae892bebf2dcfb6c332909f415e8e">sycl::_V1::ext::intel::experimental::esimd::lsc_scatter</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gab4cae892bebf2dcfb6c332909f415e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36aad80d84d6f7133bdfdeb1f24a41e"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gad36aad80d84d6f7133bdfdeb1f24a41e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;N==1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gad36aad80d84d6f7133bdfdeb1f24a41e">sycl::_V1::ext::intel::experimental::esimd::lsc_scatter</a> (T *p, Toffset offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gad36aad80d84d6f7133bdfdeb1f24a41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaf3dd941ed899a312b4093d5ef1c5f7a8">sycl::_V1::ext::intel::experimental::esimd::lsc_scatter</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based scatter.  <a href="group__sycl__esimd__memory__lsc.html#gaf3dd941ed899a312b4093d5ef1c5f7a8">More...</a><br /></td></tr>
<tr class="separator:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d76173b8dad2141af91578804e9054"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga06d76173b8dad2141af91578804e9054"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga06d76173b8dad2141af91578804e9054">sycl::_V1::ext::intel::experimental::esimd::lsc_scatter</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga06d76173b8dad2141af91578804e9054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab8c166b782b0160299203ad18f83c"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gae7ab8c166b782b0160299203ad18f83c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gae7ab8c166b782b0160299203ad18f83c">sycl::_V1::ext::intel::experimental::esimd::lsc_block_store</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT={})</td></tr>
<tr class="memdesc:gae7ab8c166b782b0160299203ad18f83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer transposed scatter with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gae7ab8c166b782b0160299203ad18f83c">More...</a><br /></td></tr>
<tr class="separator:gae7ab8c166b782b0160299203ad18f83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab6ecbe7c9d3d9e4385028ed7c0cf83d3">sycl::_V1::ext::intel::experimental::esimd::lsc_block_store</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags)</td></tr>
<tr class="memdesc:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_store without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#gab6ecbe7c9d3d9e4385028ed7c0cf83d3">More...</a><br /></td></tr>
<tr class="separator:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4a68b0745d8ccf547536dde719fa7d9a">sycl::_V1::ext::intel::experimental::esimd::lsc_block_store</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT={})</td></tr>
<tr class="memdesc:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed scatter with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga4a68b0745d8ccf547536dde719fa7d9a">More...</a><br /></td></tr>
<tr class="separator:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916111e3cad79a8b39c12c8ecb87d5a9"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga916111e3cad79a8b39c12c8ecb87d5a9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga916111e3cad79a8b39c12c8ecb87d5a9">sycl::_V1::ext::intel::experimental::esimd::lsc_block_store</a> (AccessorTy acc, uint32_t offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags=FlagsT{})</td></tr>
<tr class="separator:ga916111e3cad79a8b39c12c8ecb87d5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gae9ceb16735a6744200dc26ef3c7eaa85">sycl::_V1::ext::intel::experimental::esimd::lsc_block_store</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags)</td></tr>
<tr class="memdesc:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_store without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#gae9ceb16735a6744200dc26ef3c7eaa85">More...</a><br /></td></tr>
<tr class="separator:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, bool Transposed = false, bool Transformed = false, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, Transposed, Transformed&gt;()&gt; </td></tr>
<tr class="memitem:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga54b22aad8ce5326ba6ecce630c7e96a1">sycl::_V1::ext::intel::experimental::esimd::lsc_load_2d</a> (const T *Ptr, unsigned SurfaceWidth, unsigned SurfaceHeight, unsigned SurfacePitch, int X, int Y)</td></tr>
<tr class="memdesc:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D USM pointer block load.  <a href="group__sycl__esimd__memory__lsc.html#ga54b22aad8ce5326ba6ecce630c7e96a1">More...</a><br /></td></tr>
<tr class="separator:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, false, false&gt;()&gt; </td></tr>
<tr class="memitem:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa7c84cd33547d291ee7986d61e65aa4f">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch_2d</a> (const T *Ptr, unsigned SurfaceWidth, unsigned SurfaceHeight, unsigned SurfacePitch, int X, int Y)</td></tr>
<tr class="memdesc:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D USM pointer block prefetch.  <a href="group__sycl__esimd__memory__lsc.html#gaa7c84cd33547d291ee7986d61e65aa4f">More...</a><br /></td></tr>
<tr class="separator:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, 1u, BlockHeight, BlockWidth, false, false&gt;()&gt; </td></tr>
<tr class="memitem:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga74ed09ebe6eb2d9662dac2913a49931b">sycl::_V1::ext::intel::experimental::esimd::lsc_store_2d</a> (T *Ptr, unsigned SurfaceWidth, unsigned SurfaceHeight, unsigned SurfacePitch, int X, int Y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; Vals)</td></tr>
<tr class="memdesc:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D USM pointer block store.  <a href="group__sycl__esimd__memory__lsc.html#ga74ed09ebe6eb2d9662dac2913a49931b">More...</a><br /></td></tr>
<tr class="separator:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, bool Transposed = false, bool Transformed = false, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, Transposed, Transformed&gt;()&gt; </td></tr>
<tr class="memitem:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE SYCL_ESIMD_FUNCTION <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaee81777dc15edc04c5c28cfd4bfcf54b">sycl::_V1::ext::intel::experimental::esimd::lsc_load_2d</a> (config_2d_mem_access&lt; T, BlockWidth, BlockHeight, NBlocks &gt; &amp;payload)</td></tr>
<tr class="memdesc:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of <code>2D</code> stateless block load <code>with</code> parameters passed as <code><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html" title="Container class to hold parameters for load2d/store2d functions">config_2d_mem_access</a></code> <code>object</code> Note: Compatibility with future hardware versions is not guaranteed.  <a href="group__sycl__esimd__memory__lsc.html#gaee81777dc15edc04c5c28cfd4bfcf54b">More...</a><br /></td></tr>
<tr class="separator:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, bool Transposed = false, bool Transformed = false, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, Transposed, Transformed&gt;()&gt; </td></tr>
<tr class="memitem:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE SYCL_ESIMD_FUNCTION void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga0e6cf7a1a8492641c9d83d2aa4ddb1ec">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch_2d</a> (config_2d_mem_access&lt; T, BlockWidth, BlockHeight, NBlocks &gt; &amp;payload)</td></tr>
<tr class="memdesc:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of <code>2D</code> stateless block prefetch <code>with</code> parameters passed as <code><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html" title="Container class to hold parameters for load2d/store2d functions">config_2d_mem_access</a></code> <code>object</code> Note: Compatibility with future hardware versions is not guaranteed.  <a href="group__sycl__esimd__memory__lsc.html#ga0e6cf7a1a8492641c9d83d2aa4ddb1ec">More...</a><br /></td></tr>
<tr class="separator:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61bc053bd928545e497668ea5e77f1a"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, false, false&gt;()&gt; </td></tr>
<tr class="memitem:gac61bc053bd928545e497668ea5e77f1a"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE SYCL_ESIMD_FUNCTION void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gac61bc053bd928545e497668ea5e77f1a">sycl::_V1::ext::intel::experimental::esimd::lsc_store_2d</a> (config_2d_mem_access&lt; T, BlockWidth, BlockHeight, NBlocks &gt; &amp;payload, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; Data)</td></tr>
<tr class="memdesc:gac61bc053bd928545e497668ea5e77f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of <code>2D</code> stateless block store <code>with</code> parameters passed as <code><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html" title="Container class to hold parameters for load2d/store2d functions">config_2d_mem_access</a></code> <code>object</code> Note: Compatibility with future hardware versions is not guaranteed.  <a href="group__sycl__esimd__memory__lsc.html#gac61bc053bd928545e497668ea5e77f1a">More...</a><br /></td></tr>
<tr class="separator:gac61bc053bd928545e497668ea5e77f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100c5cd2ea2ded14d999a918a1605358"><td class="memTemplParams" colspan="2">template&lt;typename T , sycl::ext::intel::esimd::atomic_op Op&gt; </td></tr>
<tr class="memitem:a100c5cd2ea2ded14d999a918a1605358"><td class="memTemplItemLeft" align="right" valign="top">constexpr int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html#a100c5cd2ea2ded14d999a918a1605358">sycl::_V1::ext::intel::experimental::esimd::detail::lsc_to_internal_atomic_op</a> ()</td></tr>
<tr class="separator:a100c5cd2ea2ded14d999a918a1605358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d15ff90c910663cc04866767c26a120"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size&gt; </td></tr>
<tr class="memitem:ga6d15ff90c910663cc04866767c26a120"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga6d15ff90c910663cc04866767c26a120">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_atomic_update</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga6d15ff90c910663cc04866767c26a120"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga6d15ff90c910663cc04866767c26a120">More...</a><br /></td></tr>
<tr class="separator:ga6d15ff90c910663cc04866767c26a120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size&gt; </td></tr>
<tr class="memitem:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gafb85655eafc44cdfe3d5b865f17df7d7">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_atomic_update</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="group__sycl__esimd__memory__lsc.html#gafb85655eafc44cdfe3d5b865f17df7d7">More...</a><br /></td></tr>
<tr class="separator:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417c531396e07a9bffede4335603a40e"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size&gt; </td></tr>
<tr class="memitem:ga417c531396e07a9bffede4335603a40e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga417c531396e07a9bffede4335603a40e">sycl::_V1::ext::intel::experimental::esimd::lsc_slm_atomic_update</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src1, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga417c531396e07a9bffede4335603a40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga417c531396e07a9bffede4335603a40e">More...</a><br /></td></tr>
<tr class="separator:ga417c531396e07a9bffede4335603a40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4f5d3d8836f91963afc0de142c2672"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga3d4f5d3d8836f91963afc0de142c2672"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3d4f5d3d8836f91963afc0de142c2672">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga3d4f5d3d8836f91963afc0de142c2672"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga3d4f5d3d8836f91963afc0de142c2672">More...</a><br /></td></tr>
<tr class="separator:ga3d4f5d3d8836f91963afc0de142c2672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1ec8e0ab865592aa9cad105f0e3927"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga4f1ec8e0ab865592aa9cad105f0e3927"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4f1ec8e0ab865592aa9cad105f0e3927">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga4f1ec8e0ab865592aa9cad105f0e3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga0bf7f056315ce1962e5fdaa439cc0994">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga0bf7f056315ce1962e5fdaa439cc0994">More...</a><br /></td></tr>
<tr class="separator:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26701cf6b5620b6eb5b44c7fa7d33f91"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga26701cf6b5620b6eb5b44c7fa7d33f91"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga26701cf6b5620b6eb5b44c7fa7d33f91">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga26701cf6b5620b6eb5b44c7fa7d33f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a7c090448a2856c17182734ebcdb71"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:gab5a7c090448a2856c17182734ebcdb71"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==1 &amp;&amp;((Op !=<a class="el" href="group__sycl__esimd__core.html#ggad3d821293325e83ff7ea04b0562225aaa8cd892b7b97ef9489ae4479d3f4ef0fc">sycl::ext::intel::esimd::atomic_op::store</a> &amp;&amp;Op !=sycl::ext::intel::esimd::atomic_op::xchg)||N==1), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab5a7c090448a2856c17182734ebcdb71">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, Toffset offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gab5a7c090448a2856c17182734ebcdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b09cae0dfd8defe7406e0306464f73"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga21b09cae0dfd8defe7406e0306464f73"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga21b09cae0dfd8defe7406e0306464f73">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src1, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga21b09cae0dfd8defe7406e0306464f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga21b09cae0dfd8defe7406e0306464f73">More...</a><br /></td></tr>
<tr class="separator:ga21b09cae0dfd8defe7406e0306464f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a13f8b7584d4a1bbe97f176942059e"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga07a13f8b7584d4a1bbe97f176942059e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga07a13f8b7584d4a1bbe97f176942059e">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src1, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga07a13f8b7584d4a1bbe97f176942059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802c4cdd9583288401c5fb4318a6f329"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga802c4cdd9583288401c5fb4318a6f329"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga802c4cdd9583288401c5fb4318a6f329">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (T *p, Toffset offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src1, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga802c4cdd9583288401c5fb4318a6f329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;(Op==<a class="el" href="group__sycl__esimd__core.html#ggad3d821293325e83ff7ea04b0562225aaaec4d1eb36b22d19728e9d1d23ca84d1c">sycl::ext::intel::esimd::atomic_op::load</a>||__ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt;), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga51b5c1d8a0d366f33154fff40ce445bb">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga51b5c1d8a0d366f33154fff40ce445bb">More...</a><br /></td></tr>
<tr class="separator:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa0c644731ba04a717fabdb4c2ce1bdf8">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant of <code>lsc_atomic_update</code> that uses <code><a class="el" href="classsycl_1_1__V1_1_1local__accessor.html">local_accessor</a></code> as a parameter.  <a href="group__sycl__esimd__memory__lsc.html#gaa0c644731ba04a717fabdb4c2ce1bdf8">More...</a><br /></td></tr>
<tr class="separator:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_device_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga8828a49a2f30cea1dfaac32d1b9273d9">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga8828a49a2f30cea1dfaac32d1b9273d9">More...</a><br /></td></tr>
<tr class="separator:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga86bcd8a5335e9efe1ee3c2b8e554e7cd">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant of <code>lsc_atomic_update</code> that uses <code><a class="el" href="classsycl_1_1__V1_1_1local__accessor.html">local_accessor</a></code> as a parameter.  <a href="group__sycl__esimd__memory__lsc.html#ga86bcd8a5335e9efe1ee3c2b8e554e7cd">More...</a><br /></td></tr>
<tr class="separator:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_device_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga08eaeb98ae6480eaf5ce761476d91b23">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src1, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga08eaeb98ae6480eaf5ce761476d91b23">More...</a><br /></td></tr>
<tr class="separator:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa7968bf7d8bc3f038e2daf48ee04e606">sycl::_V1::ext::intel::experimental::esimd::lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; src1, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant of <code>lsc_atomic_update</code> that uses <code><a class="el" href="classsycl_1_1__V1_1_1local__accessor.html">local_accessor</a></code> as a parameter.  <a href="group__sycl__esimd__memory__lsc.html#gaa7968bf7d8bc3f038e2daf48ee04e606">More...</a><br /></td></tr>
<tr class="separator:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0e7f37a789976d253a5955bd97ece3"><td class="memTemplParams" colspan="2">template&lt;lsc_memory_kind Kind = lsc_memory_kind::untyped_global, lsc_fence_op FenceOp = lsc_fence_op::none, lsc_scope Scope = lsc_scope::group, int N = 16&gt; </td></tr>
<tr class="memitem:ga9d0e7f37a789976d253a5955bd97ece3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga9d0e7f37a789976d253a5955bd97ece3">sycl::_V1::ext::intel::experimental::esimd::lsc_fence</a> (<a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga9d0e7f37a789976d253a5955bd97ece3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory fence.  <a href="group__sycl__esimd__memory__lsc.html#ga9d0e7f37a789976d253a5955bd97ece3">More...</a><br /></td></tr>
<tr class="separator:ga9d0e7f37a789976d253a5955bd97ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a79761291a61d863703ad28847baf3"><td class="memItemLeft" align="right" valign="top">__ESIMD_API int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__hw__thread__queries.html#gad9a79761291a61d863703ad28847baf3">sycl::_V1::ext::intel::experimental::esimd::get_hw_thread_id</a> ()</td></tr>
<tr class="memdesc:gad9a79761291a61d863703ad28847baf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HW Thread ID.  <a href="group__sycl__esimd__hw__thread__queries.html#gad9a79761291a61d863703ad28847baf3">More...</a><br /></td></tr>
<tr class="separator:gad9a79761291a61d863703ad28847baf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d8283fffef274c041575f804aea9db"><td class="memItemLeft" align="right" valign="top">__ESIMD_API int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__hw__thread__queries.html#gaa6d8283fffef274c041575f804aea9db">sycl::_V1::ext::intel::experimental::esimd::get_subdevice_id</a> ()</td></tr>
<tr class="memdesc:gaa6d8283fffef274c041575f804aea9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get subdevice ID.  <a href="group__sycl__esimd__hw__thread__queries.html#gaa6d8283fffef274c041575f804aea9db">More...</a><br /></td></tr>
<tr class="separator:gaa6d8283fffef274c041575f804aea9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fec1f4ede6b8cc99d02d8bd9895fee"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ac8fec1f4ede6b8cc99d02d8bd9895fee"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#ac8fec1f4ede6b8cc99d02d8bd9895fee">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, <a class="el" href="classsimd.html">simd</a>&lt; Toffset, N &gt; offset, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="memdesc:ac8fec1f4ede6b8cc99d02d8bd9895fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSC version of no argument variant of the <code>atomic_update</code> - accepts <code><a class="el" href="group__sycl__esimd__memory__lsc.html#ga7f152f10c9444355e56f3934d4a41b39" title="LSC atomic operation codes.">native::lsc::atomic_op</a></code> instead of <code>atomic_op</code> as atomic operation template argument.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#ac8fec1f4ede6b8cc99d02d8bd9895fee">More...</a><br /></td></tr>
<tr class="separator:ac8fec1f4ede6b8cc99d02d8bd9895fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ab41e12b646172519cd7afa15c2c79"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:a21ab41e12b646172519cd7afa15c2c79"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a21ab41e12b646172519cd7afa15c2c79">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, simd_view&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="separator:a21ab41e12b646172519cd7afa15c2c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb09130f25c5aa2b37f3bd2a73dfff5"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset &gt; </td></tr>
<tr class="memitem:a6eb09130f25c5aa2b37f3bd2a73dfff5"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a6eb09130f25c5aa2b37f3bd2a73dfff5">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, Toffset offset, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="separator:a6eb09130f25c5aa2b37f3bd2a73dfff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351b66cd124fac4c210fa11f21031df9"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset &gt; </td></tr>
<tr class="memitem:a351b66cd124fac4c210fa11f21031df9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==1, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a351b66cd124fac4c210fa11f21031df9">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, <a class="el" href="classsimd.html">simd</a>&lt; Toffset, N &gt; offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="memdesc:a351b66cd124fac4c210fa11f21031df9"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSC version of the single-argument atomic update.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a351b66cd124fac4c210fa11f21031df9">More...</a><br /></td></tr>
<tr class="separator:a351b66cd124fac4c210fa11f21031df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01010980880455a97851de688f40546b"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:a01010980880455a97851de688f40546b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API __ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==1, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a01010980880455a97851de688f40546b">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, simd_view&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="separator:a01010980880455a97851de688f40546b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c9906ce9e0c7f7e43af0fdbd54e5b4"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset &gt; </td></tr>
<tr class="memitem:aa1c9906ce9e0c7f7e43af0fdbd54e5b4"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==1, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#aa1c9906ce9e0c7f7e43af0fdbd54e5b4">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, Toffset offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="separator:aa1c9906ce9e0c7f7e43af0fdbd54e5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d898f212bc87eee7512ce733c12388"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset &gt; </td></tr>
<tr class="memitem:a61d898f212bc87eee7512ce733c12388"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a61d898f212bc87eee7512ce733c12388">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, <a class="el" href="classsimd.html">simd</a>&lt; Toffset, N &gt; offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src1, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="memdesc:a61d898f212bc87eee7512ce733c12388"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSC version of the two-argument atomic update.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a61d898f212bc87eee7512ce733c12388">More...</a><br /></td></tr>
<tr class="separator:a61d898f212bc87eee7512ce733c12388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b80f62981d0e7e7e103a712ac5a63c"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ae8b80f62981d0e7e7e103a712ac5a63c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#ae8b80f62981d0e7e7e103a712ac5a63c">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, simd_view&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src1, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="separator:ae8b80f62981d0e7e7e103a712ac5a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0fa592940d6d9eb4889ccec9232633"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset &gt; </td></tr>
<tr class="memitem:afd0fa592940d6d9eb4889ccec9232633"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#afd0fa592940d6d9eb4889ccec9232633">sycl::_V1::ext::intel::esimd::atomic_update</a> (T *p, Toffset offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src1, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="separator:afd0fa592940d6d9eb4889ccec9232633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97606d1cfafe3f13dbd0f0702b52a63"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset , typename AccessorTy &gt; </td></tr>
<tr class="memitem:ab97606d1cfafe3f13dbd0f0702b52a63"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==0 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#ab97606d1cfafe3f13dbd0f0702b52a63">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, <a class="el" href="classsimd.html">simd</a>&lt; Toffset, N &gt; offset, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="separator:ab97606d1cfafe3f13dbd0f0702b52a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f6bc9efc7e67433152b858273b6c3a"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename OffsetObjT , typename RegionTy , typename AccessorTy &gt; </td></tr>
<tr class="memitem:a39f6bc9efc7e67433152b858273b6c3a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==0 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a39f6bc9efc7e67433152b858273b6c3a">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, simd_view&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="separator:a39f6bc9efc7e67433152b858273b6c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0949e7fdd6fdffee0c3b97a15b6b20"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset , typename AccessorTy &gt; </td></tr>
<tr class="memitem:a1b0949e7fdd6fdffee0c3b97a15b6b20"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==0 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a1b0949e7fdd6fdffee0c3b97a15b6b20">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, Toffset offset, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="separator:a1b0949e7fdd6fdffee0c3b97a15b6b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72a78dca03cce6db793477e700cfc35"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset , typename AccessorTy &gt; </td></tr>
<tr class="memitem:ab72a78dca03cce6db793477e700cfc35"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==1 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#ab72a78dca03cce6db793477e700cfc35">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, <a class="el" href="classsimd.html">simd</a>&lt; Toffset, N &gt; offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="memdesc:ab72a78dca03cce6db793477e700cfc35"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSC version of the single-argument atomic update.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#ab72a78dca03cce6db793477e700cfc35">More...</a><br /></td></tr>
<tr class="separator:ab72a78dca03cce6db793477e700cfc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d467f5b3f58fe4f788ae1a94b1e5497"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename OffsetObjT , typename RegionTy , typename AccessorTy &gt; </td></tr>
<tr class="memitem:a2d467f5b3f58fe4f788ae1a94b1e5497"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==1 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a2d467f5b3f58fe4f788ae1a94b1e5497">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, simd_view&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="separator:a2d467f5b3f58fe4f788ae1a94b1e5497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af154f00e8a82075abd0945ee7ff2ea43"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset , typename AccessorTy &gt; </td></tr>
<tr class="memitem:af154f00e8a82075abd0945ee7ff2ea43"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==1 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#af154f00e8a82075abd0945ee7ff2ea43">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, Toffset offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="separator:af154f00e8a82075abd0945ee7ff2ea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66541b12a501ed8f4a9cf5fe34e8635c"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset , typename AccessorTy &gt; </td></tr>
<tr class="memitem:a66541b12a501ed8f4a9cf5fe34e8635c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==2 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a66541b12a501ed8f4a9cf5fe34e8635c">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, <a class="el" href="classsimd.html">simd</a>&lt; Toffset, N &gt; offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src1, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="memdesc:a66541b12a501ed8f4a9cf5fe34e8635c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSC version of the two-argument atomic update.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a66541b12a501ed8f4a9cf5fe34e8635c">More...</a><br /></td></tr>
<tr class="separator:a66541b12a501ed8f4a9cf5fe34e8635c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953482a331c56c14546a3c87b4093719"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename OffsetObjT , typename RegionTy , typename AccessorTy &gt; </td></tr>
<tr class="memitem:a953482a331c56c14546a3c87b4093719"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==2 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a953482a331c56c14546a3c87b4093719">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, simd_view&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src1, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="separator:a953482a331c56c14546a3c87b4093719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed360c0684c09d75e0ec29041a8ca2d"><td class="memTemplParams" colspan="2">template&lt;native::lsc::atomic_op Op, typename T , int N, typename Toffset , typename AccessorTy &gt; </td></tr>
<tr class="memitem:aeed360c0684c09d75e0ec29041a8ca2d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==2 &amp;&amp;__ESIMD_DNS::is_rw_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#aeed360c0684c09d75e0ec29041a8ca2d">sycl::_V1::ext::intel::esimd::atomic_update</a> (AccessorTy acc, Toffset offset, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src0, <a class="el" href="classsimd.html">simd</a>&lt; T, N &gt; src1, <a class="el" href="classsimd__mask.html">simd_mask</a>&lt; N &gt; mask)</td></tr>
<tr class="separator:aeed360c0684c09d75e0ec29041a8ca2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_0d7e0c259facfc42867cbdec0029234e.html">sycl</a></li><li class="navelem"><a class="el" href="dir_772cb676c9cb27b05c05d69faa4dcaec.html">ext</a></li><li class="navelem"><a class="el" href="dir_9e5686b40de5c2050d46e853c748fa09.html">intel</a></li><li class="navelem"><a class="el" href="dir_f6418b391750af25c13693e273ce9302.html">experimental</a></li><li class="navelem"><a class="el" href="dir_29c31b73c4374fe83844e9e479c522ed.html">esimd</a></li><li class="navelem"><a class="el" href="ext_2intel_2experimental_2esimd_2memory_8hpp.html">memory.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
