$comment
	File created using the following command:
		vcd file add7seg.msim.vcd -direction
$end
$date
	Tue Nov 23 14:29:24 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module add7seg_vlg_vec_tst $end
$var reg 1 ! LOAD $end
$var reg 1 " RST $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$var wire 1 ' D0 [0] $end
$var wire 1 ( D0 [1] $end
$var wire 1 ) D0 [2] $end
$var wire 1 * D0 [3] $end
$var wire 1 + D0 [4] $end
$var wire 1 , D0 [5] $end
$var wire 1 - D0 [6] $end
$var wire 1 . D1 [0] $end
$var wire 1 / D1 [1] $end
$var wire 1 0 D1 [2] $end
$var wire 1 1 D1 [3] $end
$var wire 1 2 D1 [4] $end
$var wire 1 3 D1 [5] $end
$var wire 1 4 D1 [6] $end
$var wire 1 5 D2 [0] $end
$var wire 1 6 D2 [1] $end
$var wire 1 7 D2 [2] $end
$var wire 1 8 D2 [3] $end
$var wire 1 9 D2 [4] $end
$var wire 1 : D2 [5] $end
$var wire 1 ; D2 [6] $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B D2[6]~output_o $end
$var wire 1 C D2[5]~output_o $end
$var wire 1 D D2[4]~output_o $end
$var wire 1 E D2[3]~output_o $end
$var wire 1 F D2[2]~output_o $end
$var wire 1 G D2[1]~output_o $end
$var wire 1 H D2[0]~output_o $end
$var wire 1 I D1[6]~output_o $end
$var wire 1 J D1[5]~output_o $end
$var wire 1 K D1[4]~output_o $end
$var wire 1 L D1[3]~output_o $end
$var wire 1 M D1[2]~output_o $end
$var wire 1 N D1[1]~output_o $end
$var wire 1 O D1[0]~output_o $end
$var wire 1 P D0[6]~output_o $end
$var wire 1 Q D0[5]~output_o $end
$var wire 1 R D0[4]~output_o $end
$var wire 1 S D0[3]~output_o $end
$var wire 1 T D0[2]~output_o $end
$var wire 1 U D0[1]~output_o $end
$var wire 1 V D0[0]~output_o $end
$var wire 1 W clk~input_o $end
$var wire 1 X clk~inputclkctrl_outclk $end
$var wire 1 Y b[7]~input_o $end
$var wire 1 Z a[7]~input_o $end
$var wire 1 [ a[6]~input_o $end
$var wire 1 \ b[6]~input_o $end
$var wire 1 ] FA7|S~0_combout $end
$var wire 1 ^ b[5]~input_o $end
$var wire 1 _ a[5]~input_o $end
$var wire 1 ` b[4]~input_o $end
$var wire 1 a a[4]~input_o $end
$var wire 1 b a[3]~input_o $end
$var wire 1 c a[1]~input_o $end
$var wire 1 d b[1]~input_o $end
$var wire 1 e b[0]~input_o $end
$var wire 1 f a[0]~input_o $end
$var wire 1 g cin~input_o $end
$var wire 1 h FA1|COUT~0_combout $end
$var wire 1 i FA2|COUT~0_combout $end
$var wire 1 j b[2]~input_o $end
$var wire 1 k a[2]~input_o $end
$var wire 1 l FA3|COUT~0_combout $end
$var wire 1 m b[3]~input_o $end
$var wire 1 n FA3|S~0_combout $end
$var wire 1 o comp1|z~0_combout $end
$var wire 1 p comp1|z~1_combout $end
$var wire 1 q FA5|COUT~0_combout $end
$var wire 1 r comp2|z~0_combout $end
$var wire 1 s FA6|COUT~0_combout $end
$var wire 1 t FA7|COUT~0_combout $end
$var wire 1 u comp2|z~1_combout $end
$var wire 1 v WideOr0~0_combout $end
$var wire 1 w WideOr0~3_combout $end
$var wire 1 x WideOr0~2_combout $end
$var wire 1 y WideOr0~1_combout $end
$var wire 1 z WideOr0~4_combout $end
$var wire 1 { muxd2|O~0_combout $end
$var wire 1 | RST~input_o $end
$var wire 1 } RST~inputclkctrl_outclk $end
$var wire 1 ~ LOAD~input_o $end
$var wire 1 !! FA8|S~0_combout $end
$var wire 1 "! FA8|S~1_combout $end
$var wire 1 #! FA7|S~1_combout $end
$var wire 1 $! FA6|S~0_combout $end
$var wire 1 %! muxd1e3|O~0_combout $end
$var wire 1 &! muxd1e3|O~1_combout $end
$var wire 1 '! mux8|O~0_combout $end
$var wire 1 (! muxd1e4|O~combout $end
$var wire 1 )! FA5|S~0_combout $end
$var wire 1 *! A2|WideOr0~0_combout $end
$var wire 1 +! muxd1e1|O~0_combout $end
$var wire 1 ,! mux6|O~0_combout $end
$var wire 1 -! muxd1e2|O~combout $end
$var wire 1 .! d1|WideOr5~0_combout $end
$var wire 1 /! d1|WideOr4~0_combout $end
$var wire 1 0! d1|WideOr3~0_combout $end
$var wire 1 1! d1|WideOr2~0_combout $end
$var wire 1 2! d1|WideOr1~0_combout $end
$var wire 1 3! d1|WideOr0~0_combout $end
$var wire 1 4! d1|d~0_combout $end
$var wire 1 5! FA4|S~0_combout $end
$var wire 1 6! FA3|S~1_combout $end
$var wire 1 7! FA2|S~0_combout $end
$var wire 1 8! muxd0e2|O~0_combout $end
$var wire 1 9! muxd0e2|O~combout $end
$var wire 1 :! FA1|S~0_combout $end
$var wire 1 ;! A1|WideOr0~0_combout $end
$var wire 1 <! muxd0e1|O~0_combout $end
$var wire 1 =! muxd0e4|O~0_combout $end
$var wire 1 >! muxd0e4|O~combout $end
$var wire 1 ?! muxd0e3|O~0_combout $end
$var wire 1 @! muxd0e3|O~1_combout $end
$var wire 1 A! d0|WideOr5~0_combout $end
$var wire 1 B! d0|WideOr4~0_combout $end
$var wire 1 C! d0|WideOr3~0_combout $end
$var wire 1 D! d0|WideOr2~0_combout $end
$var wire 1 E! d0|WideOr1~0_combout $end
$var wire 1 F! d0|WideOr0~0_combout $end
$var wire 1 G! d0|d~0_combout $end
$var wire 1 H! register5bit|Q [4] $end
$var wire 1 I! register5bit|Q [3] $end
$var wire 1 J! register5bit|Q [2] $end
$var wire 1 K! register5bit|Q [1] $end
$var wire 1 L! register5bit|Q [0] $end
$var wire 1 M! register4bit|Q [3] $end
$var wire 1 N! register4bit|Q [2] $end
$var wire 1 O! register4bit|Q [1] $end
$var wire 1 P! register4bit|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b10001000 #
b1100101 $
0%
0&
0-
1,
1+
1*
1)
1(
1'
04
13
12
11
10
1/
1.
0;
0:
09
08
07
06
05
0<
1=
x>
1?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
1L
1M
1N
1O
0P
1Q
1R
1S
1T
1U
1V
0W
0X
0Y
1Z
0[
1\
1]
1^
0_
0`
0a
1b
0c
0d
1e
0f
0g
0h
0i
1j
0k
0l
0m
1n
1o
1p
0q
1r
0s
0t
1u
0v
0w
0x
0y
0z
1{
0|
0}
0~
1!!
1"!
1#!
1$!
1%!
1&!
0'!
0(!
1)!
1*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
16!
07!
18!
19!
1:!
1;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0L!
0K!
0J!
0I!
0H!
0P!
0O!
0N!
0M!
$end
#62500
1&
1W
1X
#125000
0&
0W
0X
#187500
1&
1W
1X
#250000
0&
0W
0X
#300000
1!
1~
#312500
1&
1W
1X
1P!
1O!
1L!
1J!
1H!
1F
1G
1C!
1B!
13!
10!
16
17
1A!
1.!
1I
1P
0K
0N
0Q
0R
0+
0,
0/
02
1-
14
#375000
0&
0W
0X
#410000
0!
0~
#437500
1&
1W
1X
#500000
b10001010 #
b1100111 $
b1100110 $
0&
0e
1d
1c
0W
0X
0:!
06!
0o
1i
1v
0;!
08!
0p
1l
1z
1=!
0)!
05!
1p
0<!
1>!
1-!
0+!
1(!
0&!
0{
0*!
1?!
0=!
18!
1)!
1*!
#510000
1"
1|
1}
0J!
0L!
0O!
0P!
0H!
0F
0G
03!
00!
0C!
0B!
06
07
0.!
0A!
0P
0I
1Q
1R
1K
1N
1/
12
1+
1,
04
0-
#520000
0"
0|
0}
#550000
1!
1~
#562500
1&
1W
1X
1M!
1O!
1K!
1I!
1F!
1E!
13!
12!
1A!
1.!
1I
1P
0M
0N
0T
0U
0(
0)
0/
00
1-
14
#570000
0!
0~
#625000
0&
0W
0X
#650000
b1010 #
b10 #
b100110 $
b110 $
b10 $
b0 #
b0 $
0d
0j
0^
0\
0c
0b
0Z
16!
1o
0i
0n
0l
0$!
0]
0v
15!
0p
0!!
0u
1=!
08!
06!
0o
05!
1,!
0%!
0#!
0r
0z
0)!
0"!
0?!
0=!
0*!
1%!
09!
0-!
1@!
0(!
0@!
0>!
#687500
1&
1W
1X
#750000
0&
0W
0X
#760000
1"
1|
1}
0I!
0K!
0O!
0M!
03!
02!
0F!
0E!
0.!
0A!
0P
0I
1T
1U
1M
1N
1/
10
1(
1)
04
0-
#790000
0"
0|
0}
#812500
1&
1W
1X
#875000
0&
0W
0X
#937500
1&
1W
1X
#1000000
