<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › include › asm › serial-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>serial-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* MN10300 on-board serial port module registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public Licence</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the Licence, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_SERIAL_REGS_H</span>
<span class="cp">#define _ASM_SERIAL_REGS_H</span>

<span class="cp">#include &lt;asm/cpu-regs.h&gt;</span>
<span class="cp">#include &lt;asm/intctl-regs.h&gt;</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/* serial port 0 */</span>
<span class="cp">#define	SC0CTR			__SYSREG(0xd4002000, u16)	</span><span class="cm">/* control reg */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CK		0x0007	</span><span class="cm">/* clock source select */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CK_IOCLK_8	0x0001	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CK_IOCLK_32	0x0002	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CK_EXTERN_8	0x0006	</span><span class="cm">/* - 1/8 external closk */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CK_EXTERN	0x0007	</span><span class="cm">/* - external closk */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2) || defined(CONFIG_AM33_3)</span>
<span class="cp">#define	SC0CTR_CK_TM8UFLOW_8	0x0000	</span><span class="cm">/* - 1/8 timer 8 underflow (serial port 0 only) */</span><span class="cp"></span>
<span class="cp">#define	SC0CTR_CK_TM2UFLOW_2	0x0003	</span><span class="cm">/* - 1/2 timer 2 underflow (serial port 0 only) */</span><span class="cp"></span>
<span class="cp">#define	SC0CTR_CK_TM0UFLOW_8	0x0004	</span><span class="cm">/* - 1/8 timer 0 underflow (serial port 0 only) */</span><span class="cp"></span>
<span class="cp">#define	SC0CTR_CK_TM2UFLOW_8	0x0005	</span><span class="cm">/* - 1/8 timer 2 underflow (serial port 0 only) */</span><span class="cp"></span>
<span class="cp">#define	SC1CTR_CK_TM9UFLOW_8	0x0000	</span><span class="cm">/* - 1/8 timer 9 underflow (serial port 1 only) */</span><span class="cp"></span>
<span class="cp">#define	SC1CTR_CK_TM3UFLOW_2	0x0003	</span><span class="cm">/* - 1/2 timer 3 underflow (serial port 1 only) */</span><span class="cp"></span>
<span class="cp">#define	SC1CTR_CK_TM1UFLOW_8	0x0004	</span><span class="cm">/* - 1/8 timer 1 underflow (serial port 1 only) */</span><span class="cp"></span>
<span class="cp">#define	SC1CTR_CK_TM3UFLOW_8	0x0005	</span><span class="cm">/* - 1/8 timer 3 underflow (serial port 1 only) */</span><span class="cp"></span>
<span class="cp">#else  </span><span class="cm">/* CONFIG_AM33_2 || CONFIG_AM33_3 */</span><span class="cp"></span>
<span class="cp">#define	SC0CTR_CK_TM8UFLOW_8	0x0000	</span><span class="cm">/* - 1/8 timer 8 underflow (serial port 0 only) */</span><span class="cp"></span>
<span class="cp">#define	SC0CTR_CK_TM0UFLOW_8	0x0004	</span><span class="cm">/* - 1/8 timer 0 underflow (serial port 0 only) */</span><span class="cp"></span>
<span class="cp">#define	SC0CTR_CK_TM2UFLOW_8	0x0005	</span><span class="cm">/* - 1/8 timer 2 underflow (serial port 0 only) */</span><span class="cp"></span>
<span class="cp">#define	SC1CTR_CK_TM12UFLOW_8	0x0000	</span><span class="cm">/* - 1/8 timer 12 underflow (serial port 1 only) */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_AM33_2 || CONFIG_AM33_3 */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_STB		0x0008	</span><span class="cm">/* stop bit select */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_STB_1BIT	0x0000	</span><span class="cm">/* - 1 stop bit */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_STB_2BIT	0x0008	</span><span class="cm">/* - 2 stop bits */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_PB		0x0070	</span><span class="cm">/* parity bit select */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_PB_NONE		0x0000	</span><span class="cm">/* - no parity */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_PB_FIXED0	0x0040	</span><span class="cm">/* - fixed at 0 */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_PB_FIXED1	0x0050	</span><span class="cm">/* - fixed at 1 */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_PB_EVEN		0x0060	</span><span class="cm">/* - even parity */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_PB_ODD		0x0070	</span><span class="cm">/* - odd parity */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CLN		0x0080	</span><span class="cm">/* character length */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CLN_7BIT	0x0000	</span><span class="cm">/* - 7 bit chars */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_CLN_8BIT	0x0080	</span><span class="cm">/* - 8 bit chars */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_TOE		0x0100	</span><span class="cm">/* T input output enable */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_OD		0x0200	</span><span class="cm">/* bit order select */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_OD_LSBFIRST	0x0000	</span><span class="cm">/* - LSB first */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_OD_MSBFIRST	0x0200	</span><span class="cm">/* - MSB first */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_MD		0x0c00	</span><span class="cm">/* mode select */</span><span class="cp"></span>
<span class="cp">#define SC01CTR_MD_STST_SYNC	0x0000	</span><span class="cm">/* - start-stop synchronous */</span><span class="cp"></span>
<span class="cp">#define SC01CTR_MD_CLOCK_SYNC1	0x0400	</span><span class="cm">/* - clock synchronous 1 */</span><span class="cp"></span>
<span class="cp">#define SC01CTR_MD_I2C		0x0800	</span><span class="cm">/* - I2C mode */</span><span class="cp"></span>
<span class="cp">#define SC01CTR_MD_CLOCK_SYNC2	0x0c00	</span><span class="cm">/* - clock synchronous 2 */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_IIC		0x1000	</span><span class="cm">/* I2C mode select */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_BKE		0x2000	</span><span class="cm">/* break transmit enable */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_RXE		0x4000	</span><span class="cm">/* receive enable */</span><span class="cp"></span>
<span class="cp">#define	SC01CTR_TXE		0x8000	</span><span class="cm">/* transmit enable */</span><span class="cp"></span>

<span class="cp">#define	SC0ICR			__SYSREG(0xd4002004, u8)	</span><span class="cm">/* interrupt control reg */</span><span class="cp"></span>
<span class="cp">#define SC01ICR_DMD		0x80	</span><span class="cm">/* output data mode */</span><span class="cp"></span>
<span class="cp">#define SC01ICR_TD		0x20	</span><span class="cm">/* transmit DMA trigger cause */</span><span class="cp"></span>
<span class="cp">#define SC01ICR_TI		0x10	</span><span class="cm">/* transmit interrupt cause */</span><span class="cp"></span>
<span class="cp">#define SC01ICR_RES		0x04	</span><span class="cm">/* receive error select */</span><span class="cp"></span>
<span class="cp">#define SC01ICR_RI		0x01	</span><span class="cm">/* receive interrupt cause */</span><span class="cp"></span>

<span class="cp">#define	SC0TXB			__SYSREG(0xd4002008, u8)	</span><span class="cm">/* transmit buffer reg */</span><span class="cp"></span>
<span class="cp">#define	SC0RXB			__SYSREG(0xd4002009, u8)	</span><span class="cm">/* receive buffer reg */</span><span class="cp"></span>

<span class="cp">#define	SC0STR			__SYSREG(0xd400200c, u16)	</span><span class="cm">/* status reg */</span><span class="cp"></span>
<span class="cp">#define SC01STR_OEF		0x0001	</span><span class="cm">/* overrun error found */</span><span class="cp"></span>
<span class="cp">#define SC01STR_PEF		0x0002	</span><span class="cm">/* parity error found */</span><span class="cp"></span>
<span class="cp">#define SC01STR_FEF		0x0004	</span><span class="cm">/* framing error found */</span><span class="cp"></span>
<span class="cp">#define SC01STR_RBF		0x0010	</span><span class="cm">/* receive buffer status */</span><span class="cp"></span>
<span class="cp">#define SC01STR_TBF		0x0020	</span><span class="cm">/* transmit buffer status */</span><span class="cp"></span>
<span class="cp">#define SC01STR_RXF		0x0040	</span><span class="cm">/* receive status */</span><span class="cp"></span>
<span class="cp">#define SC01STR_TXF		0x0080	</span><span class="cm">/* transmit status */</span><span class="cp"></span>
<span class="cp">#define SC01STR_STF		0x0100	</span><span class="cm">/* I2C start sequence found */</span><span class="cp"></span>
<span class="cp">#define SC01STR_SPF		0x0200	</span><span class="cm">/* I2C stop sequence found */</span><span class="cp"></span>

<span class="cp">#define SC0RXIRQ		20	</span><span class="cm">/* timer 0 Receive IRQ */</span><span class="cp"></span>
<span class="cp">#define SC0TXIRQ		21	</span><span class="cm">/* timer 0 Transmit IRQ */</span><span class="cp"></span>

<span class="cp">#define	SC0RXICR		GxICR(SC0RXIRQ)	</span><span class="cm">/* serial 0 receive intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	SC0TXICR		GxICR(SC0TXIRQ)	</span><span class="cm">/* serial 0 transmit intr ctrl reg */</span><span class="cp"></span>

<span class="cm">/* serial port 1 */</span>
<span class="cp">#define	SC1CTR			__SYSREG(0xd4002010, u16)	</span><span class="cm">/* serial port 1 control */</span><span class="cp"></span>
<span class="cp">#define	SC1ICR			__SYSREG(0xd4002014, u8)	</span><span class="cm">/* interrupt control reg */</span><span class="cp"></span>
<span class="cp">#define	SC1TXB			__SYSREG(0xd4002018, u8)	</span><span class="cm">/* transmit buffer reg */</span><span class="cp"></span>
<span class="cp">#define	SC1RXB			__SYSREG(0xd4002019, u8)	</span><span class="cm">/* receive buffer reg */</span><span class="cp"></span>
<span class="cp">#define	SC1STR			__SYSREG(0xd400201c, u16)	</span><span class="cm">/* status reg */</span><span class="cp"></span>

<span class="cp">#define SC1RXIRQ		22	</span><span class="cm">/* timer 1 Receive IRQ */</span><span class="cp"></span>
<span class="cp">#define SC1TXIRQ		23	</span><span class="cm">/* timer 1 Transmit IRQ */</span><span class="cp"></span>

<span class="cp">#define	SC1RXICR		GxICR(SC1RXIRQ)	</span><span class="cm">/* serial 1 receive intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	SC1TXICR		GxICR(SC1TXIRQ)	</span><span class="cm">/* serial 1 transmit intr ctrl reg */</span><span class="cp"></span>

<span class="cm">/* serial port 2 */</span>
<span class="cp">#define	SC2CTR			__SYSREG(0xd4002020, u16)	</span><span class="cm">/* control reg */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_AM33_2</span>
<span class="cp">#define	SC2CTR_CK		0x0003	</span><span class="cm">/* clock source select */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_TM10UFLOW	0x0000	</span><span class="cm">/* - timer 10 underflow */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_TM2UFLOW	0x0001	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_EXTERN	0x0002	</span><span class="cm">/* - external closk */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_TM3UFLOW	0x0003	</span><span class="cm">/* - timer 3 underflow */</span><span class="cp"></span>
<span class="cp">#else  </span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK		0x0007	</span><span class="cm">/* clock source select */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_TM9UFLOW_8	0x0000	</span><span class="cm">/* - 1/8 timer 9 underflow */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_IOCLK_8	0x0001	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_IOCLK_32	0x0002	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_TM3UFLOW_2	0x0003	</span><span class="cm">/* - 1/2 timer 3 underflow */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_TM1UFLOW_8	0x0004	</span><span class="cm">/* - 1/8 timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_TM3UFLOW_8	0x0005	</span><span class="cm">/* - 1/8 timer 3 underflow */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_EXTERN_8	0x0006	</span><span class="cm">/* - 1/8 external closk */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CK_EXTERN	0x0007	</span><span class="cm">/* - external closk */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_STB		0x0008	</span><span class="cm">/* stop bit select */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_STB_1BIT		0x0000	</span><span class="cm">/* - 1 stop bit */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_STB_2BIT		0x0008	</span><span class="cm">/* - 2 stop bits */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_PB		0x0070	</span><span class="cm">/* parity bit select */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_PB_NONE		0x0000	</span><span class="cm">/* - no parity */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_PB_FIXED0	0x0040	</span><span class="cm">/* - fixed at 0 */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_PB_FIXED1	0x0050	</span><span class="cm">/* - fixed at 1 */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_PB_EVEN		0x0060	</span><span class="cm">/* - even parity */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_PB_ODD		0x0070	</span><span class="cm">/* - odd parity */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CLN		0x0080	</span><span class="cm">/* character length */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CLN_7BIT		0x0000	</span><span class="cm">/* - 7 bit chars */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_CLN_8BIT		0x0080	</span><span class="cm">/* - 8 bit chars */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_TWE		0x0100	</span><span class="cm">/* transmit wait enable (enable XCTS control) */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_OD		0x0200	</span><span class="cm">/* bit order select */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_OD_LSBFIRST	0x0000	</span><span class="cm">/* - LSB first */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_OD_MSBFIRST	0x0200	</span><span class="cm">/* - MSB first */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_TWS		0x1000	</span><span class="cm">/* transmit wait select */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_TWS_XCTS_HIGH	0x0000	</span><span class="cm">/* - interrupt TX when XCTS high */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_TWS_XCTS_LOW	0x1000	</span><span class="cm">/* - interrupt TX when XCTS low */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_BKE		0x2000	</span><span class="cm">/* break transmit enable */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_RXE		0x4000	</span><span class="cm">/* receive enable */</span><span class="cp"></span>
<span class="cp">#define	SC2CTR_TXE		0x8000	</span><span class="cm">/* transmit enable */</span><span class="cp"></span>

<span class="cp">#define	SC2ICR			__SYSREG(0xd4002024, u8)	</span><span class="cm">/* interrupt control reg */</span><span class="cp"></span>
<span class="cp">#define SC2ICR_TD		0x20	</span><span class="cm">/* transmit DMA trigger cause */</span><span class="cp"></span>
<span class="cp">#define SC2ICR_TI		0x10	</span><span class="cm">/* transmit interrupt cause */</span><span class="cp"></span>
<span class="cp">#define SC2ICR_RES		0x04	</span><span class="cm">/* receive error select */</span><span class="cp"></span>
<span class="cp">#define SC2ICR_RI		0x01	</span><span class="cm">/* receive interrupt cause */</span><span class="cp"></span>

<span class="cp">#define	SC2TXB			__SYSREG(0xd4002028, u8)	</span><span class="cm">/* transmit buffer reg */</span><span class="cp"></span>
<span class="cp">#define	SC2RXB			__SYSREG(0xd4002029, u8)	</span><span class="cm">/* receive buffer reg */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_AM33_2</span>
<span class="cp">#define	SC2STR			__SYSREG(0xd400202c, u8)	</span><span class="cm">/* status reg */</span><span class="cp"></span>
<span class="cp">#else  </span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	SC2STR			__SYSREG(0xd400202c, u16)	</span><span class="cm">/* status reg */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define SC2STR_OEF		0x0001	</span><span class="cm">/* overrun error found */</span><span class="cp"></span>
<span class="cp">#define SC2STR_PEF		0x0002	</span><span class="cm">/* parity error found */</span><span class="cp"></span>
<span class="cp">#define SC2STR_FEF		0x0004	</span><span class="cm">/* framing error found */</span><span class="cp"></span>
<span class="cp">#define SC2STR_CTS		0x0008	</span><span class="cm">/* XCTS input pin status (0 means high) */</span><span class="cp"></span>
<span class="cp">#define SC2STR_RBF		0x0010	</span><span class="cm">/* receive buffer status */</span><span class="cp"></span>
<span class="cp">#define SC2STR_TBF		0x0020	</span><span class="cm">/* transmit buffer status */</span><span class="cp"></span>
<span class="cp">#define SC2STR_RXF		0x0040	</span><span class="cm">/* receive status */</span><span class="cp"></span>
<span class="cp">#define SC2STR_TXF		0x0080	</span><span class="cm">/* transmit status */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_AM33_2</span>
<span class="cp">#define	SC2TIM			__SYSREG(0xd400202d, u8)	</span><span class="cm">/* status reg */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_AM33_2</span>
<span class="cp">#define SC2RXIRQ		24	</span><span class="cm">/* serial 2 Receive IRQ */</span><span class="cp"></span>
<span class="cp">#define SC2TXIRQ		25	</span><span class="cm">/* serial 2 Transmit IRQ */</span><span class="cp"></span>
<span class="cp">#else  </span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define SC2RXIRQ		68	</span><span class="cm">/* serial 2 Receive IRQ */</span><span class="cp"></span>
<span class="cp">#define SC2TXIRQ		69	</span><span class="cm">/* serial 2 Transmit IRQ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>

<span class="cp">#define	SC2RXICR		GxICR(SC2RXIRQ)	</span><span class="cm">/* serial 2 receive intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	SC2TXICR		GxICR(SC2TXIRQ)	</span><span class="cm">/* serial 2 transmit intr ctrl reg */</span><span class="cp"></span>


<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_SERIAL_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
