# Level-1(Day-1): Introduction to Verilog RTL design and Synthesis

## List of Objectives

- :book: Learning Objective-1: Introduction to iverilog simulaor
- :dart: Mandatory Objective-1: Lab using iverilog and gtkwave
   - Lab-1:
   - Lab-2:
- :book: Learning Objective-2: Introduction to Yosys and Logic synthesis
- :dart: Mandatory Objective-2: Labs using Yosys and SKY130 PDK
