;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB <1, -100
	ADD 14, 30
	SUB #0, -0
	JMN 0, @40
	SUB 121, 100
	SUB 14, 30
	ADD 0, <40
	SUB <121, 146
	SUB 20, 8
	SPL 140, 306
	SUB <121, 146
	SUB 20, 8
	SPL 300, 90
	SUB #307, -500
	SUB 1, <-1
	JMN 0, @40
	JMN 0, @40
	ADD @121, -0
	SUB -107, -10
	SUB <121, 146
	SPL -12, #14
	SUB -1, <-30
	SUB 14, -30
	SUB 14, -30
	SUB 14, -30
	SPL <121, 103
	SUB @121, 103
	SUB 12, @10
	SUB @121, 103
	SUB #12, @0
	SUB 12, @10
	SUB <904, @2
	SPL -0, <50
	SPL -0, <50
	SUB 14, -30
	SPL 0
	SLT -1, <-20
	SUB 1, <-1
	DJN -1, @-20
	SUB #12, @0
	DJN -1, @-20
	DJN -1, @-20
	SUB 14, -30
	MOV -1, <-30
	MOV -1, <-30
