// Seed: 1535631288
module module_0 (
    id_1,
    id_2,
    module_0,
    id_3,
    id_4,
    id_5
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    output tri  id_0,
    output tri1 id_1,
    output wand id_2
);
  assign id_1 = id_4;
  supply1 id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_0 = 1;
  assign id_5 = id_4;
endmodule
