Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Apr 13 14:27:05 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.105   -19529.230                   6271                30955       -0.533       -6.621                     17                30955        3.750        0.000                       0                 11006  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -23.105   -19529.230                   6271                30955       -0.533       -6.621                     17                30955        3.750        0.000                       0                 11006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         6271  Failing Endpoints,  Worst Slack      -23.105ns,  Total Violation   -19529.230ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.533ns,  Total Violation       -6.621ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.105ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.928ns  (logic 15.458ns (46.945%)  route 17.470ns (53.055%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.829    35.848    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I4_O)        0.124    35.972 r  design_1_i/Pooling_Controller_0/inst/avg_buff[3]_i_1/O
                         net (fo=1, routed)           0.000    35.972    design_1_i/Pooling_Controller_0/inst/avg_buff[3]
    SLICE_X17Y3          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.580    12.759    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[3]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X17Y3          FDRE (Setup_fdre_C_D)        0.032    12.867    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -35.972    
  -------------------------------------------------------------------
                         slack                                -23.105    

Slack (VIOLATED) :        -23.101ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.923ns  (logic 15.458ns (46.952%)  route 17.465ns (53.048%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.824    35.843    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I4_O)        0.124    35.967 r  design_1_i/Pooling_Controller_0/inst/avg_buff[2]_i_1/O
                         net (fo=1, routed)           0.000    35.967    design_1_i/Pooling_Controller_0/inst/avg_buff[2]
    SLICE_X17Y3          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.580    12.759    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[2]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X17Y3          FDRE (Setup_fdre_C_D)        0.031    12.866    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -35.967    
  -------------------------------------------------------------------
                         slack                                -23.101    

Slack (VIOLATED) :        -23.093ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.915ns  (logic 15.458ns (46.963%)  route 17.458ns (53.037%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.816    35.836    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X21Y0          LUT6 (Prop_lut6_I4_O)        0.124    35.960 r  design_1_i/Pooling_Controller_0/inst/avg_buff[1]_i_1/O
                         net (fo=1, routed)           0.000    35.960    design_1_i/Pooling_Controller_0/inst/avg_buff[1]
    SLICE_X21Y0          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.580    12.760    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X21Y0          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[1]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X21Y0          FDRE (Setup_fdre_C_D)        0.032    12.867    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -35.959    
  -------------------------------------------------------------------
                         slack                                -23.093    

Slack (VIOLATED) :        -23.089ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.910ns  (logic 15.458ns (46.970%)  route 17.453ns (53.030%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.811    35.831    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X21Y0          LUT6 (Prop_lut6_I4_O)        0.124    35.955 r  design_1_i/Pooling_Controller_0/inst/avg_buff[0]_i_1/O
                         net (fo=1, routed)           0.000    35.955    design_1_i/Pooling_Controller_0/inst/avg_buff[0]
    SLICE_X21Y0          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.580    12.760    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X21Y0          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[0]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X21Y0          FDRE (Setup_fdre_C_D)        0.031    12.866    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -35.954    
  -------------------------------------------------------------------
                         slack                                -23.089    

Slack (VIOLATED) :        -22.966ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.783ns  (logic 15.458ns (47.152%)  route 17.325ns (52.848%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.684    35.703    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    35.827 r  design_1_i/Pooling_Controller_0/inst/avg_buff[6]_i_1/O
                         net (fo=1, routed)           0.000    35.827    design_1_i/Pooling_Controller_0/inst/avg_buff[6]
    SLICE_X21Y13         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.574    12.753    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X21Y13         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[6]/C
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X21Y13         FDRE (Setup_fdre_C_D)        0.032    12.861    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -35.827    
  -------------------------------------------------------------------
                         slack                                -22.966    

Slack (VIOLATED) :        -22.910ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.775ns  (logic 15.458ns (47.164%)  route 17.317ns (52.836%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.676    35.695    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I4_O)        0.124    35.819 r  design_1_i/Pooling_Controller_0/inst/avg_buff[10]_i_1/O
                         net (fo=1, routed)           0.000    35.819    design_1_i/Pooling_Controller_0/inst/avg_buff[10]
    SLICE_X20Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.575    12.755    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X20Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[10]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X20Y12         FDRE (Setup_fdre_C_D)        0.079    12.909    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[10]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                         -35.819    
  -------------------------------------------------------------------
                         slack                                -22.910    

Slack (VIOLATED) :        -22.892ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.705ns  (logic 15.458ns (47.266%)  route 17.247ns (52.735%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.606    35.625    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I4_O)        0.124    35.749 r  design_1_i/Pooling_Controller_0/inst/avg_buff[18]_i_1/O
                         net (fo=1, routed)           0.000    35.749    design_1_i/Pooling_Controller_0/inst/avg_buff[18]
    SLICE_X21Y17         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.571    12.750    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X21Y17         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[18]/C
                         clock pessimism              0.230    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X21Y17         FDRE (Setup_fdre_C_D)        0.031    12.857    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[18]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -35.749    
  -------------------------------------------------------------------
                         slack                                -22.892    

Slack (VIOLATED) :        -22.866ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.730ns  (logic 15.458ns (47.229%)  route 17.272ns (52.771%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.631    35.650    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I4_O)        0.124    35.774 r  design_1_i/Pooling_Controller_0/inst/avg_buff[8]_i_1/O
                         net (fo=1, routed)           0.000    35.774    design_1_i/Pooling_Controller_0/inst/avg_buff[8]
    SLICE_X20Y14         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.574    12.753    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[8]/C
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X20Y14         FDRE (Setup_fdre_C_D)        0.079    12.908    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[8]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                         -35.774    
  -------------------------------------------------------------------
                         slack                                -22.866    

Slack (VIOLATED) :        -22.862ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.726ns  (logic 15.458ns (47.235%)  route 17.268ns (52.765%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.627    35.646    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I4_O)        0.124    35.770 r  design_1_i/Pooling_Controller_0/inst/avg_buff[11]_i_1/O
                         net (fo=1, routed)           0.000    35.770    design_1_i/Pooling_Controller_0/inst/avg_buff[11]
    SLICE_X20Y14         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.574    12.753    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[11]/C
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X20Y14         FDRE (Setup_fdre_C_D)        0.079    12.908    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[11]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                         -35.770    
  -------------------------------------------------------------------
                         slack                                -22.862    

Slack (VIOLATED) :        -22.850ns  (required time - arrival time)
  Source:                 design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/avg_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.666ns  (logic 15.458ns (47.322%)  route 17.208ns (52.678%))
  Logic Levels:           65  (CARRY4=47 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.750     3.044    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     3.500 r  design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0][8]/Q
                         net (fo=2, routed)           0.812     4.312    design_1_i/Pooling_Controller_0/inst/dataSet_reg[2][0]_20[8]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.152     4.464 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215/O
                         net (fo=2, routed)           0.859     5.323    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_215_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.326     5.649 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_219_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.199 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.199    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_184_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.438 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177/O[2]
                         net (fo=2, routed)           1.172     7.610    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_177_n_5
    SLICE_X32Y3          LUT3 (Prop_lut3_I1_O)        0.331     7.941 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157/O
                         net (fo=2, routed)           0.708     8.649    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_157_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.331     8.980 r  design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161/O
                         net (fo=1, routed)           0.000     8.980    design_1_i/Pooling_Controller_0/inst/avg_buff[24]_i_161_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.356 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[24]_i_145_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.473    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_138_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_133_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.707    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_133_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.824    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_125_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.147 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114/O[1]
                         net (fo=4, routed)           0.839    10.986    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_114_n_6
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.335    11.321 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_comp/O
                         net (fo=1, routed)           0.833    12.154    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_122_n_0_repN
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.327    12.481 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_comp/O
                         net (fo=2, routed)           0.726    13.207    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_114_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118/O
                         net (fo=1, routed)           0.000    13.331    design_1_i/Pooling_Controller_0/inst/avg_buff[40]_i_118_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.729 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_96_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90/CO[3]
                         net (fo=1, routed)           0.000    13.843    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_90_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.957    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_85_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.071    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_85_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.185    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.424 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_76/O[2]
                         net (fo=51, routed)          1.035    15.458    design_1_i/Pooling_Controller_0/avg_buff1[54]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.302    15.760 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_940/O
                         net (fo=1, routed)           0.000    15.760    design_1_i/Pooling_Controller_0/avg_buff[0]_i_940_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.310 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    16.310    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_756_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.623 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634/O[3]
                         net (fo=2, routed)           1.213    17.837    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_634_n_4
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.334    18.171 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_470/O
                         net (fo=2, routed)           0.859    19.030    design_1_i/Pooling_Controller_0/avg_buff[0]_i_470_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.356 r  design_1_i/Pooling_Controller_0/avg_buff[0]_i_474/O
                         net (fo=1, routed)           0.000    19.356    design_1_i/Pooling_Controller_0/avg_buff[0]_i_474_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.906 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    19.906    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_317_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.020 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    20.020    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_194_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.134 r  design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.134    design_1_i/Pooling_Controller_0/avg_buff_reg[0]_i_133_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.248 r  design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.248    design_1_i/Pooling_Controller_0/avg_buff_reg[4]_i_57_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.362 r  design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.362    design_1_i/Pooling_Controller_0/avg_buff_reg[8]_i_57_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.476 r  design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.476    design_1_i/Pooling_Controller_0/avg_buff_reg[12]_i_57_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.590 r  design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.590    design_1_i/Pooling_Controller_0/avg_buff_reg[16]_i_57_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.704 r  design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/Pooling_Controller_0/avg_buff_reg[20]_i_57_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.818 r  design_1_i/Pooling_Controller_0/avg_buff_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.818    design_1_i/Pooling_Controller_0/inst/avg_buff[28]_i_38[0]
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.932    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[28]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.266 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_57/O[1]
                         net (fo=2, routed)           1.202    22.468    design_1_i/Pooling_Controller_0/inst_n_267
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    22.795 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_37/O
                         net (fo=2, routed)           0.857    23.652    design_1_i/Pooling_Controller_0/avg_buff[32]_i_37_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.328    23.980 r  design_1_i/Pooling_Controller_0/avg_buff[32]_i_41/O
                         net (fo=1, routed)           0.000    23.980    design_1_i/Pooling_Controller_0/avg_buff[32]_i_41_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.513 r  design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.513    design_1_i/Pooling_Controller_0/avg_buff_reg[32]_i_15_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.732 r  design_1_i/Pooling_Controller_0/avg_buff_reg[36]_i_15/O[0]
                         net (fo=3, routed)           0.699    25.431    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_1[0]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.295    25.726 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14/O
                         net (fo=2, routed)           0.656    26.381    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_14_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.124    26.505 r  design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4/O
                         net (fo=2, routed)           0.922    27.427    design_1_i/Pooling_Controller_0/inst/avg_buff[32]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.825 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.825    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[32]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.939 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.939    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[36]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.053 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.053    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.167 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.167    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[44]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.281 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.281    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.395 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.395    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[52]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.509 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.509    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.623 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.623    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[60]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.737    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[64]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.851    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[68]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.965 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.965    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[72]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.299 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2/O[1]
                         net (fo=5, routed)           0.819    30.119    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[76]_i_2_n_6
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.303    30.422 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258/O
                         net (fo=1, routed)           0.000    30.422    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_258_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.954 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221/CO[3]
                         net (fo=1, routed)           0.000    30.954    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_221_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199/CO[3]
                         net (fo=1, routed)           0.000    31.068    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_199_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123/CO[3]
                         net (fo=1, routed)           0.000    31.182    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_123_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.495 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90/O[3]
                         net (fo=3, routed)           0.676    32.171    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_90_n_4
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.306    32.477 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85/O
                         net (fo=1, routed)           0.000    32.477    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_85_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.027 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.027    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.141 r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12/CO[3]
                         net (fo=1, routed)           0.754    33.895    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[92]_i_12_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.019 r  design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3/O
                         net (fo=93, routed)          1.567    35.586    design_1_i/Pooling_Controller_0/inst/avg_buff[92]_i_3_n_0
    SLICE_X23Y12         LUT6 (Prop_lut6_I4_O)        0.124    35.710 r  design_1_i/Pooling_Controller_0/inst/avg_buff[4]_i_1/O
                         net (fo=1, routed)           0.000    35.710    design_1_i/Pooling_Controller_0/inst/avg_buff[4]
    SLICE_X23Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.574    12.753    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/avg_buff_reg[4]/C
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X23Y12         FDRE (Setup_fdre_C_D)        0.031    12.860    design_1_i/Pooling_Controller_0/inst/avg_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -35.710    
  -------------------------------------------------------------------
                         slack                                -22.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.191ns (6.422%)  route 2.783ns (93.578%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.695     2.874    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/axi_reset_n
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.100     2.974 r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full[0]_i_1/O
                         net (fo=1, routed)           0.000     2.974    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full[0]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.729     3.023    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/axi_clk
    SLICE_X62Y10         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[0]/C
                         clock pessimism              0.000     3.023    
                         clock uncertainty            0.154     3.177    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.330     3.507    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.510ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/s_axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.191ns (6.555%)  route 2.723ns (93.445%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.635     2.814    design_1_i/Pooling_Controller_0/inst/axi_reset_n
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.100     2.914 r  design_1_i/Pooling_Controller_0/inst/s_axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     2.914    design_1_i/Pooling_Controller_0/inst/s_axi_bvalid_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/s_axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.643     2.937    design_1_i/Pooling_Controller_0/inst/axi_clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/s_axi_bvalid_reg/C
                         clock pessimism              0.000     2.937    
                         clock uncertainty            0.154     3.091    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.333     3.424    design_1_i/Pooling_Controller_0/inst/s_axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.481ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.191ns (6.446%)  route 2.772ns (93.554%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        3.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.684     2.863    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/axi_reset_n
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.100     2.963 r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full[2]_i_1/O
                         net (fo=1, routed)           0.000     2.963    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full[2]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.727     3.021    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/axi_clk
    SLICE_X59Y9          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[2]/C
                         clock pessimism              0.000     3.021    
                         clock uncertainty            0.154     3.175    
    SLICE_X59Y9          FDRE (Hold_fdre_C_D)         0.269     3.444    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.457ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.191ns (6.262%)  route 2.859ns (93.738%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.771     2.950    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/axi_reset_n
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.100     3.050 r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full[1]_i_1/O
                         net (fo=1, routed)           0.000     3.050    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full[1]_i_1_n_0
    SLICE_X62Y9          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       1.729     3.023    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/axi_clk
    SLICE_X62Y9          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[1]/C
                         clock pessimism              0.000     3.023    
                         clock uncertainty            0.154     3.177    
    SLICE_X62Y9          FDRE (Hold_fdre_C_D)         0.330     3.507    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                 -0.457    

Slack (VIOLATED) :        -0.414ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.071ns (6.773%)  route 0.977ns (93.227%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.667     1.003    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/axi_reset_n
    SLICE_X61Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.048 r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full[1]_i_1/O
                         net (fo=1, routed)           0.000     1.048    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full[1]_i_1_n_0
    SLICE_X61Y10         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.851     1.217    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/axi_clk
    SLICE_X61Y10         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[1]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.154     1.371    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.091     1.462    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.388ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.071ns (6.606%)  route 1.004ns (93.394%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.694     1.030    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/axi_reset_n
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.075 r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full[0]_i_1/O
                         net (fo=1, routed)           0.000     1.075    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full[0]_i_1_n_0
    SLICE_X61Y9          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.852     1.218    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/axi_clk
    SLICE_X61Y9          FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[0]/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.154     1.372    
    SLICE_X61Y9          FDRE (Hold_fdre_C_D)         0.091     1.463    design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/row_full_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.386ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.071ns (6.624%)  route 1.001ns (93.376%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.691     1.027    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/axi_reset_n
    SLICE_X56Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full[2]_i_1/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full[2]_i_1_n_0
    SLICE_X56Y13         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.847     1.213    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/axi_clk
    SLICE_X56Y13         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[2]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.154     1.367    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.091     1.458    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.386ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.071ns (6.618%)  route 1.002ns (93.382%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.692     1.028    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/axi_reset_n
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.073 r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full[0]_i_1/O
                         net (fo=1, routed)           0.000     1.073    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full[0]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.848     1.214    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/axi_clk
    SLICE_X56Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[0]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.154     1.368    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.091     1.459    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.386ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.071ns (6.612%)  route 1.003ns (93.388%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.693     1.029    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/axi_reset_n
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.074 r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full[1]_i_1/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full[1]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.848     1.214    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/axi_clk
    SLICE_X56Y12         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[1]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.154     1.368    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.092     1.460    design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/row_full_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.374ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.071ns (6.522%)  route 1.018ns (93.478%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.708     1.044    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/axi_reset_n
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.089 r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full[2]_i_1/O
                         net (fo=1, routed)           0.000     1.089    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full[2]_i_1_n_0
    SLICE_X60Y11         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11059, routed)       0.851     1.217    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/axi_clk
    SLICE_X60Y11         FDRE                                         r  design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[2]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.154     1.371    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.091     1.462    design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/row_full_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                 -0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   design_1_i/Pooling_Controller_0/inst/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/genblk1[2].BRAM/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/genblk1[2].BRAM/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/genblk1[0].BRAM/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0   design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/genblk1[0].BRAM/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/genblk1[0].BRAM/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/genblk1[0].BRAM/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/genblk1[1].BRAM/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   design_1_i/Pooling_Controller_0/inst/genblk1[2].br_coupler/genblk1[1].BRAM/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   design_1_i/Pooling_Controller_0/inst/genblk1[1].br_coupler/genblk1[1].BRAM/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



