Analysis & Synthesis report for Proc_Pipeline
Tue Oct  3 13:18:06 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct  3 13:18:06 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; Proc_Pipeline                               ;
; Top-level Entity Name           ; InstructionMem                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; InstructionMem     ; Proc_Pipeline      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+
; InstructionMem.v                 ; yes             ; User Verilog HDL File  ; /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v ;         ;
; instr.txt                        ; yes             ; Auto-Found File        ; /home/fabastorga06/Escritorio/ProyectoACI/processor/instr.txt        ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 12         ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 23         ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 1          ;
;     -- 5 input functions                    ; 22         ;
;     -- 4 input functions                    ; 0          ;
;     -- <=3 input functions                  ; 0          ;
;                                             ;            ;
; Dedicated logic registers                   ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 64         ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; instrmem~0 ;
; Maximum fan-out                             ; 22         ;
; Total fan-out                               ; 209        ;
; Average fan-out                             ; 1.38       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+----------------+--------------+
; |InstructionMem            ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 64   ; 0            ; |InstructionMem     ; InstructionMem ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 24                          ;
;     normal            ; 24                          ;
;         0 data inputs ; 1                           ;
;         5 data inputs ; 22                          ;
;         6 data inputs ; 1                           ;
; boundary_port         ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Oct  3 13:17:20 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proc_Pipeline -c Proc_Pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file InstructionMem.v
    Info (12023): Found entity 1: InstructionMem File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instrmemstimulous.v
    Info (12023): Found entity 1: instrmemstimulous File: /home/fabastorga06/Escritorio/ProyectoACI/processor/instrmemstimulous.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Add.v
    Info (12023): Found entity 1: Add File: /home/fabastorga06/Escritorio/ProyectoACI/processor/Add.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adder1bit.v
    Info (12023): Found entity 1: adder1bit File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: /home/fabastorga06/Escritorio/ProyectoACI/processor/regfile.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file D_FF.v
    Info (12023): Found entity 1: D_FF File: /home/fabastorga06/Escritorio/ProyectoACI/processor/D_FF.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file RegBit.v
    Info (12023): Found entity 1: RegBit File: /home/fabastorga06/Escritorio/ProyectoACI/processor/RegBit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: /home/fabastorga06/Escritorio/ProyectoACI/processor/register.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: /home/fabastorga06/Escritorio/ProyectoACI/processor/decoder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file andmore.v
    Info (12023): Found entity 1: andmore File: /home/fabastorga06/Escritorio/ProyectoACI/processor/andmore.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec5to32.v
    Info (12023): Found entity 1: dec5to32 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux32to1.v
    Info (12023): Found entity 1: mux32to1 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux32x32to32.v
    Info (12023): Found entity 1: mux32x32to32 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32x32to32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alu1bit.v
    Info (12023): Found entity 1: alu1bit File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file addsub.v
    Info (12023): Found entity 1: addsub File: /home/fabastorga06/Escritorio/ProyectoACI/processor/addsub.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux21.v
    Info (12023): Found entity 1: mux21 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dataMem.v
    Info (12023): Found entity 1: dataMem File: /home/fabastorga06/Escritorio/ProyectoACI/processor/dataMem.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file zero_extend.v
    Info (12023): Found entity 1: zero_extend File: /home/fabastorga06/Escritorio/ProyectoACI/processor/zero_extend.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32to32.v
    Info (12023): Found entity 1: mux2x32to32 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux2x32to32.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend File: /home/fabastorga06/Escritorio/ProyectoACI/processor/sign_extend.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info (12023): Found entity 1: shift_left_2 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/shift_left_2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5to5.v
    Info (12023): Found entity 1: mux2x5to5 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux2x5to5.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: mux2_1 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Control.v
    Info (12023): Found entity 1: Control File: /home/fabastorga06/Escritorio/ProyectoACI/processor/Control.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ALUControl_Block.v
    Info (12023): Found entity 1: ALUControl_Block File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ALUControl_Block.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file JRControl_Block.v
    Info (12023): Found entity 1: JRControl_Block File: /home/fabastorga06/Escritorio/ProyectoACI/processor/JRControl_Block.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ForwardingUnit.v
    Info (12023): Found entity 1: ForwardingUnit File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux3x32to32.v
    Info (12023): Found entity 1: mux3x32to32 File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux3x32to32.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file StallControl.v
    Info (12023): Found entity 1: StallControl File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file flush_block.v
    Info (12023): Found entity 1: flush_block File: /home/fabastorga06/Escritorio/ProyectoACI/processor/flush_block.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Discard_Instr.v
    Info (12023): Found entity 1: Discard_Instr File: /home/fabastorga06/Escritorio/ProyectoACI/processor/Discard_Instr.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at adder1bit.v(8): created implicit net for "c1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at adder1bit.v(9): created implicit net for "c2" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at adder1bit.v(10): created implicit net for "c3" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder1bit.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at andmore.v(4): created implicit net for "f1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/andmore.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at dec5to32.v(4): created implicit net for "Nota" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at dec5to32.v(5): created implicit net for "Notb" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at dec5to32.v(6): created implicit net for "Notc" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at dec5to32.v(7): created implicit net for "Notd" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at dec5to32.v(8): created implicit net for "Note" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/dec5to32.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(44): created implicit net for "g3" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(45): created implicit net for "g4" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(46): created implicit net for "g5" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(47): created implicit net for "g6" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(48): created implicit net for "g7" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(49): created implicit net for "g8" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(50): created implicit net for "g9" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(51): created implicit net for "g10" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(52): created implicit net for "g11" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at mux32to1.v(53): created implicit net for "g12" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux32to1.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at alu.v(45): created implicit net for "notcr31" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at alu.v(50): created implicit net for "addsub31Out" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at alu.v(50): created implicit net for "crrout31" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at alu.v(53): created implicit net for "o1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at alu.v(54): created implicit net for "o2" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at alu.v(55): created implicit net for "o3" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at alu.v(56): created implicit net for "o4" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at alu.v(57): created implicit net for "o5" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at alu.v(58): created implicit net for "o6" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at alu.v(59): created implicit net for "o7" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at alu.v(60): created implicit net for "o8" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at alu.v(61): created implicit net for "o9" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at alu.v(62): created implicit net for "o10" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at alu1bit.v(6): created implicit net for "addsubOut" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at alu1bit.v(7): created implicit net for "xorOut" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at alu1bit.v(8): created implicit net for "xorlessOut" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/alu1bit.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at addsub.v(5): created implicit net for "notb" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/addsub.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at addsub.v(6): created implicit net for "b1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/addsub.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at adder.v(8): created implicit net for "c1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at adder.v(9): created implicit net for "c2" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at adder.v(10): created implicit net for "c3" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/adder.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at mux21.v(7): created implicit net for "nsel" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at mux21.v(8): created implicit net for "O1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at mux21.v(9): created implicit net for "O2" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux21.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at mux2_1.v(6): created implicit net for "nsel" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at mux2_1.v(7): created implicit net for "O1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at mux2_1.v(8): created implicit net for "O2" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/mux2_1.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(12): created implicit net for "a" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(13): created implicit net for "b" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(14): created implicit net for "x" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(18): created implicit net for "c" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(19): created implicit net for "d" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(20): created implicit net for "y" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(25): created implicit net for "notx" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(29): created implicit net for "b1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(30): created implicit net for "d1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(31): created implicit net for "x1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(32): created implicit net for "y1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.v(35): created implicit net for "notx1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/ForwardingUnit.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(37): created implicit net for "OrRsRt" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(38): created implicit net for "notOrRsRt" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(46): created implicit net for "OrRtRt" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(47): created implicit net for "notOrRtRt" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(55): created implicit net for "ec1" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(63): created implicit net for "ec2" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(66): created implicit net for "xorop" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(67): created implicit net for "xoroprt" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(68): created implicit net for "OrOut" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at StallControl.v(69): created implicit net for "Condition" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at flush_block.v(15): created implicit net for "notflush" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/flush_block.v Line: 15
Warning (10227): Verilog HDL Port Declaration warning at StallControl.v(10): data type declaration for "EX_rt" declares packed dimensions but the port declaration declaration does not File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 10
Info (10499): HDL info at StallControl.v(8): see declaration for object "EX_rt" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at StallControl.v(10): data type declaration for "ID_rs" declares packed dimensions but the port declaration declaration does not File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 10
Info (10499): HDL info at StallControl.v(8): see declaration for object "ID_rs" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at StallControl.v(10): data type declaration for "ID_rt" declares packed dimensions but the port declaration declaration does not File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 10
Info (10499): HDL info at StallControl.v(8): see declaration for object "ID_rt" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/StallControl.v Line: 8
Info (12127): Elaborating entity "InstructionMem" for the top level hierarchy
Warning (10850): Verilog HDL warning at InstructionMem.v(49): number of words (15) in memory file does not match the number of elements in the address range [0:1023] File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 49
Warning (10030): Net "instrmem.data_a" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0' File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 6
Warning (10030): Net "instrmem.waddr_a" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0' File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 6
Warning (10030): Net "instrmem.we_a" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0' File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 6
Info (13014): Ignored 32 buffer(s)
    Info (13019): Ignored 32 SOFT buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "instrmem" is uninferred due to asynchronous read logic File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 6
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/fabastorga06/Escritorio/ProyectoACI/processor/db/Proc_Pipeline.ram0_InstructionMem_c85af554.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "instruction[19]" is stuck at GND File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 5
    Warning (13410): Pin "instruction[24]" is stuck at GND File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 5
    Warning (13410): Pin "instruction[30]" is stuck at GND File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "address[0]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[1]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[12]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[13]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[14]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[15]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[16]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[17]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[18]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[19]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[20]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[21]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[22]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[23]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[24]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[25]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[26]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[27]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[28]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[29]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[30]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
    Warning (15610): No output dependent on input pin "address[31]" File: /home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v Line: 4
Info (21057): Implemented 87 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 23 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 1010 megabytes
    Info: Processing ended: Tue Oct  3 13:18:06 2017
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:33


