# vsim -sv_seed 12345 -do "do wave.do" "+TF=trace_test1.txt" tb 
# Start time: 13:37:58 on Dec 16,2020
# Loading sv_std.std
# Loading work.cache_types
# Loading work.cache_tb_sv_unit
# Loading work.tb
# Loading work.cache_sv_unit
# Loading work.cache_module
# Loading work.cache_miss_fetch
# Loading work.memory_model
# do wave.do
run
# tb.trace_file found +TF=trace_test1.txt
run
run
run
run
# trace file -> EOF
#  
#  
# Simulation results
# a. number of L1 reads:           8
# b. number of L1 read misses:           5
# c. number of L1 writes:           2
# d. number of L1 write misses:           1
# e. L1 miss rate:	0.6000
# f. number of writebacks from L1 memory:           1
# g. total memory traffic:           7
#  
#  
# ** Note: $finish    : cache_tb.sv(166)
#    Time: 450 ps  Iteration: 0  Instance: /tb
# 1
# Break in Task trace_driver at cache_tb.sv line 166
# End time: 13:56:35 on Dec 16,2020, Elapsed time: 0:18:37
# Errors: 0, Warnings: 0
