#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 18 00:41:10 2018
# Process ID: 31967
# Current directory: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/main.vds
# Journal file: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.320 ; gain = 84.988 ; free physical = 296 ; free virtual = 3106
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (1#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:202]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (2#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (3#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (4#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (5#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (6#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:597]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:1911]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (7#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:1911]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2043]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (8#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2043]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2175]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (9#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2175]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2307]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (10#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2307]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2439]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (11#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2439]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2585]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (12#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2585]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2731]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (13#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2731]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1YO2N20' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2877]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1YO2N20' (14#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:2877]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:3257]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (15#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:3257]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (16#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (17#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:597]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'design_1_microblaze_0_axi_periph_0' requires 183 connections, but only 139 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:347]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:3023]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (18#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (19#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:3169]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (20#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (21#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:3215]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (22#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:3240]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (23#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:3023]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (24#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (25#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:513]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (26#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 30 connections, but only 23 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:523]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (27#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 10 connections, but only 9 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:547]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (28#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tpg_0' of module 'design_1_v_tpg_0_0' requires 29 connections, but only 24 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:557]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (29#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (30#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (31#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_1' (32#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_2' [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_2' (33#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/realtime/design_1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (34#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (35#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-350] instance 'design_1_wrapper_i' of module 'design_1_wrapper' requires 11 connections, but only 9 given [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new/main.v:37]
INFO: [Synth 8-256] done synthesizing module 'main' (36#1) [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.859 ; gain = 126.527 ; free physical = 303 ; free virtual = 3116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.859 ; gain = 126.527 ; free physical = 296 ; free virtual = 3114
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp22/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp22/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp23/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp23/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_intc'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp24/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_xlconcat'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp24/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_xlconcat'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp25/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/mdm_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp25/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/mdm_1'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp26/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp26/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_1'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp27/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp27/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp28/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_timer_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp28/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_timer_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp29/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp29/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp30/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp30/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp31/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp31/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp32/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp32/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp33/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp33/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp34/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp34/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp35/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp35/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp36/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp36/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp37/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp37/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlconstant_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp38/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp38/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp39/design_1_v_tpg_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tpg_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp39/design_1_v_tpg_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tpg_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp40/design_1_xlslice_0_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlslice_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp40/design_1_xlslice_0_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlslice_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp41/design_1_xlslice_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlslice_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp41/design_1_xlslice_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlslice_1'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp42/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlslice_2'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp42/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlslice_2'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp43/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlconstant_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp43/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/xlconstant_1'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.051 ; gain = 0.004 ; free physical = 195 ; free virtual = 2941
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 264 ; free virtual = 3017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 264 ; free virtual = 3017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp26/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-31967-luigilinux/dcp26/design_1_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 266 ; free virtual = 3018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 266 ; free virtual = 3018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 256 ; free virtual = 3009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_wrapper_i/design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_wrapper_i/design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/clk_wiz_1/clk_ap' to pin 'design_1_wrapper_i/design_1_i/clk_wiz_1/bbstub_clk_ap/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/clk_wiz_1/clk_video' to pin 'design_1_wrapper_i/design_1_i/clk_wiz_1/bbstub_clk_video/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 156 ; free virtual = 2895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 156 ; free virtual = 2895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 191 ; free virtual = 2913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 192 ; free virtual = 2913
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 192 ; free virtual = 2913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 192 ; free virtual = 2913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 192 ; free virtual = 2913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 192 ; free virtual = 2913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 192 ; free virtual = 2913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_timer_0_0           |         1|
|3     |design_1_axi_uartlite_0_0        |         1|
|4     |design_1_clk_wiz_1_0             |         1|
|5     |design_1_mdm_1_0                 |         1|
|6     |design_1_microblaze_0_0          |         1|
|7     |design_1_microblaze_0_axi_intc_0 |         1|
|8     |design_1_microblaze_0_xlconcat_0 |         1|
|9     |design_1_rst_clk_wiz_1_100M_0    |         1|
|10    |design_1_v_axi4s_vid_out_0_0     |         1|
|11    |design_1_v_tc_0_0                |         1|
|12    |design_1_v_tpg_0_0               |         1|
|13    |design_1_xlconstant_0_0          |         1|
|14    |design_1_xlconstant_1_0          |         1|
|15    |design_1_xlslice_0_0             |         1|
|16    |design_1_xlslice_0_1             |         1|
|17    |design_1_xlslice_0_2             |         1|
|18    |design_1_dlmb_bram_if_cntlr_0    |         1|
|19    |design_1_dlmb_v10_0              |         1|
|20    |design_1_ilmb_bram_if_cntlr_0    |         1|
|21    |design_1_ilmb_v10_0              |         1|
|22    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_axi_timer_0_0           |     1|
|2     |design_1_axi_uartlite_0_0        |     1|
|3     |design_1_clk_wiz_1_0             |     1|
|4     |design_1_dlmb_bram_if_cntlr_0    |     1|
|5     |design_1_dlmb_v10_0              |     1|
|6     |design_1_ilmb_bram_if_cntlr_0    |     1|
|7     |design_1_ilmb_v10_0              |     1|
|8     |design_1_lmb_bram_0              |     1|
|9     |design_1_mdm_1_0                 |     1|
|10    |design_1_microblaze_0_0          |     1|
|11    |design_1_microblaze_0_axi_intc_0 |     1|
|12    |design_1_microblaze_0_xlconcat_0 |     1|
|13    |design_1_rst_clk_wiz_1_100M_0    |     1|
|14    |design_1_v_axi4s_vid_out_0_0     |     1|
|15    |design_1_v_tc_0_0                |     1|
|16    |design_1_v_tpg_0_0               |     1|
|17    |design_1_xbar_0                  |     1|
|18    |design_1_xlconstant_0_0          |     1|
|19    |design_1_xlconstant_1_0          |     1|
|20    |design_1_xlslice_0_0             |     1|
|21    |design_1_xlslice_0_1             |     1|
|22    |design_1_xlslice_0_2             |     1|
|23    |IBUF                             |     2|
|24    |OBUF                             |    15|
+------+---------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+--------------------------------------+------+
|      |Instance                        |Module                                |Cells |
+------+--------------------------------+--------------------------------------+------+
|1     |top                             |                                      |  2013|
|2     |  design_1_wrapper_i            |design_1_wrapper                      |  1996|
|3     |    design_1_i                  |design_1                              |  1996|
|4     |      microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   929|
|5     |      microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+--------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 192 ; free virtual = 2913
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.051 ; gain = 126.527 ; free physical = 246 ; free virtual = 2968
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 249 ; free virtual = 2971
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1673.051 ; gain = 464.719 ; free physical = 231 ; free virtual = 2954
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1673.051 ; gain = 0.000 ; free physical = 230 ; free virtual = 2954
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 00:42:16 2018...
