Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  7 10:58:58 2021
| Host         : PA12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.827        0.000                      0                   79        0.269        0.000                      0                   79        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.827        0.000                      0                   79        0.269        0.000                      0                   79        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.883     5.540    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  scnd_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.456     5.996 r  scnd_cnt_reg[15]/Q
                         net (fo=2, routed)           0.999     6.994    scnd_cnt_reg_n_0_[15]
    SLICE_X7Y169         LUT4 (Prop_lut4_I1_O)        0.124     7.118 f  scnd_cnt[28]_i_6/O
                         net (fo=1, routed)           0.403     7.521    scnd_cnt[28]_i_6_n_0
    SLICE_X7Y168         LUT5 (Prop_lut5_I4_O)        0.124     7.645 f  scnd_cnt[28]_i_2/O
                         net (fo=30, routed)          1.092     8.737    scnd_cnt[28]_i_2_n_0
    SLICE_X4Y169         LUT5 (Prop_lut5_I1_O)        0.124     8.861 r  cnt_down[3]_i_1/O
                         net (fo=4, routed)           0.347     9.208    cnt_down[3]_i_1_n_0
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[0]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDRE (Setup_fdre_C_R)       -0.429    15.036    cnt_down_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.883     5.540    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  scnd_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.456     5.996 r  scnd_cnt_reg[15]/Q
                         net (fo=2, routed)           0.999     6.994    scnd_cnt_reg_n_0_[15]
    SLICE_X7Y169         LUT4 (Prop_lut4_I1_O)        0.124     7.118 f  scnd_cnt[28]_i_6/O
                         net (fo=1, routed)           0.403     7.521    scnd_cnt[28]_i_6_n_0
    SLICE_X7Y168         LUT5 (Prop_lut5_I4_O)        0.124     7.645 f  scnd_cnt[28]_i_2/O
                         net (fo=30, routed)          1.092     8.737    scnd_cnt[28]_i_2_n_0
    SLICE_X4Y169         LUT5 (Prop_lut5_I1_O)        0.124     8.861 r  cnt_down[3]_i_1/O
                         net (fo=4, routed)           0.347     9.208    cnt_down[3]_i_1_n_0
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[1]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDSE (Setup_fdse_C_S)       -0.429    15.036    cnt_down_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.883     5.540    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  scnd_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.456     5.996 r  scnd_cnt_reg[15]/Q
                         net (fo=2, routed)           0.999     6.994    scnd_cnt_reg_n_0_[15]
    SLICE_X7Y169         LUT4 (Prop_lut4_I1_O)        0.124     7.118 f  scnd_cnt[28]_i_6/O
                         net (fo=1, routed)           0.403     7.521    scnd_cnt[28]_i_6_n_0
    SLICE_X7Y168         LUT5 (Prop_lut5_I4_O)        0.124     7.645 f  scnd_cnt[28]_i_2/O
                         net (fo=30, routed)          1.092     8.737    scnd_cnt[28]_i_2_n_0
    SLICE_X4Y169         LUT5 (Prop_lut5_I1_O)        0.124     8.861 r  cnt_down[3]_i_1/O
                         net (fo=4, routed)           0.347     9.208    cnt_down[3]_i_1_n_0
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[2]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDRE (Setup_fdre_C_R)       -0.429    15.036    cnt_down_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.883     5.540    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  scnd_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.456     5.996 r  scnd_cnt_reg[15]/Q
                         net (fo=2, routed)           0.999     6.994    scnd_cnt_reg_n_0_[15]
    SLICE_X7Y169         LUT4 (Prop_lut4_I1_O)        0.124     7.118 f  scnd_cnt[28]_i_6/O
                         net (fo=1, routed)           0.403     7.521    scnd_cnt[28]_i_6_n_0
    SLICE_X7Y168         LUT5 (Prop_lut5_I4_O)        0.124     7.645 f  scnd_cnt[28]_i_2/O
                         net (fo=30, routed)          1.092     8.737    scnd_cnt[28]_i_2_n_0
    SLICE_X4Y169         LUT5 (Prop_lut5_I1_O)        0.124     8.861 r  cnt_down[3]_i_1/O
                         net (fo=4, routed)           0.347     9.208    cnt_down[3]_i_1_n_0
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[3]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDSE (Setup_fdse_C_S)       -0.429    15.036    cnt_down_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scnd_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.963%)  route 3.122ns (79.037%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 15.234 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.537    clk_IBUF_BUFG
    SLICE_X7Y171         FDCE                                         r  scnd_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDCE (Prop_fdce_C_Q)         0.456     5.993 r  scnd_cnt_reg[27]/Q
                         net (fo=2, routed)           1.381     7.374    scnd_cnt_reg_n_0_[27]
    SLICE_X7Y167         LUT5 (Prop_lut5_I1_O)        0.124     7.498 r  scnd_cnt[28]_i_9/O
                         net (fo=1, routed)           0.406     7.904    scnd_cnt[28]_i_9_n_0
    SLICE_X7Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.028 r  scnd_cnt[28]_i_4/O
                         net (fo=30, routed)          1.334     9.363    scnd_cnt[28]_i_4_n_0
    SLICE_X7Y167         LUT5 (Prop_lut5_I3_O)        0.124     9.487 r  scnd_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.487    scnd_cnt[12]_i_1_n_0
    SLICE_X7Y167         FDCE                                         r  scnd_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.758    15.234    clk_IBUF_BUFG
    SLICE_X7Y167         FDCE                                         r  scnd_cnt_reg[12]/C
                         clock pessimism              0.284    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X7Y167         FDCE (Setup_fdce_C_D)        0.031    15.514    scnd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.514    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.842%)  route 2.797ns (77.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.537    clk_IBUF_BUFG
    SLICE_X7Y171         FDCE                                         r  scnd_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDCE (Prop_fdce_C_Q)         0.456     5.993 f  scnd_cnt_reg[27]/Q
                         net (fo=2, routed)           1.381     7.374    scnd_cnt_reg_n_0_[27]
    SLICE_X7Y167         LUT5 (Prop_lut5_I1_O)        0.124     7.498 f  scnd_cnt[28]_i_9/O
                         net (fo=1, routed)           0.406     7.904    scnd_cnt[28]_i_9_n_0
    SLICE_X7Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  scnd_cnt[28]_i_4/O
                         net (fo=30, routed)          0.671     8.699    scnd_cnt[28]_i_4_n_0
    SLICE_X4Y169         LUT6 (Prop_lut6_I3_O)        0.124     8.823 r  cnt_down[3]_i_2/O
                         net (fo=4, routed)           0.339     9.162    cnt_down0
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[0]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDRE (Setup_fdre_C_CE)      -0.205    15.260    cnt_down_reg[0]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.842%)  route 2.797ns (77.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.537    clk_IBUF_BUFG
    SLICE_X7Y171         FDCE                                         r  scnd_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDCE (Prop_fdce_C_Q)         0.456     5.993 f  scnd_cnt_reg[27]/Q
                         net (fo=2, routed)           1.381     7.374    scnd_cnt_reg_n_0_[27]
    SLICE_X7Y167         LUT5 (Prop_lut5_I1_O)        0.124     7.498 f  scnd_cnt[28]_i_9/O
                         net (fo=1, routed)           0.406     7.904    scnd_cnt[28]_i_9_n_0
    SLICE_X7Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  scnd_cnt[28]_i_4/O
                         net (fo=30, routed)          0.671     8.699    scnd_cnt[28]_i_4_n_0
    SLICE_X4Y169         LUT6 (Prop_lut6_I3_O)        0.124     8.823 r  cnt_down[3]_i_2/O
                         net (fo=4, routed)           0.339     9.162    cnt_down0
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[1]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDSE (Setup_fdse_C_CE)      -0.205    15.260    cnt_down_reg[1]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.842%)  route 2.797ns (77.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.537    clk_IBUF_BUFG
    SLICE_X7Y171         FDCE                                         r  scnd_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDCE (Prop_fdce_C_Q)         0.456     5.993 f  scnd_cnt_reg[27]/Q
                         net (fo=2, routed)           1.381     7.374    scnd_cnt_reg_n_0_[27]
    SLICE_X7Y167         LUT5 (Prop_lut5_I1_O)        0.124     7.498 f  scnd_cnt[28]_i_9/O
                         net (fo=1, routed)           0.406     7.904    scnd_cnt[28]_i_9_n_0
    SLICE_X7Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  scnd_cnt[28]_i_4/O
                         net (fo=30, routed)          0.671     8.699    scnd_cnt[28]_i_4_n_0
    SLICE_X4Y169         LUT6 (Prop_lut6_I3_O)        0.124     8.823 r  cnt_down[3]_i_2/O
                         net (fo=4, routed)           0.339     9.162    cnt_down0
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[2]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDRE (Setup_fdre_C_CE)      -0.205    15.260    cnt_down_reg[2]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 scnd_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.842%)  route 2.797ns (77.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.537    clk_IBUF_BUFG
    SLICE_X7Y171         FDCE                                         r  scnd_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDCE (Prop_fdce_C_Q)         0.456     5.993 f  scnd_cnt_reg[27]/Q
                         net (fo=2, routed)           1.381     7.374    scnd_cnt_reg_n_0_[27]
    SLICE_X7Y167         LUT5 (Prop_lut5_I1_O)        0.124     7.498 f  scnd_cnt[28]_i_9/O
                         net (fo=1, routed)           0.406     7.904    scnd_cnt[28]_i_9_n_0
    SLICE_X7Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  scnd_cnt[28]_i_4/O
                         net (fo=30, routed)          0.671     8.699    scnd_cnt[28]_i_4_n_0
    SLICE_X4Y169         LUT6 (Prop_lut6_I3_O)        0.124     8.823 r  cnt_down[3]_i_2/O
                         net (fo=4, routed)           0.339     9.162    cnt_down0
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[3]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y169         FDSE (Setup_fdse_C_CE)      -0.205    15.260    cnt_down_reg[3]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 scan_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.159ns (55.805%)  route 1.710ns (44.195%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.884     5.541    clk_IBUF_BUFG
    SLICE_X0Y168         FDCE                                         r  scan_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDCE (Prop_fdce_C_Q)         0.419     5.960 r  scan_cnt_reg[2]/Q
                         net (fo=2, routed)           0.741     6.701    scan_cnt_reg_n_0_[2]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.550 r  scan_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.550    scan_cnt_reg[4]_i_2_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  scan_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.664    scan_cnt_reg[8]_i_2_n_0
    SLICE_X1Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  scan_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.778    scan_cnt_reg[12]_i_2_n_0
    SLICE_X1Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  scan_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.892    scan_cnt_reg[16]_i_2_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.114 r  scan_cnt_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.969     9.083    scan_cnt_reg[19]_i_3_n_7
    SLICE_X0Y170         LUT2 (Prop_lut2_I1_O)        0.327     9.410 r  scan_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.410    p_0_in[17]
    SLICE_X0Y170         FDCE                                         r  scan_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X0Y170         FDCE                                         r  scan_cnt_reg[17]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X0Y170         FDCE (Setup_fdce_C_D)        0.075    15.556    scan_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.556    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  6.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 scan_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.720%)  route 0.195ns (48.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDCE (Prop_fdce_C_Q)         0.164     1.814 r  scan_pos_reg[2]/Q
                         net (fo=16, routed)          0.195     2.009    sel0[2]
    SLICE_X2Y171         LUT6 (Prop_lut6_I2_O)        0.045     2.054 r  led_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    led_r[1]_i_1_n_0
    SLICE_X2Y171         FDPE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X2Y171         FDPE                                         r  led_r_reg[1]/C
                         clock pessimism             -0.507     1.664    
    SLICE_X2Y171         FDPE (Hold_fdpe_C_D)         0.121     1.785    led_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cnt_down_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_down_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDSE (Prop_fdse_C_Q)         0.141     1.793 r  cnt_down_reg[1]/Q
                         net (fo=13, routed)          0.182     1.976    cnt_down_reg__0[1]
    SLICE_X3Y169         LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  cnt_down[1]_i_1/O
                         net (fo=1, routed)           0.000     2.021    cnt_down0__0[1]
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X3Y169         FDSE                                         r  cnt_down_reg[1]/C
                         clock pessimism             -0.521     1.652    
    SLICE_X3Y169         FDSE (Hold_fdse_C_D)         0.092     1.744    cnt_down_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.786%)  route 0.172ns (45.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDCE (Prop_fdce_C_Q)         0.164     1.814 f  scan_pos_reg[0]/Q
                         net (fo=20, routed)          0.172     1.987    sel0[0]
    SLICE_X3Y171         LUT5 (Prop_lut5_I3_O)        0.045     2.032 r  led_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.032    led_r[0]_i_1_n_0
    SLICE_X3Y171         FDPE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X3Y171         FDPE                                         r  led_r_reg[0]/C
                         clock pessimism             -0.507     1.664    
    SLICE_X3Y171         FDPE (Hold_fdpe_C_D)         0.091     1.755    led_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 scan_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.275%)  route 0.207ns (49.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDCE (Prop_fdce_C_Q)         0.164     1.814 r  scan_pos_reg[2]/Q
                         net (fo=16, routed)          0.207     2.021    sel0[2]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.045     2.066 r  scan_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     2.066    scan_pos[2]_i_1_n_0
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[2]/C
                         clock pessimism             -0.520     1.650    
    SLICE_X2Y172         FDCE (Hold_fdce_C_D)         0.121     1.771    scan_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 scan_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.249ns (55.154%)  route 0.202ns (44.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDCE (Prop_fdce_C_Q)         0.148     1.798 f  scan_pos_reg[1]/Q
                         net (fo=18, routed)          0.202     2.001    sel0[1]
    SLICE_X0Y172         LUT4 (Prop_lut4_I2_O)        0.101     2.102 r  led_en[7]_i_1/O
                         net (fo=1, routed)           0.000     2.102    led_en[7]_i_1_n_0
    SLICE_X0Y172         FDPE                                         r  led_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X0Y172         FDPE                                         r  led_en_reg[7]/C
                         clock pessimism             -0.507     1.663    
    SLICE_X0Y172         FDPE (Hold_fdpe_C_D)         0.107     1.770    led_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scnd_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.462%)  route 0.263ns (58.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X4Y170         FDCE                                         r  on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.141     1.791 r  on_button_reg/Q
                         net (fo=49, routed)          0.263     2.054    on_button
    SLICE_X5Y168         LUT5 (Prop_lut5_I0_O)        0.045     2.099 r  scnd_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.099    scnd_cnt[13]_i_1_n_0
    SLICE_X5Y168         FDCE                                         r  scnd_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X5Y168         FDCE                                         r  scnd_cnt_reg[13]/C
                         clock pessimism             -0.507     1.666    
    SLICE_X5Y168         FDCE (Hold_fdce_C_D)         0.091     1.757    scnd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cnt_down_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.044%)  route 0.290ns (60.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141     1.793 r  cnt_down_reg[0]/Q
                         net (fo=14, routed)          0.290     2.084    cnt_down_reg__0[0]
    SLICE_X2Y171         LUT6 (Prop_lut6_I4_O)        0.045     2.129 r  led_r[4]_i_1/O
                         net (fo=1, routed)           0.000     2.129    led_r[4]_i_1_n_0
    SLICE_X2Y171         FDPE                                         r  led_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X2Y171         FDPE                                         r  led_r_reg[4]/C
                         clock pessimism             -0.507     1.664    
    SLICE_X2Y171         FDPE (Hold_fdpe_C_D)         0.121     1.785    led_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 scan_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.854%)  route 0.202ns (45.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDCE (Prop_fdce_C_Q)         0.148     1.798 r  scan_pos_reg[1]/Q
                         net (fo=18, routed)          0.202     2.001    sel0[1]
    SLICE_X0Y172         LUT4 (Prop_lut4_I0_O)        0.098     2.099 r  led_en[0]_i_1/O
                         net (fo=1, routed)           0.000     2.099    led_en[0]_i_1_n_0
    SLICE_X0Y172         FDPE                                         r  led_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X0Y172         FDPE                                         r  led_en_reg[0]/C
                         clock pessimism             -0.507     1.663    
    SLICE_X0Y172         FDPE (Hold_fdpe_C_D)         0.091     1.754    led_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.190ns (36.710%)  route 0.328ns (63.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X4Y170         FDCE                                         r  on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.141     1.791 r  on_button_reg/Q
                         net (fo=49, routed)          0.328     2.119    on_button
    SLICE_X2Y172         LUT5 (Prop_lut5_I0_O)        0.049     2.168 r  scan_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     2.168    scan_pos[1]_i_1_n_0
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X2Y172         FDCE                                         r  scan_pos_reg[1]/C
                         clock pessimism             -0.484     1.686    
    SLICE_X2Y172         FDCE (Hold_fdce_C_D)         0.131     1.817    scan_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 cnt_down_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.480%)  route 0.297ns (61.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  cnt_down_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141     1.793 r  cnt_down_reg[2]/Q
                         net (fo=12, routed)          0.297     2.091    cnt_down_reg__0[2]
    SLICE_X2Y171         LUT6 (Prop_lut6_I3_O)        0.045     2.136 r  led_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.136    led_r[3]_i_1_n_0
    SLICE_X2Y171         FDPE                                         r  led_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X2Y171         FDPE                                         r  led_r_reg[3]/C
                         clock pessimism             -0.507     1.664    
    SLICE_X2Y171         FDPE (Hold_fdpe_C_D)         0.120     1.784    led_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y169   cnt_down_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y169   cnt_down_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y169   cnt_down_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y169   cnt_down_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y172   led_en_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y171   led_en_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y169   led_en_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y169   led_en_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y169   led_en_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   cnt_down_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   cnt_down_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   cnt_down_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   cnt_down_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   led_en_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   led_en_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   led_en_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   led_en_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   led_en_reg[6]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   led_r_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y172   led_en_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y172   led_en_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y172   led_r_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   led_r_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   scan_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   scan_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   scan_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   cnt_down_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   cnt_down_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   cnt_down_reg[2]/C



