multiline_comment|/*&n; * A collection of structures, addresses, and values associated with&n; * the RPCG RPX-Classic board.  Copied from the RPX-Lite stuff.&n; *&n; * Copyright (c) 1998 Dan Malek (dmalek@jlc.net)&n; */
macro_line|#ifdef __KERNEL__
macro_line|#ifndef __MACH_RPX_DEFS
DECL|macro|__MACH_RPX_DEFS
mdefine_line|#define __MACH_RPX_DEFS
macro_line|#include &lt;linux/config.h&gt;
macro_line|#ifndef __ASSEMBLY__
multiline_comment|/* A Board Information structure that is given to a program when&n; * prom starts it up.&n; */
DECL|struct|bd_info
r_typedef
r_struct
id|bd_info
(brace
DECL|member|bi_memstart
r_int
r_int
id|bi_memstart
suffix:semicolon
multiline_comment|/* Memory start address */
DECL|member|bi_memsize
r_int
r_int
id|bi_memsize
suffix:semicolon
multiline_comment|/* Memory (end) size in bytes */
DECL|member|bi_intfreq
r_int
r_int
id|bi_intfreq
suffix:semicolon
multiline_comment|/* Internal Freq, in Hz */
DECL|member|bi_busfreq
r_int
r_int
id|bi_busfreq
suffix:semicolon
multiline_comment|/* Bus Freq, in Hz */
DECL|member|bi_enetaddr
r_int
r_char
id|bi_enetaddr
(braket
l_int|6
)braket
suffix:semicolon
DECL|member|bi_baudrate
r_int
r_int
id|bi_baudrate
suffix:semicolon
DECL|typedef|bd_t
)brace
id|bd_t
suffix:semicolon
r_extern
id|bd_t
id|m8xx_board_info
suffix:semicolon
multiline_comment|/* Memory map is configured by the PROM startup.&n; * We just map a few things we need.  The CSR is actually 4 byte-wide&n; * registers that can be accessed as 8-, 16-, or 32-bit values.&n; */
DECL|macro|PCI_ISA_IO_ADDR
mdefine_line|#define PCI_ISA_IO_ADDR&t;&t;((unsigned)0x80000000)
DECL|macro|PCI_ISA_IO_SIZE
mdefine_line|#define PCI_ISA_IO_SIZE&t;&t;((uint)(512 * 1024 * 1024))
DECL|macro|PCI_ISA_MEM_ADDR
mdefine_line|#define PCI_ISA_MEM_ADDR&t;((unsigned)0xc0000000)
DECL|macro|PCI_ISA_MEM_SIZE
mdefine_line|#define PCI_ISA_MEM_SIZE&t;((uint)(512 * 1024 * 1024))
DECL|macro|RPX_CSR_ADDR
mdefine_line|#define RPX_CSR_ADDR&t;&t;((uint)0xfa400000)
DECL|macro|RPX_CSR_SIZE
mdefine_line|#define RPX_CSR_SIZE&t;&t;((uint)(4 * 1024))
DECL|macro|IMAP_ADDR
mdefine_line|#define IMAP_ADDR&t;&t;((uint)0xfa200000)
DECL|macro|IMAP_SIZE
mdefine_line|#define IMAP_SIZE&t;&t;((uint)(64 * 1024))
DECL|macro|PCI_CSR_ADDR
mdefine_line|#define PCI_CSR_ADDR&t;&t;((uint)0x80000000)
DECL|macro|PCI_CSR_SIZE
mdefine_line|#define PCI_CSR_SIZE&t;&t;((uint)(64 * 1024))
DECL|macro|PCMCIA_MEM_ADDR
mdefine_line|#define PCMCIA_MEM_ADDR&t;&t;((uint)0xe0000000)
DECL|macro|PCMCIA_MEM_SIZE
mdefine_line|#define PCMCIA_MEM_SIZE&t;&t;((uint)(64 * 1024))
DECL|macro|PCMCIA_IO_ADDR
mdefine_line|#define PCMCIA_IO_ADDR&t;&t;((uint)0xe4000000)
DECL|macro|PCMCIA_IO_SIZE
mdefine_line|#define PCMCIA_IO_SIZE&t;&t;((uint)(4 * 1024))
DECL|macro|PCMCIA_ATTRB_ADDR
mdefine_line|#define PCMCIA_ATTRB_ADDR&t;((uint)0xe8000000)
DECL|macro|PCMCIA_ATTRB_SIZE
mdefine_line|#define PCMCIA_ATTRB_SIZE&t;((uint)(4 * 1024))
multiline_comment|/* Things of interest in the CSR.&n;*/
DECL|macro|BCSR0_ETHEN
mdefine_line|#define BCSR0_ETHEN&t;&t;((uint)0x80000000)
DECL|macro|BCSR0_ETHLPBK
mdefine_line|#define BCSR0_ETHLPBK&t;&t;((uint)0x40000000)
DECL|macro|BCSR0_COLTESTDIS
mdefine_line|#define BCSR0_COLTESTDIS&t;((uint)0x20000000)
DECL|macro|BCSR0_FULLDPLXDIS
mdefine_line|#define BCSR0_FULLDPLXDIS&t;((uint)0x10000000)
DECL|macro|BCSR0_ENFLSHSEL
mdefine_line|#define BCSR0_ENFLSHSEL&t;&t;((uint)0x04000000)
DECL|macro|BCSR0_FLASH_SEL
mdefine_line|#define BCSR0_FLASH_SEL&t;&t;((uint)0x02000000)
DECL|macro|BCSR0_ENMONXCVR
mdefine_line|#define BCSR0_ENMONXCVR&t;&t;((uint)0x01000000)
DECL|macro|BCSR0_PCMCIAVOLT
mdefine_line|#define BCSR0_PCMCIAVOLT&t;((uint)0x000f0000)&t;/* CLLF */
DECL|macro|BCSR0_PCMCIA3VOLT
mdefine_line|#define BCSR0_PCMCIA3VOLT&t;((uint)0x000a0000)&t;/* CLLF */
DECL|macro|BCSR0_PCMCIA5VOLT
mdefine_line|#define BCSR0_PCMCIA5VOLT&t;((uint)0x00060000)&t;/* CLLF */
DECL|macro|BCSR1_IPB5SEL
mdefine_line|#define BCSR1_IPB5SEL           ((uint)0x00100000)
DECL|macro|BCSR1_PCVCTL4
mdefine_line|#define BCSR1_PCVCTL4           ((uint)0x00080000)
DECL|macro|BCSR1_PCVCTL5
mdefine_line|#define BCSR1_PCVCTL5           ((uint)0x00040000)
DECL|macro|BCSR1_PCVCTL6
mdefine_line|#define BCSR1_PCVCTL6           ((uint)0x00020000)
DECL|macro|BCSR1_PCVCTL7
mdefine_line|#define BCSR1_PCVCTL7           ((uint)0x00010000)
DECL|macro|BCSR2_EN232XCVR
mdefine_line|#define BCSR2_EN232XCVR&t;&t;((uint)0x00008000)
DECL|macro|BCSR2_QSPACESEL
mdefine_line|#define BCSR2_QSPACESEL&t;&t;((uint)0x00004000)
DECL|macro|BCSR2_FETHLEDMODE
mdefine_line|#define BCSR2_FETHLEDMODE&t;((uint)0x00000800)&t;/* CLLF */
macro_line|#if defined(CONFIG_HTDMSOUND)
macro_line|#include &lt;platforms/rpxhiox.h&gt;
macro_line|#endif
multiline_comment|/* define IO_BASE for pcmcia, CLLF only */
macro_line|#if !defined(CONFIG_PCI)
DECL|macro|_IO_BASE
mdefine_line|#define _IO_BASE 0x80000000
DECL|macro|_IO_BASE_SIZE
mdefine_line|#define _IO_BASE_SIZE 0x1000
multiline_comment|/* for pcmcia sandisk */
macro_line|#ifdef CONFIG_IDE
DECL|macro|MAX_HWIFS
macro_line|# define MAX_HWIFS 1
macro_line|#endif
macro_line|#endif
multiline_comment|/* Interrupt level assignments.&n;*/
DECL|macro|FEC_INTERRUPT
mdefine_line|#define FEC_INTERRUPT&t;SIU_LEVEL1&t;/* FEC interrupt */
multiline_comment|/* CPM Ethernet through SCCx.&n; *&n; * Bits in parallel I/O port registers that have to be set/cleared&n; * to configure the pins for SCC1 use.&n; */
DECL|macro|PA_ENET_RXD
mdefine_line|#define PA_ENET_RXD&t;((ushort)0x0001)
DECL|macro|PA_ENET_TXD
mdefine_line|#define PA_ENET_TXD&t;((ushort)0x0002)
DECL|macro|PA_ENET_TCLK
mdefine_line|#define PA_ENET_TCLK&t;((ushort)0x0200)
DECL|macro|PA_ENET_RCLK
mdefine_line|#define PA_ENET_RCLK&t;((ushort)0x0800)
DECL|macro|PB_ENET_TENA
mdefine_line|#define PB_ENET_TENA&t;((uint)0x00001000)
DECL|macro|PC_ENET_CLSN
mdefine_line|#define PC_ENET_CLSN&t;((ushort)0x0010)
DECL|macro|PC_ENET_RENA
mdefine_line|#define PC_ENET_RENA&t;((ushort)0x0020)
multiline_comment|/* Control bits in the SICR to route TCLK (CLK2) and RCLK (CLK4) to&n; * SCC1.  Also, make sure GR1 (bit 24) and SC1 (bit 25) are zero.&n; */
DECL|macro|SICR_ENET_MASK
mdefine_line|#define SICR_ENET_MASK&t;((uint)0x000000ff)
DECL|macro|SICR_ENET_CLKRT
mdefine_line|#define SICR_ENET_CLKRT&t;((uint)0x0000003d)
multiline_comment|/* We don&squot;t use the 8259.&n;*/
DECL|macro|NR_8259_INTS
mdefine_line|#define NR_8259_INTS&t;0
macro_line|#endif /* !__ASSEMBLY__ */
macro_line|#endif /* __MACH_RPX_DEFS */
macro_line|#endif /* __KERNEL__ */
eof
