Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1b6551b383b74555ba1daebcd038d7b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stopwatch_main_behav xil_defaultlib.tb_stopwatch_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rising_edge_detector
Compiling module xil_defaultlib.clk_div_time
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.hex_to_7seg
Compiling module xil_defaultlib.clk_div_disp
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.stopwatch_main
Compiling module xil_defaultlib.tb_stopwatch_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_stopwatch_main_behav
