conv conv
mgc_in_wire_v1-2_32 mgc_in_wire_v1_2_32
conv_core conv_core
mgc_in_wire_v1-3_32 mgc_in_wire_v1_3_32
ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rwport_5_68256_32_17_0_1_0__RTLC_LONGENT1 ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rwport_5_68256_32_17_0_1_0__RTLC_LONGENT1
conv_core_core_fsm conv_core_core_fsm
mgc_io_sync_v1-0 mgc_io_sync_v1_0
ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_4_289_32_9_0_1_0_0_0_1_1_1_0_289_32_1_gen ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_4_289_32_9_0_1_0_0_0_1_1_1_0_289_32_1_gen
ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_1_60000_32_16_0_1_0_0_RTLC_LONGENT0 ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_1_60000_32_16_0_1_0_0_RTLC_LONGENT0
#LEGALIZEDMOD_COUNTER 0
