%TF.GenerationSoftware,KiCad,Pcbnew,7.0.11*%
%TF.CreationDate,2025-01-15T10:00:00+00:00*%
%TF.ProjectId,SmartBMS,00000000-0000-0000-0000-000000000000,1.0*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
%MOMM*%
%LPD*%
G04 Layer: Copper,L2,Inr *
G04 Board: Smart BMS 160x110mm *
G04 Rev: 1.0 *
G04 Board outline *
%ADD10C,0.050000*%
G01*
X0Y0D02*
X16000000Y0D01*
X16000000Y11000000D01*
X0Y11000000D01*
X0Y0D01*
G04 Inner Layer 2 - GROUND PLANE *
G04 Split: PGND (power) and AGND (analog), connected at star point *
%ADD11C,0.800000*%
G04 Full pour - represented as filled rectangle *
G36*
X100000Y100000D02*
X15900000Y100000D01*
X15900000Y10900000D01*
X100000Y10900000D01*
X100000Y100000D01*
G37*
G04 Anti-pad clearances for vias *
%ADD12C,1.200000*%
D12*
X3000000Y8600000D03*
X3200000Y8600000D03*
X3000000Y7000000D03*
G04 Thermal relief for MOSFET drain connections *
%ADD13C,3.000000*%
D13*
X4600000Y8500000D03*
X5400000Y8500000D03*
X6200000Y8500000D03*
X7000000Y8500000D03*
M02*
