<def f='linux/drivers/gpu/drm/i915/intel_drv.h' l='930' ll='934'/>
<use f='linux/drivers/gpu/drm/i915/intel_drv.h' l='1474' c='intel_dp_set_m_n'/>
<doc f='linux/drivers/gpu/drm/i915/intel_drv.h' l='916'>/*
 * enum link_m_n_set:
 *	When platform provides two set of M_N registers for dp, we can
 *	program them and switch between them incase of DRRS.
 *	But When only one such register is provided, we have to program the
 *	required divider value on that registers itself based on the DRRS state.
 *
 * M1_N1	: Program dp_m_n on M1_N1 registers
 *			  dp_m2_n2 on M2_N2 registers (If supported)
 *
 * M2_N2	: Program dp_m2_n2 on M1_N1 registers
 *			  M2_N2 registers are not supported
 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='6511' c='intel_dp_set_m_n'/>
