# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Rubee_7.srcs/sources_1/new/calculate_fcs.vhd" \
"../../../../Rubee_7.srcs/sim_1/new/calculate_fcs_sim.vhd" \

# Do not sort compile order
nosort
