/usr/local/diamond/3.10_x64/synpbase/bin/m_gen_lattice  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1"   -part LCMXO3LF_6900C  -package BG256C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synlog/report/FinalProject_271_impl1_fpga_mapper.xml"  -flow mapping  -multisrs  -oedif  "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.edi"   -freq 1.000   "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synwork/FinalProject_271_impl1_prem.srd"  -devicelib  /usr/local/diamond/3.10_x64/synpbase/lib/lucent/machxo3lf.v  -devicelib  /usr/local/diamond/3.10_x64/synpbase/lib/lucent/pmi_def.v  -ologparam  "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/syntmp/FinalProject_271_impl1.plg"  -osyn  "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srm"  -prjdir  "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/"  -prjname  proj_1  -log  "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synlog/FinalProject_271_impl1_fpga_mapper.srr"  -jobname  "fpga_mapper" 
relcom:/usr/local/diamond/3.10_x64/synpbase/bin/m_gen_lattice -prodtype synplify_pro -encrypt -pro -rundir "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1" -part LCMXO3LF_6900C -package BG256C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synlog/report/FinalProject_271_impl1_fpga_mapper.xml" -flow mapping -multisrs -oedif "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.edi" -freq 1.000 "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synwork/FinalProject_271_impl1_prem.srd" -devicelib /usr/local/diamond/3.10_x64/synpbase/lib/lucent/machxo3lf.v -devicelib /usr/local/diamond/3.10_x64/synpbase/lib/lucent/pmi_def.v -ologparam "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/syntmp/FinalProject_271_impl1.plg" -osyn "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srm" -prjdir "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/" -prjname proj_1 -log "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synlog/FinalProject_271_impl1_fpga_mapper.srr" -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:../FinalProject_271_impl1.edi|io:o|time:1512125175|size:7092|exec:0|csum:
file:../synwork/FinalProject_271_impl1_prem.srd|io:i|time:1512125173|size:2327|exec:0|csum:B4E1382D61189F8D9EAB6C8F720E8B54
file:/usr/local/diamond/3.10_x64/synpbase/lib/lucent/machxo3lf.v|io:i|time:1501862963|size:51491|exec:0|csum:2C7EE925B72664F003E7171BA7097889
file:/usr/local/diamond/3.10_x64/synpbase/lib/lucent/pmi_def.v|io:i|time:1501862963|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:"/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/syntmp/FinalProject_271_impl1.plg"|io:o|time:0|size:0|exec:0|csum:
file:../FinalProject_271_impl1.srm|io:o|time:1512125175|size:4778|exec:0|csum:
file:../synlog/FinalProject_271_impl1_fpga_mapper.srr|io:o|time:1512125175|size:12410|exec:0|csum:
file:/usr/local/diamond/3.10_x64/synpbase/linux_a_64/m_gen_lattice|io:i|time:1501865353|size:32714128|exec:1|csum:C5876C7242E5658E9DBB8E945BC9F427
file:/usr/local/diamond/3.10_x64/synpbase/bin/m_gen_lattice|io:i|time:1501863867|size:345|exec:1|csum:951D55B18D92E287BBE96277A8C0CCF3
