#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00772D48 .scope module, "OCPort_testbench" "OCPort_testbench" 2 4;
 .timescale 0 0;
v00786DD8_0 .net "Clock", 0 0, v0073B4D0_0; 1 drivers
v00786E30_0 .net "OpenClose", 0 0, v00733BB0_0; 1 drivers
v00785118_0 .net "Reset", 0 0, v0073B528_0; 1 drivers
v00785170_0 .net "SwitchFlip", 0 0, v00786D80_0; 1 drivers
S_00772E58 .scope module, "t" "OCPort_tester" 2 11, 3 1, S_00772D48;
 .timescale 0 0;
P_00785C9C .param/l "CLOCK_PERIOD" 3 5, +C4<010>;
v0073B4D0_0 .var "Clock", 0 0;
v0073B528_0 .var "Reset", 0 0;
v00786D80_0 .var "SwitchFlip", 0 0;
S_00772DD0 .scope module, "dut" "OCPort" 2 15, 4 1, S_00772D48;
 .timescale 0 0;
P_0073B5DC .param/l "A" 4 31, C4<00>;
P_0073B5F0 .param/l "B" 4 31, C4<01>;
P_0073B604 .param/l "C" 4 31, C4<10>;
P_0073B618 .param/l "D" 4 31, C4<11>;
v00733758_0 .alias "Clock", 0 0, v00786DD8_0;
v00733BB0_0 .var "OpenClose", 0 0;
v00733C20_0 .alias "Reset", 0 0, v00785118_0;
v0073DC68_0 .alias "SwitchFlip", 0 0, v00785170_0;
v0073B080_0 .var "ns", 1 0;
v0073B0D8_0 .var "ps", 1 0;
E_00785C18 .event posedge, v00733758_0;
E_00785C78 .event edge, v0073B0D8_0, v0073DC68_0;
    .scope S_00772E58;
T_0 ;
    %set/v v0073B4D0_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_00772E58;
T_1 ;
    %delay 1, 0;
    %load/v 8, v0073B4D0_0, 1;
    %inv 8, 1;
    %set/v v0073B4D0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00772E58;
T_2 ;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v0073B528_0, 0, 0;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v0073B528_0, 0, 1;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v00786D80_0, 0, 0;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v00786D80_0, 0, 1;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v00786D80_0, 0, 0;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v00786D80_0, 0, 1;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v00786D80_0, 0, 0;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v00786D80_0, 0, 1;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v0073B528_0, 0, 0;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %ix/load 0, 1, 0;
    %assign/v0 v0073B528_0, 0, 1;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %wait E_00785C18;
    %end;
    .thread T_2;
    .scope S_00772DD0;
T_3 ;
    %wait E_00785C78;
    %load/v 8, v0073B0D8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/v 8, v0073DC68_0, 1;
    %jmp/0xz  T_3.5, 8;
    %movi 8, 1, 2;
    %set/v v0073B080_0, 8, 2;
    %set/v v00733BB0_0, 1, 1;
    %jmp T_3.6;
T_3.5 ;
    %set/v v0073B080_0, 0, 2;
    %set/v v00733BB0_0, 0, 1;
T_3.6 ;
    %jmp T_3.4;
T_3.1 ;
    %load/v 8, v0073DC68_0, 1;
    %jmp/0xz  T_3.7, 8;
    %movi 8, 2, 2;
    %set/v v0073B080_0, 8, 2;
    %set/v v00733BB0_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %set/v v0073B080_0, 1, 2;
    %set/v v00733BB0_0, 1, 1;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %load/v 8, v0073DC68_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.9, 8;
    %set/v v0073B080_0, 1, 2;
    %set/v v00733BB0_0, 1, 1;
    %jmp T_3.10;
T_3.9 ;
    %movi 8, 2, 2;
    %set/v v0073B080_0, 8, 2;
    %set/v v00733BB0_0, 0, 1;
T_3.10 ;
    %jmp T_3.4;
T_3.3 ;
    %load/v 8, v0073DC68_0, 1;
    %jmp/0xz  T_3.11, 8;
    %movi 8, 1, 2;
    %set/v v0073B080_0, 8, 2;
    %set/v v00733BB0_0, 1, 1;
    %jmp T_3.12;
T_3.11 ;
    %set/v v0073B080_0, 0, 2;
    %set/v v00733BB0_0, 0, 1;
T_3.12 ;
    %jmp T_3.4;
T_3.4 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00772DD0;
T_4 ;
    %wait E_00785C18;
    %load/v 8, v00733C20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0073B0D8_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0073B080_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0073B0D8_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00772D48;
T_5 ;
    %vpi_call 2 19 "$dumpfile", "OCPort.vcd";
    %vpi_call 2 20 "$dumpvars", 1'sb0, S_00772D48;
    %delay 150, 0;
    %vpi_call 2 22 "$finish";
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "OCPort_testbench.v";
    "./OCPort_tester.v";
    "./OCPort.v";
