verilog work "simon_state.v"
verilog work "reg1.v"
verilog work "high_score.v"
verilog work "getx_y.v"
verilog work "flag.v"
verilog work "decoder.v"
verilog work "counter25.v"
verilog work "con64.v"
verilog work "con1.v"
verilog work "../../lab6/lab6/ee201_divider_with_single_step/ee201_debounce_DPB_SCEN_CCEN_MCEN.v"
verilog work "simon_data_path.vf"
verilog work "../../lab9/merge_arrays_mcu_top.v"
